

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Sat Dec 22 04:11:33 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	14  / (exitcond3)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (16)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (18)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_3, %3 ]

ST_2: phi_mul (19)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem (20)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: next_mul (21)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:4  %co_cast = zext i7 %co to i32

ST_2: co_cast_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:5  %co_cast_cast = zext i7 %co to i10

ST_2: tmp_79 (24)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:6  %tmp_79 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
:7  %p_shl2_cast = zext i9 %tmp_79 to i10

ST_2: tmp_80 (26)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1223
:8  %tmp_80 = sub i10 %p_shl2_cast, %co_cast_cast

ST_2: tmp_86_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
:9  %tmp_86_cast = sext i10 %tmp_80 to i11

ST_2: tmp_81 (28)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:10  %tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:11  %p_shl_cast = zext i10 %tmp_81 to i11

ST_2: tmp_82 (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:12  %tmp_82 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
:13  %p_shl1_cast = zext i8 %tmp_82 to i11

ST_2: tmp_83 (32)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1227
:14  %tmp_83 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_89_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
:15  %tmp_89_cast = sext i11 %tmp_83 to i12

ST_2: exitcond9 (34)  [1/1] 2.91ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:16  %exitcond9 = icmp eq i7 %co, -32

ST_2: empty (35)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_3 (36)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:18  %co_3 = add i7 %co, 1

ST_2: StgValue_36 (37)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:19  br i1 %exitcond9, label %4, label %.preheader47.preheader

ST_2: arrayNo_cast (39)  [1/1] 0.00ns
.preheader47.preheader:0  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_84 (40)  [1/1] 0.00ns
.preheader47.preheader:1  %tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %phi_mul, i32 11, i32 14)

ST_2: tmp_85 (41)  [1/1] 0.00ns
.preheader47.preheader:2  %tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_84, i3 0)

ST_2: p_shl3_cast (42)  [1/1] 0.00ns
.preheader47.preheader:3  %p_shl3_cast = zext i7 %tmp_85 to i11

ST_2: tmp_86 (43)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_86 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_84, i1 false)

ST_2: p_shl4_cast (44)  [1/1] 0.00ns
.preheader47.preheader:5  %p_shl4_cast = zext i5 %tmp_86 to i11

ST_2: tmp_87 (45)  [1/1] 2.32ns
.preheader47.preheader:6  %tmp_87 = sub i11 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_94_cast (46)  [1/1] 0.00ns
.preheader47.preheader:7  %tmp_94_cast = sext i11 %tmp_87 to i12

ST_2: bias_V_addr (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226
.preheader47.preheader:8  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_46 (48)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1218
.preheader47.preheader:9  br label %.preheader47

ST_2: StgValue_47 (209)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1256
:0  ret void


 <State 3>: 7.30ns
ST_3: h (50)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_3, %2 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader47:1  %h_cast9_cast = zext i3 %h to i12

ST_3: tmp_88 (52)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader47:2  %tmp_88 = add i12 %h_cast9_cast, %tmp_89_cast

ST_3: tmp_89 (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader47:3  %tmp_89 = trunc i12 %tmp_88 to i10

ST_3: p_shl5_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader47:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_89, i3 0)

ST_3: p_shl6_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader47:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_88, i1 false)

ST_3: tmp_90 (56)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader47:6  %tmp_90 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond1 (57)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1218
.preheader47:7  %exitcond1 = icmp eq i3 %h, -3

ST_3: empty_50 (58)  [1/1] 0.00ns
.preheader47:8  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_57 (59)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1218
.preheader47:9  br i1 %exitcond1, label %3, label %.preheader46.preheader

ST_3: StgValue_58 (61)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader46.preheader:0  br label %.preheader46

ST_3: next_urem (204)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_91 (205)  [1/1] 2.91ns
:1  %tmp_91 = icmp ult i7 %next_urem, 12

ST_3: idx_urem (206)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_91, i7 %next_urem, i7 0

ST_3: StgValue_62 (207)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1217
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (63)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_3, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader46:1  %w_cast8_cast = zext i3 %w to i13

ST_4: tmp_92 (65)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader46:2  %tmp_92 = add i13 %tmp_90, %w_cast8_cast

ST_4: tmp_99_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader46:3  %tmp_99_cast = zext i13 %tmp_92 to i32

ST_4: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1227
.preheader46:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_99_cast

ST_4: exitcond2 (68)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1219
.preheader46:5  %exitcond2 = icmp eq i3 %w, -3

ST_4: empty_51 (69)  [1/1] 0.00ns
.preheader46:6  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_70 (70)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1219
.preheader46:7  br i1 %exitcond2, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_71 (72)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_3 (201)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1218
:0  %h_3 = add i3 %h, 1

ST_4: StgValue_73 (202)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1218
:1  br label %.preheader47


 <State 5>: 4.65ns
ST_5: p_Val2_s (74)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_21, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (75)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m_cast7_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %m_cast7_cast = zext i2 %m to i11

ST_5: tmp_93 (77)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_93 = add i11 %m_cast7_cast, %tmp_86_cast

ST_5: tmp_94 (78)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node tmp_95)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_94 = shl i11 %tmp_93, 2

ST_5: tmp_95 (79)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %tmp_95 = sub i11 %tmp_94, %tmp_93

ST_5: exitcond3 (80)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1221
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %exitcond3 = icmp eq i2 %m, -1

ST_5: empty_52 (81)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_3 (82)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1221
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  %m_3 = add i2 1, %m

ST_5: StgValue_83 (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1221
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  br i1 %exitcond3, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (85)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:0  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i3

ST_5: tmp_30 (87)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:2  %tmp_30 = add i3 %tmp2_cast, %h

ST_5: p_Val2_18 (183)  [2/2] 2.30ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1


 <State 6>: 4.64ns
ST_6: tmp_39_cast_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:3  %tmp_39_cast_cast = zext i3 %tmp_30 to i12

ST_6: tmp_96 (89)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:4  %tmp_96 = add i12 %tmp_39_cast_cast, %tmp_94_cast

ST_6: tmp_98 (90)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:5  %tmp_98 = trunc i12 %tmp_96 to i7

ST_6: p_shl8_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:6  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_98, i3 0)

ST_6: tmp_99 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:7  %tmp_99 = trunc i12 %tmp_96 to i9

ST_6: p_shl9_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:8  %p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_99, i1 false)

ST_6: tmp_97 (94)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader.preheader:9  %tmp_97 = sub i10 %p_shl8_cast, %p_shl9_cast

ST_6: StgValue_95 (95)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1222
.preheader.preheader:10  br label %.preheader


 <State 7>: 6.76ns
ST_7: p_Val2_21 (97)  [1/1] 0.00ns
.preheader:0  %p_Val2_21 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (98)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_3, %_ifconv ]

ST_7: n_cast6_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader:2  %n_cast6_cast = zext i2 %n to i11

ST_7: tmp_100 (100)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader:3  %tmp_100 = add i11 %tmp_95, %n_cast6_cast

ST_7: tmp_107_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader:4  %tmp_107_cast = zext i11 %tmp_100 to i32

ST_7: weight_V_addr (102)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_107_cast

ST_7: exitcond (103)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1222
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_7: empty_53 (104)  [1/1] 0.00ns
.preheader:7  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_3 (105)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1222
.preheader:8  %n_3 = add i2 %n, 1

ST_7: StgValue_105 (106)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1222
.preheader:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp3 (108)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:0  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (109)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i3

ST_7: tmp_31 (110)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:2  %tmp_31 = add i3 %tmp3_cast, %w

ST_7: tmp_43_cast_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:3  %tmp_43_cast_cast = zext i3 %tmp_31 to i10

ST_7: tmp_101 (112)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:4  %tmp_101 = add i10 %tmp_43_cast_cast, %tmp_97

ST_7: weight_V_load (126)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_112 (180)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_108_cast (113)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:5  %tmp_108_cast = zext i10 %tmp_101 to i32

ST_8: buffer1_1_96_4x4_p_V (114)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:6  %buffer1_1_96_4x4_p_V = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_1 (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:7  %buffer1_1_96_4x4_p_V_1 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_2 (116)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:8  %buffer1_1_96_4x4_p_V_2 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_3 (117)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:9  %buffer1_1_96_4x4_p_V_3 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_4 (118)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:10  %buffer1_1_96_4x4_p_V_4 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_5 (119)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:11  %buffer1_1_96_4x4_p_V_5 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_6 (120)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:12  %buffer1_1_96_4x4_p_V_6 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_7 (121)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:13  %buffer1_1_96_4x4_p_V_7 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_8 (122)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:14  %buffer1_1_96_4x4_p_V_8 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_9 (123)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:15  %buffer1_1_96_4x4_p_V_9 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_10 (124)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:16  %buffer1_1_96_4x4_p_V_10 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_11 (125)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:17  %buffer1_1_96_4x4_p_V_11 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_108_cast

ST_8: weight_V_load (126)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_96_4x4_p_V_12 (128)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:20  %buffer1_1_96_4x4_p_V_12 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_8: buffer1_1_96_4x4_p_V_13 (129)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:21  %buffer1_1_96_4x4_p_V_13 = load i8* %buffer1_1_96_4x4_p_V_9, align 1

ST_8: buffer1_1_96_4x4_p_V_14 (130)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:22  %buffer1_1_96_4x4_p_V_14 = load i8* %buffer1_1_96_4x4_p_V_8, align 1

ST_8: buffer1_1_96_4x4_p_V_15 (131)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:23  %buffer1_1_96_4x4_p_V_15 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_8: buffer1_1_96_4x4_p_V_16 (132)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:24  %buffer1_1_96_4x4_p_V_16 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_8: buffer1_1_96_4x4_p_V_17 (133)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:25  %buffer1_1_96_4x4_p_V_17 = load i8* %buffer1_1_96_4x4_p_V_11, align 1

ST_8: buffer1_1_96_4x4_p_V_18 (134)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:26  %buffer1_1_96_4x4_p_V_18 = load i8* %buffer1_1_96_4x4_p_V_10, align 1

ST_8: buffer1_1_96_4x4_p_V_19 (135)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:27  %buffer1_1_96_4x4_p_V_19 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_8: buffer1_1_96_4x4_p_V_20 (136)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:28  %buffer1_1_96_4x4_p_V_20 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_8: buffer1_1_96_4x4_p_V_21 (137)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:29  %buffer1_1_96_4x4_p_V_21 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_8: buffer1_1_96_4x4_p_V_22 (138)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:30  %buffer1_1_96_4x4_p_V_22 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

ST_8: buffer1_1_96_4x4_p_V_23 (139)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:31  %buffer1_1_96_4x4_p_V_23 = load i8* %buffer1_1_96_4x4_p_V, align 1


 <State 9>: 6.04ns
ST_9: buffer1_1_96_4x4_p_V_12 (128)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:20  %buffer1_1_96_4x4_p_V_12 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_9: buffer1_1_96_4x4_p_V_13 (129)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:21  %buffer1_1_96_4x4_p_V_13 = load i8* %buffer1_1_96_4x4_p_V_9, align 1

ST_9: buffer1_1_96_4x4_p_V_14 (130)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:22  %buffer1_1_96_4x4_p_V_14 = load i8* %buffer1_1_96_4x4_p_V_8, align 1

ST_9: buffer1_1_96_4x4_p_V_15 (131)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:23  %buffer1_1_96_4x4_p_V_15 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_9: buffer1_1_96_4x4_p_V_16 (132)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:24  %buffer1_1_96_4x4_p_V_16 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_9: buffer1_1_96_4x4_p_V_17 (133)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:25  %buffer1_1_96_4x4_p_V_17 = load i8* %buffer1_1_96_4x4_p_V_11, align 1

ST_9: buffer1_1_96_4x4_p_V_18 (134)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:26  %buffer1_1_96_4x4_p_V_18 = load i8* %buffer1_1_96_4x4_p_V_10, align 1

ST_9: buffer1_1_96_4x4_p_V_19 (135)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:27  %buffer1_1_96_4x4_p_V_19 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_9: buffer1_1_96_4x4_p_V_20 (136)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:28  %buffer1_1_96_4x4_p_V_20 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_9: buffer1_1_96_4x4_p_V_21 (137)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:29  %buffer1_1_96_4x4_p_V_21 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_9: buffer1_1_96_4x4_p_V_22 (138)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:30  %buffer1_1_96_4x4_p_V_22 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

ST_9: buffer1_1_96_4x4_p_V_23 (139)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:31  %buffer1_1_96_4x4_p_V_23 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_9: tmp_28 (140)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:32  %tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.12i8.i32(i8 %buffer1_1_96_4x4_p_V_12, i8 %buffer1_1_96_4x4_p_V_13, i8 %buffer1_1_96_4x4_p_V_14, i8 %buffer1_1_96_4x4_p_V_15, i8 %buffer1_1_96_4x4_p_V_16, i8 %buffer1_1_96_4x4_p_V_17, i8 %buffer1_1_96_4x4_p_V_18, i8 %buffer1_1_96_4x4_p_V_19, i8 %buffer1_1_96_4x4_p_V_20, i8 %buffer1_1_96_4x4_p_V_21, i8 %buffer1_1_96_4x4_p_V_22, i8 %buffer1_1_96_4x4_p_V_23, i32 %arrayNo_cast)


 <State 10>: 6.43ns
ST_10: OP1_V (127)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (141)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:33  %OP2_V = sext i8 %tmp_28 to i16

ST_10: p_Val2_2 (142)  [1/1] 6.43ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:34  %p_Val2_2 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_103 (148)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:40  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_32 (143)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:35  %tmp_32 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_21, i6 0)

ST_11: tmp_45_cast (144)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:36  %tmp_45_cast = sext i14 %tmp_32 to i16

ST_11: p_Val2_22 (145)  [1/1] 2.39ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:37  %p_Val2_22 = add i16 %tmp_45_cast, %p_Val2_2

ST_11: signbit (146)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:38  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 15)

ST_11: p_Val2_23 (147)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:39  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_22, i32 6, i32 13)

ST_11: tmp_33 (149)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:41  %tmp_33 = zext i1 %tmp_103 to i8

ST_11: tmp_104 (150)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node carry)
_ifconv:42  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 13)

ST_11: p_Val2_24 (151)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:43  %p_Val2_24 = add i8 %p_Val2_23, %tmp_33

ST_11: newsignbit (152)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:44  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)

ST_11: tmp_34 (153)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node carry)
_ifconv:45  %tmp_34 = xor i1 %newsignbit, true

ST_11: carry (154)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ifconv:46  %carry = and i1 %tmp_104, %tmp_34

ST_11: tmp_35 (156)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:48  %tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_22, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_106 (155)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:47  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 14)

ST_12: Range1_all_ones (157)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:49  %Range1_all_ones = icmp eq i2 %tmp_35, -1

ST_12: Range1_all_zeros (158)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:50  %Range1_all_zeros = icmp eq i2 %tmp_35, 0

ST_12: deleted_zeros (159)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:51  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_36 (160)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:52  %tmp_36 = xor i1 %tmp_106, true

ST_12: p_41_i_i (161)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:53  %p_41_i_i = and i1 %signbit, %tmp_36

ST_12: deleted_ones (162)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:54  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (163)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:55  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (164)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:56  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i3 (165)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:57  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_37 (166)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223
_ifconv:58  %tmp_37 = xor i1 %signbit, true

ST_12: overflow (167)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:59  %overflow = and i1 %brmerge_i_i3, %tmp_37

ST_12: brmerge40_demorgan_i (168)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ifconv:60  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (169)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node underflow)
_ifconv:61  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (170)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node underflow)
_ifconv:62  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (171)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ifconv:63  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (172)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ifconv:64  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (173)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node sum_V)
_ifconv:65  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_37

ST_13: underflow_not (174)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node sum_V)
_ifconv:66  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_24_mux (175)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ifconv:67  %p_Val2_24_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_24

ST_13: p_Val2_s_54 (176)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (grouped into LUT with out node sum_V)
_ifconv:68  %p_Val2_s_54 = select i1 %underflow, i8 -128, i8 %p_Val2_24

ST_13: sum_V (177)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1223 (out node of the LUT)
_ifconv:69  %sum_V = select i1 %underflow_not, i8 %p_Val2_24_mux, i8 %p_Val2_s_54

ST_13: StgValue_190 (178)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1222
_ifconv:70  br label %.preheader


 <State 14>: 4.62ns
ST_14: tmp (182)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:0  %tmp = sext i8 %p_Val2_s to i9

ST_14: p_Val2_18 (183)  [1/2] 2.30ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1

ST_14: tmp_s (184)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:2  %tmp_s = sext i8 %p_Val2_18 to i9

ST_14: p_Val2_19 (185)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:3  %p_Val2_19 = add i9 %tmp_s, %tmp

ST_14: isneg (186)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_19, i32 8)

ST_14: result_V (187)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:5  %result_V = add i8 %p_Val2_18, %p_Val2_s

ST_14: newsignbit_4 (188)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226
_ifconv1:6  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_29 (189)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_29 = xor i1 %newsignbit_4, true

ST_15: underflow_4 (190)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_4 = and i1 %isneg, %tmp_29

ST_15: brmerge_i_i (191)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_4

ST_15: isneg_not (192)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (193)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_4, %isneg_not

ST_15: result_V_mux (194)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (195)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_4, i8 -128, i8 %result_V

ST_15: result_1 (196)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1226 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: StgValue_206 (197)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1227
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_3 (198)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1219
_ifconv1:16  %w_3 = add i3 %w, 1

ST_15: StgValue_208 (199)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1219
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16             (br               ) [ 0111111111111111]
co                      (phi              ) [ 0010000000000000]
phi_mul                 (phi              ) [ 0010000000000000]
phi_urem                (phi              ) [ 0011111111111111]
next_mul                (add              ) [ 0111111111111111]
co_cast                 (zext             ) [ 0000000000000000]
co_cast_cast            (zext             ) [ 0000000000000000]
tmp_79                  (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast             (zext             ) [ 0000000000000000]
tmp_80                  (sub              ) [ 0000000000000000]
tmp_86_cast             (sext             ) [ 0001111111111111]
tmp_81                  (bitconcatenate   ) [ 0000000000000000]
p_shl_cast              (zext             ) [ 0000000000000000]
tmp_82                  (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast             (zext             ) [ 0000000000000000]
tmp_83                  (sub              ) [ 0000000000000000]
tmp_89_cast             (sext             ) [ 0001111111111111]
exitcond9               (icmp             ) [ 0011111111111111]
empty                   (speclooptripcount) [ 0000000000000000]
co_3                    (add              ) [ 0111111111111111]
StgValue_36             (br               ) [ 0000000000000000]
arrayNo_cast            (zext             ) [ 0001111111111111]
tmp_84                  (partselect       ) [ 0000000000000000]
tmp_85                  (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast             (zext             ) [ 0000000000000000]
tmp_86                  (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast             (zext             ) [ 0000000000000000]
tmp_87                  (sub              ) [ 0000000000000000]
tmp_94_cast             (sext             ) [ 0001111111111111]
bias_V_addr             (getelementptr    ) [ 0001111111111111]
StgValue_46             (br               ) [ 0011111111111111]
StgValue_47             (ret              ) [ 0000000000000000]
h                       (phi              ) [ 0001111111111111]
h_cast9_cast            (zext             ) [ 0000000000000000]
tmp_88                  (add              ) [ 0000000000000000]
tmp_89                  (trunc            ) [ 0000000000000000]
p_shl5_cast             (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_90                  (sub              ) [ 0000111111111111]
exitcond1               (icmp             ) [ 0011111111111111]
empty_50                (speclooptripcount) [ 0000000000000000]
StgValue_57             (br               ) [ 0000000000000000]
StgValue_58             (br               ) [ 0011111111111111]
next_urem               (add              ) [ 0000000000000000]
tmp_91                  (icmp             ) [ 0000000000000000]
idx_urem                (select           ) [ 0111111111111111]
StgValue_62             (br               ) [ 0111111111111111]
w                       (phi              ) [ 0000111111111111]
w_cast8_cast            (zext             ) [ 0000000000000000]
tmp_92                  (add              ) [ 0000000000000000]
tmp_99_cast             (zext             ) [ 0000000000000000]
output_V_addr           (getelementptr    ) [ 0000011111111111]
exitcond2               (icmp             ) [ 0011111111111111]
empty_51                (speclooptripcount) [ 0000000000000000]
StgValue_70             (br               ) [ 0000000000000000]
StgValue_71             (br               ) [ 0011111111111111]
h_3                     (add              ) [ 0011111111111111]
StgValue_73             (br               ) [ 0011111111111111]
p_Val2_s                (phi              ) [ 0000011111111110]
m                       (phi              ) [ 0000010000000000]
m_cast7_cast            (zext             ) [ 0000000000000000]
tmp_93                  (add              ) [ 0000000000000000]
tmp_94                  (shl              ) [ 0000000000000000]
tmp_95                  (sub              ) [ 0000001111111100]
exitcond3               (icmp             ) [ 0011111111111111]
empty_52                (speclooptripcount) [ 0000000000000000]
m_3                     (add              ) [ 0011111111111111]
StgValue_83             (br               ) [ 0000000000000000]
tmp2                    (add              ) [ 0000000000000000]
tmp2_cast               (sext             ) [ 0000000000000000]
tmp_30                  (add              ) [ 0000001000000000]
tmp_39_cast_cast        (zext             ) [ 0000000000000000]
tmp_96                  (add              ) [ 0000000000000000]
tmp_98                  (trunc            ) [ 0000000000000000]
p_shl8_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_99                  (trunc            ) [ 0000000000000000]
p_shl9_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_97                  (sub              ) [ 0000000111111100]
StgValue_95             (br               ) [ 0011111111111111]
p_Val2_21               (phi              ) [ 0011110111110011]
n                       (phi              ) [ 0000000100000000]
n_cast6_cast            (zext             ) [ 0000000000000000]
tmp_100                 (add              ) [ 0000000000000000]
tmp_107_cast            (zext             ) [ 0000000000000000]
weight_V_addr           (getelementptr    ) [ 0000000010000000]
exitcond                (icmp             ) [ 0011111111111111]
empty_53                (speclooptripcount) [ 0000000000000000]
n_3                     (add              ) [ 0011111111111111]
StgValue_105            (br               ) [ 0000000000000000]
tmp3                    (add              ) [ 0000000000000000]
tmp3_cast               (sext             ) [ 0000000000000000]
tmp_31                  (add              ) [ 0000000000000000]
tmp_43_cast_cast        (zext             ) [ 0000000000000000]
tmp_101                 (add              ) [ 0000000010000000]
StgValue_112            (br               ) [ 0011111111111111]
tmp_108_cast            (zext             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V    (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_1  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_2  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_3  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_4  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_5  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_6  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_7  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_8  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_9  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_10 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_11 (getelementptr    ) [ 0000000001000000]
weight_V_load           (load             ) [ 0000000001100000]
buffer1_1_96_4x4_p_V_12 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_13 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_14 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_15 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_16 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_17 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_18 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_19 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_20 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_21 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_22 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_23 (load             ) [ 0000000000000000]
tmp_28                  (mux              ) [ 0000000000100000]
OP1_V                   (sext             ) [ 0000000000000000]
OP2_V                   (sext             ) [ 0000000000000000]
p_Val2_2                (mul              ) [ 0000000000010000]
tmp_103                 (bitselect        ) [ 0000000000010000]
tmp_32                  (bitconcatenate   ) [ 0000000000000000]
tmp_45_cast             (sext             ) [ 0000000000000000]
p_Val2_22               (add              ) [ 0000000000001000]
signbit                 (bitselect        ) [ 0000000000001000]
p_Val2_23               (partselect       ) [ 0000000000000000]
tmp_33                  (zext             ) [ 0000000000000000]
tmp_104                 (bitselect        ) [ 0000000000000000]
p_Val2_24               (add              ) [ 0000000000001100]
newsignbit              (bitselect        ) [ 0000000000001000]
tmp_34                  (xor              ) [ 0000000000000000]
carry                   (and              ) [ 0000000000001000]
tmp_35                  (partselect       ) [ 0000000000001000]
tmp_106                 (bitselect        ) [ 0000000000000000]
Range1_all_ones         (icmp             ) [ 0000000000000000]
Range1_all_zeros        (icmp             ) [ 0000000000000000]
deleted_zeros           (select           ) [ 0000000000000000]
tmp_36                  (xor              ) [ 0000000000000000]
p_41_i_i                (and              ) [ 0000000000000000]
deleted_ones            (select           ) [ 0000000000000000]
p_38_i_i                (and              ) [ 0000000000000100]
p_not_i_i               (xor              ) [ 0000000000000000]
brmerge_i_i3            (or               ) [ 0000000000000000]
tmp_37                  (xor              ) [ 0000000000000100]
overflow                (and              ) [ 0000000000000000]
brmerge40_demorgan_i    (and              ) [ 0000000000000100]
tmp4_demorgan           (or               ) [ 0000000000000000]
tmp4                    (xor              ) [ 0000000000000000]
underflow               (and              ) [ 0000000000000100]
brmerge_i_i_i           (or               ) [ 0000000000000100]
tmp5                    (or               ) [ 0000000000000000]
underflow_not           (or               ) [ 0000000000000000]
p_Val2_24_mux           (select           ) [ 0000000000000000]
p_Val2_s_54             (select           ) [ 0000000000000000]
sum_V                   (select           ) [ 0011111111111111]
StgValue_190            (br               ) [ 0011111111111111]
tmp                     (sext             ) [ 0000000000000000]
p_Val2_18               (load             ) [ 0000000000000000]
tmp_s                   (sext             ) [ 0000000000000000]
p_Val2_19               (add              ) [ 0000000000000000]
isneg                   (bitselect        ) [ 0000000000000001]
result_V                (add              ) [ 0000000000000001]
newsignbit_4            (bitselect        ) [ 0000000000000001]
tmp_29                  (xor              ) [ 0000000000000000]
underflow_4             (and              ) [ 0000000000000000]
brmerge_i_i             (xor              ) [ 0000000000000000]
isneg_not               (xor              ) [ 0000000000000000]
brmerge9                (or               ) [ 0000000000000000]
result_V_mux            (select           ) [ 0000000000000000]
p_result_V              (select           ) [ 0000000000000000]
result_1                (select           ) [ 0000000000000000]
StgValue_206            (store            ) [ 0000000000000000]
w_3                     (add              ) [ 0011111111111111]
StgValue_208            (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_96_4x4_p_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_96_4x4_p_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_96_4x4_p_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i8.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="bias_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="output_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="13" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="3"/>
<pin id="142" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buffer1_1_96_4x4_p_V_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_1/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buffer1_1_96_4x4_p_V_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_2/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buffer1_1_96_4x4_p_V_3_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_3/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer1_1_96_4x4_p_V_4_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_4/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buffer1_1_96_4x4_p_V_5_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_5/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buffer1_1_96_4x4_p_V_6_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_6/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buffer1_1_96_4x4_p_V_7_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_7/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buffer1_1_96_4x4_p_V_8_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_8/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buffer1_1_96_4x4_p_V_9_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_9/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="buffer1_1_96_4x4_p_V_10_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_10/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buffer1_1_96_4x4_p_V_11_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_11/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_12/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_13/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_14/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_15/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_16/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_17/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_18/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_19/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_20/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_21/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_22/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_23/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_206_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="3"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/15 "/>
</bind>
</comp>

<comp id="304" class="1005" name="co_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="co_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="phi_mul_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="1"/>
<pin id="317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="phi_mul_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="15" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="phi_urem_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="1"/>
<pin id="328" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="phi_urem_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="7" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="h_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="h_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="350" class="1005" name="w_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="w_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_Val2_s_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Val2_s_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="374" class="1005" name="m_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="1"/>
<pin id="376" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="m_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_Val2_21_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Val2_21_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="8" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_21/7 "/>
</bind>
</comp>

<comp id="397" class="1005" name="n_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="n_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="2" slack="0"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="next_mul_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="co_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="co_cast_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_79_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl2_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_80_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_86_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_86_cast/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_81_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_82_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_shl1_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_83_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_89_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89_cast/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="exitcond9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="co_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="arrayNo_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_84_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="15" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="5" slack="0"/>
<pin id="500" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_85_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_shl3_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_86_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_shl4_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_87_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_94_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_94_cast/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="h_cast9_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_88_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="0" index="1" bw="11" slack="1"/>
<pin id="546" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_89_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl5_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_shl6_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="0"/>
<pin id="562" dir="0" index="1" bw="12" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_90_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="0" index="1" bw="13" slack="0"/>
<pin id="571" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="exitcond1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="next_urem_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="1"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_91_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="idx_urem_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="w_cast8_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_92_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="1"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_99_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="exitcond2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="h_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="1"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_3/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="m_cast7_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_93_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="3"/>
<pin id="633" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_94_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_95_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="0" index="1" bw="11" slack="0"/>
<pin id="644" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="m_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="2" slack="0"/>
<pin id="656" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="2" slack="0"/>
<pin id="662" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp2_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_30_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="0" index="1" bw="3" slack="2"/>
<pin id="672" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_39_cast_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast_cast/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_96_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="4"/>
<pin id="681" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_98_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_shl8_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="0" index="1" bw="7" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_99_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="0"/>
<pin id="697" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_shl9_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="9" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_97_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="0" index="1" bw="10" slack="0"/>
<pin id="710" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_97/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="n_cast6_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_100_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="2"/>
<pin id="719" dir="0" index="1" bw="2" slack="0"/>
<pin id="720" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_107_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_cast/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="exitcond_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="n_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_3/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp3_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp3_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="0"/>
<pin id="747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_31_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="0" index="1" bw="3" slack="3"/>
<pin id="752" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_43_cast_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="0"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast_cast/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_101_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="0"/>
<pin id="761" dir="0" index="1" bw="10" slack="1"/>
<pin id="762" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_108_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_cast/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_28_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="0" index="2" bw="8" slack="0"/>
<pin id="783" dir="0" index="3" bw="8" slack="0"/>
<pin id="784" dir="0" index="4" bw="8" slack="0"/>
<pin id="785" dir="0" index="5" bw="8" slack="0"/>
<pin id="786" dir="0" index="6" bw="8" slack="0"/>
<pin id="787" dir="0" index="7" bw="8" slack="0"/>
<pin id="788" dir="0" index="8" bw="8" slack="0"/>
<pin id="789" dir="0" index="9" bw="8" slack="0"/>
<pin id="790" dir="0" index="10" bw="8" slack="0"/>
<pin id="791" dir="0" index="11" bw="8" slack="0"/>
<pin id="792" dir="0" index="12" bw="8" slack="0"/>
<pin id="793" dir="0" index="13" bw="7" slack="7"/>
<pin id="794" dir="1" index="14" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="OP1_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="2"/>
<pin id="810" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="OP2_V_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="1"/>
<pin id="813" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="p_Val2_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_103_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="0" index="2" bw="4" slack="0"/>
<pin id="824" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_32_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="4"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_45_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="0"/>
<pin id="838" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_Val2_22_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="0" index="1" bw="16" slack="1"/>
<pin id="843" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/11 "/>
</bind>
</comp>

<comp id="845" class="1004" name="signbit_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="16" slack="0"/>
<pin id="848" dir="0" index="2" bw="5" slack="0"/>
<pin id="849" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_Val2_23_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="0" index="1" bw="16" slack="0"/>
<pin id="856" dir="0" index="2" bw="4" slack="0"/>
<pin id="857" dir="0" index="3" bw="5" slack="0"/>
<pin id="858" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_23/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_33_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_104_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="16" slack="0"/>
<pin id="869" dir="0" index="2" bw="5" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/11 "/>
</bind>
</comp>

<comp id="874" class="1004" name="p_Val2_24_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/11 "/>
</bind>
</comp>

<comp id="880" class="1004" name="newsignbit_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="4" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_34_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="carry_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_35_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="2" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="0" index="2" bw="5" slack="0"/>
<pin id="904" dir="0" index="3" bw="5" slack="0"/>
<pin id="905" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_106_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="16" slack="1"/>
<pin id="913" dir="0" index="2" bw="5" slack="0"/>
<pin id="914" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/12 "/>
</bind>
</comp>

<comp id="917" class="1004" name="Range1_all_ones_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="2" slack="1"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="922" class="1004" name="Range1_all_zeros_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="1"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="deleted_zeros_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_36_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="940" class="1004" name="p_41_i_i_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="deleted_ones_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="0" index="2" bw="1" slack="0"/>
<pin id="949" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_38_i_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_not_i_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="963" class="1004" name="brmerge_i_i3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i3/12 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_37_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="overflow_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="brmerge40_demorgan_i_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp4_demorgan_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp4_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="underflow_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="brmerge_i_i_i_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp5_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="0" index="1" bw="1" slack="1"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="underflow_not_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="1"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="p_Val2_24_mux_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="0" index="1" bw="8" slack="0"/>
<pin id="1019" dir="0" index="2" bw="8" slack="2"/>
<pin id="1020" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24_mux/13 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="p_Val2_s_54_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="0" index="1" bw="8" slack="0"/>
<pin id="1025" dir="0" index="2" bw="8" slack="2"/>
<pin id="1026" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_54/13 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sum_V_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="0" index="2" bw="8" slack="0"/>
<pin id="1032" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="1"/>
<pin id="1038" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_s_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="0"/>
<pin id="1042" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_Val2_19_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="0"/>
<pin id="1047" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19/14 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="isneg_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="9" slack="0"/>
<pin id="1053" dir="0" index="2" bw="5" slack="0"/>
<pin id="1054" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="result_V_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="0" index="1" bw="8" slack="1"/>
<pin id="1061" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="newsignbit_4_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="8" slack="0"/>
<pin id="1067" dir="0" index="2" bw="4" slack="0"/>
<pin id="1068" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_4/14 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_29_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_29/15 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="underflow_4_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/15 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="brmerge_i_i_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="0" index="1" bw="1" slack="1"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="isneg_not_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="brmerge9_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="result_V_mux_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="8" slack="0"/>
<pin id="1099" dir="0" index="2" bw="8" slack="1"/>
<pin id="1100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="p_result_V_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="8" slack="0"/>
<pin id="1106" dir="0" index="2" bw="8" slack="1"/>
<pin id="1107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="result_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="0" index="2" bw="8" slack="0"/>
<pin id="1114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="w_3_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="3" slack="3"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_3/15 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="next_mul_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="15" slack="0"/>
<pin id="1127" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_86_cast_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="11" slack="3"/>
<pin id="1132" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_86_cast "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_89_cast_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="12" slack="1"/>
<pin id="1137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89_cast "/>
</bind>
</comp>

<comp id="1143" class="1005" name="co_3_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="7" slack="0"/>
<pin id="1145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_3 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="arrayNo_cast_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="7"/>
<pin id="1150" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_94_cast_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="12" slack="4"/>
<pin id="1155" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="tmp_94_cast "/>
</bind>
</comp>

<comp id="1158" class="1005" name="bias_V_addr_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="7" slack="3"/>
<pin id="1160" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1163" class="1005" name="tmp_90_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="13" slack="1"/>
<pin id="1165" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="idx_urem_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="7" slack="1"/>
<pin id="1173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1176" class="1005" name="output_V_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="12" slack="3"/>
<pin id="1178" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1184" class="1005" name="h_3_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="3" slack="1"/>
<pin id="1186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_95_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="11" slack="2"/>
<pin id="1191" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="m_3_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="2" slack="0"/>
<pin id="1199" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_30_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="3" slack="1"/>
<pin id="1204" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="tmp_97_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="10" slack="1"/>
<pin id="1209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="weight_V_addr_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="1"/>
<pin id="1214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1220" class="1005" name="n_3_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="2" slack="0"/>
<pin id="1222" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_3 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_101_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="10" slack="1"/>
<pin id="1227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="buffer1_1_96_4x4_p_V_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="1"/>
<pin id="1232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="1235" class="1005" name="buffer1_1_96_4x4_p_V_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="9" slack="1"/>
<pin id="1237" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="buffer1_1_96_4x4_p_V_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="9" slack="1"/>
<pin id="1242" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="buffer1_1_96_4x4_p_V_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="9" slack="1"/>
<pin id="1247" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="buffer1_1_96_4x4_p_V_4_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="9" slack="1"/>
<pin id="1252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_4 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="buffer1_1_96_4x4_p_V_5_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="1"/>
<pin id="1257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_5 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="buffer1_1_96_4x4_p_V_6_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="9" slack="1"/>
<pin id="1262" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_6 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="buffer1_1_96_4x4_p_V_7_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="9" slack="1"/>
<pin id="1267" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_7 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="buffer1_1_96_4x4_p_V_8_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="9" slack="1"/>
<pin id="1272" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_8 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="buffer1_1_96_4x4_p_V_9_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="9" slack="1"/>
<pin id="1277" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_9 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="buffer1_1_96_4x4_p_V_10_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="9" slack="1"/>
<pin id="1282" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_10 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="buffer1_1_96_4x4_p_V_11_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="9" slack="1"/>
<pin id="1287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_11 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="weight_V_load_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="2"/>
<pin id="1292" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1295" class="1005" name="tmp_28_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="1"/>
<pin id="1297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="p_Val2_2_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="16" slack="1"/>
<pin id="1302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_103_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="p_Val2_22_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="1"/>
<pin id="1312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="signbit_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1322" class="1005" name="p_Val2_24_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="2"/>
<pin id="1324" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="newsignbit_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1334" class="1005" name="carry_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_35_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="2" slack="1"/>
<pin id="1343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="p_38_i_i_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_37_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="brmerge40_demorgan_i_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1362" class="1005" name="underflow_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1367" class="1005" name="brmerge_i_i_i_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1372" class="1005" name="sum_V_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="1"/>
<pin id="1374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1377" class="1005" name="isneg_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1384" class="1005" name="result_V_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="1"/>
<pin id="1386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1390" class="1005" name="newsignbit_4_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_4 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="w_3_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="3" slack="1"/>
<pin id="1399" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="66" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="66" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="205" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="219" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="212" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="184" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="163" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="233" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="226" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="191" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="198" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="170" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="177" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="156" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="395"><net_src comp="362" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="319" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="308" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="422"><net_src comp="308" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="308" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="419" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="308" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="308" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="453" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="308" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="48" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="308" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="330" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="319" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="510"><net_src comp="62" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="495" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="42" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="495" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="46" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="513" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="342" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="543" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="552" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="560" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="342" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="326" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="78" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="580" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="30" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="354" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="618"><net_src comp="354" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="338" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="68" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="378" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="82" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="630" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="378" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="84" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="378" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="84" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="378" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="338" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="40" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="42" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="678" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="90" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="46" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="687" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="699" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="401" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="731"><net_src comp="401" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="84" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="401" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="88" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="401" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="84" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="350" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="764" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="774"><net_src comp="764" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="775"><net_src comp="764" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="776"><net_src comp="764" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="777"><net_src comp="764" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="778"><net_src comp="764" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="795"><net_src comp="92" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="796"><net_src comp="240" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="797"><net_src comp="245" pin="2"/><net_sink comp="779" pin=2"/></net>

<net id="798"><net_src comp="250" pin="2"/><net_sink comp="779" pin=3"/></net>

<net id="799"><net_src comp="255" pin="2"/><net_sink comp="779" pin=4"/></net>

<net id="800"><net_src comp="260" pin="2"/><net_sink comp="779" pin=5"/></net>

<net id="801"><net_src comp="265" pin="2"/><net_sink comp="779" pin=6"/></net>

<net id="802"><net_src comp="270" pin="2"/><net_sink comp="779" pin=7"/></net>

<net id="803"><net_src comp="275" pin="2"/><net_sink comp="779" pin=8"/></net>

<net id="804"><net_src comp="280" pin="2"/><net_sink comp="779" pin=9"/></net>

<net id="805"><net_src comp="285" pin="2"/><net_sink comp="779" pin=10"/></net>

<net id="806"><net_src comp="290" pin="2"/><net_sink comp="779" pin=11"/></net>

<net id="807"><net_src comp="295" pin="2"/><net_sink comp="779" pin=12"/></net>

<net id="818"><net_src comp="808" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="94" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="96" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="833"><net_src comp="98" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="385" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="100" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="94" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="102" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="859"><net_src comp="104" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="840" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="106" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="108" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="871"><net_src comp="94" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="840" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="108" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="853" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="863" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="110" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="112" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="880" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="866" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="906"><net_src comp="116" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="840" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="60" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="102" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="915"><net_src comp="94" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="60" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="84" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="38" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="917" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="933"><net_src comp="922" pin="2"/><net_sink comp="927" pin=2"/></net>

<net id="938"><net_src comp="910" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="114" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="934" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="940" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="951"><net_src comp="917" pin="2"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="917" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="927" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="114" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="114" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="963" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="968" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="945" pin="3"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="952" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="979" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="114" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="973" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1015"><net_src comp="1007" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="118" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="120" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="1011" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1016" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="1022" pin="3"/><net_sink comp="1028" pin=2"/></net>

<net id="1039"><net_src comp="362" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="140" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1036" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="122" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="124" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1062"><net_src comp="140" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="362" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1069"><net_src comp="110" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="112" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1076"><net_src comp="114" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1081"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1090"><net_src comp="114" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1082" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="118" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1108"><net_src comp="1077" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="120" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1115"><net_src comp="1091" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="1096" pin="3"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="1103" pin="3"/><net_sink comp="1110" pin=2"/></net>

<net id="1118"><net_src comp="1110" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="1123"><net_src comp="350" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="68" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="408" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1133"><net_src comp="441" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1138"><net_src comp="475" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1146"><net_src comp="485" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1151"><net_src comp="491" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="779" pin=13"/></net>

<net id="1156"><net_src comp="535" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1161"><net_src comp="126" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1166"><net_src comp="568" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1174"><net_src comp="592" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1179"><net_src comp="133" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1187"><net_src comp="620" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1192"><net_src comp="641" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1200"><net_src comp="653" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1205"><net_src comp="669" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1210"><net_src comp="707" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1215"><net_src comp="144" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1223"><net_src comp="733" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1228"><net_src comp="759" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1233"><net_src comp="156" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1238"><net_src comp="163" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1243"><net_src comp="170" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1248"><net_src comp="177" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1253"><net_src comp="184" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1258"><net_src comp="191" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1263"><net_src comp="198" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1268"><net_src comp="205" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1273"><net_src comp="212" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1278"><net_src comp="219" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1283"><net_src comp="226" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1288"><net_src comp="233" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1293"><net_src comp="151" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1298"><net_src comp="779" pin="14"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1303"><net_src comp="814" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1308"><net_src comp="820" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1313"><net_src comp="840" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1318"><net_src comp="845" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1325"><net_src comp="874" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="1022" pin=2"/></net>

<net id="1331"><net_src comp="880" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1337"><net_src comp="894" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1344"><net_src comp="900" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1350"><net_src comp="952" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1355"><net_src comp="968" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1360"><net_src comp="979" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1365"><net_src comp="996" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1370"><net_src comp="1001" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1375"><net_src comp="1028" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1380"><net_src comp="1050" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1383"><net_src comp="1377" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1387"><net_src comp="1058" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="1103" pin=2"/></net>

<net id="1393"><net_src comp="1064" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1396"><net_src comp="1390" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1400"><net_src comp="1119" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="354" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {15 }
 - Input state : 
	Port: subconv_3x3_4_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_4_no_rel : bias_V | {5 14 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_12 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_1 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_2 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_3 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_4 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_5 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_6 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_7 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_8 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_9 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_10 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_11 | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast : 1
		co_cast_cast : 1
		tmp_79 : 1
		p_shl2_cast : 2
		tmp_80 : 3
		tmp_86_cast : 4
		tmp_81 : 1
		p_shl_cast : 2
		tmp_82 : 1
		p_shl1_cast : 2
		tmp_83 : 3
		tmp_89_cast : 4
		exitcond9 : 1
		co_3 : 1
		StgValue_36 : 2
		arrayNo_cast : 1
		tmp_84 : 1
		tmp_85 : 2
		p_shl3_cast : 3
		tmp_86 : 2
		p_shl4_cast : 3
		tmp_87 : 4
		tmp_94_cast : 5
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_88 : 2
		tmp_89 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_90 : 5
		exitcond1 : 1
		StgValue_57 : 2
		tmp_91 : 1
		idx_urem : 2
	State 4
		w_cast8_cast : 1
		tmp_92 : 2
		tmp_99_cast : 3
		output_V_addr : 4
		exitcond2 : 1
		StgValue_70 : 2
	State 5
		m_cast7_cast : 1
		tmp_93 : 2
		tmp_94 : 3
		tmp_95 : 3
		exitcond3 : 1
		m_3 : 1
		StgValue_83 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_30 : 3
	State 6
		tmp_96 : 1
		tmp_98 : 2
		p_shl8_cast : 3
		tmp_99 : 2
		p_shl9_cast : 3
		tmp_97 : 4
	State 7
		n_cast6_cast : 1
		tmp_100 : 2
		tmp_107_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_3 : 1
		StgValue_105 : 2
		tmp3 : 1
		tmp3_cast : 2
		tmp_31 : 3
		tmp_43_cast_cast : 4
		tmp_101 : 5
		weight_V_load : 5
	State 8
		buffer1_1_96_4x4_p_V : 1
		buffer1_1_96_4x4_p_V_1 : 1
		buffer1_1_96_4x4_p_V_2 : 1
		buffer1_1_96_4x4_p_V_3 : 1
		buffer1_1_96_4x4_p_V_4 : 1
		buffer1_1_96_4x4_p_V_5 : 1
		buffer1_1_96_4x4_p_V_6 : 1
		buffer1_1_96_4x4_p_V_7 : 1
		buffer1_1_96_4x4_p_V_8 : 1
		buffer1_1_96_4x4_p_V_9 : 1
		buffer1_1_96_4x4_p_V_10 : 1
		buffer1_1_96_4x4_p_V_11 : 1
		buffer1_1_96_4x4_p_V_12 : 2
		buffer1_1_96_4x4_p_V_13 : 2
		buffer1_1_96_4x4_p_V_14 : 2
		buffer1_1_96_4x4_p_V_15 : 2
		buffer1_1_96_4x4_p_V_16 : 2
		buffer1_1_96_4x4_p_V_17 : 2
		buffer1_1_96_4x4_p_V_18 : 2
		buffer1_1_96_4x4_p_V_19 : 2
		buffer1_1_96_4x4_p_V_20 : 2
		buffer1_1_96_4x4_p_V_21 : 2
		buffer1_1_96_4x4_p_V_22 : 2
		buffer1_1_96_4x4_p_V_23 : 2
	State 9
		tmp_28 : 1
	State 10
		p_Val2_2 : 1
		tmp_103 : 2
	State 11
		tmp_45_cast : 1
		p_Val2_22 : 2
		signbit : 3
		p_Val2_23 : 3
		tmp_104 : 3
		p_Val2_24 : 4
		newsignbit : 5
		tmp_34 : 6
		carry : 6
		tmp_35 : 3
	State 12
		deleted_zeros : 1
		tmp_36 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i3 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_s : 1
		p_Val2_19 : 2
		isneg : 3
		result_V : 1
		newsignbit_4 : 2
	State 15
		result_1 : 1
		StgValue_206 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       next_mul_fu_408       |    0    |    50   |    20   |
|          |         co_3_fu_485         |    0    |    26   |    12   |
|          |        tmp_88_fu_543        |    0    |    38   |    16   |
|          |       next_urem_fu_580      |    0    |    26   |    12   |
|          |        tmp_92_fu_604        |    0    |    44   |    18   |
|          |          h_3_fu_620         |    0    |    14   |    9    |
|          |        tmp_93_fu_630        |    0    |    35   |    15   |
|          |          m_3_fu_653         |    0    |    11   |    8    |
|          |         tmp2_fu_659         |    0    |    11   |    8    |
|          |        tmp_30_fu_669        |    0    |    14   |    9    |
|    add   |        tmp_96_fu_678        |    0    |    29   |    13   |
|          |        tmp_100_fu_717       |    0    |    38   |    16   |
|          |          n_3_fu_733         |    0    |    11   |    8    |
|          |         tmp3_fu_739         |    0    |    11   |    8    |
|          |        tmp_31_fu_749        |    0    |    14   |    9    |
|          |        tmp_101_fu_759       |    0    |    35   |    15   |
|          |       p_Val2_22_fu_840      |    0    |    53   |    21   |
|          |       p_Val2_24_fu_874      |    0    |    29   |    13   |
|          |      p_Val2_19_fu_1044      |    0    |    29   |    13   |
|          |       result_V_fu_1058      |    0    |    29   |    13   |
|          |         w_3_fu_1119         |    0    |    14   |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_80_fu_435        |    0    |    32   |    14   |
|          |        tmp_83_fu_469        |    0    |    35   |    15   |
|    sub   |        tmp_87_fu_529        |    0    |    26   |    12   |
|          |        tmp_90_fu_568        |    0    |    44   |    18   |
|          |        tmp_95_fu_641        |    0    |    38   |    16   |
|          |        tmp_97_fu_707        |    0    |    35   |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |        tmp_28_fu_779        |    0    |   214   |    65   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_2_fu_814       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |       idx_urem_fu_592       |    0    |    0    |    7    |
|          |     deleted_zeros_fu_927    |    0    |    0    |    2    |
|          |     deleted_ones_fu_945     |    0    |    0    |    2    |
|          |    p_Val2_24_mux_fu_1016    |    0    |    0    |    8    |
|  select  |     p_Val2_s_54_fu_1022     |    0    |    0    |    8    |
|          |        sum_V_fu_1028        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1096    |    0    |    0    |    8    |
|          |      p_result_V_fu_1103     |    0    |    0    |    8    |
|          |       result_1_fu_1110      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_34_fu_888        |    0    |    0    |    2    |
|          |        tmp_36_fu_934        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_957      |    0    |    0    |    2    |
|    xor   |        tmp_37_fu_968        |    0    |    0    |    2    |
|          |         tmp4_fu_990         |    0    |    0    |    2    |
|          |        tmp_29_fu_1072       |    0    |    0    |    2    |
|          |     brmerge_i_i_fu_1082     |    0    |    0    |    2    |
|          |      isneg_not_fu_1086      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond9_fu_479      |    0    |    0    |    4    |
|          |       exitcond1_fu_574      |    0    |    0    |    1    |
|          |        tmp_91_fu_586        |    0    |    0    |    4    |
|   icmp   |       exitcond2_fu_614      |    0    |    0    |    1    |
|          |       exitcond3_fu_647      |    0    |    0    |    1    |
|          |       exitcond_fu_727       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_917   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_922   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_894        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_940       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_952       |    0    |    0    |    2    |
|    and   |       overflow_fu_973       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_979 |    0    |    0    |    2    |
|          |       underflow_fu_996      |    0    |    0    |    2    |
|          |     underflow_4_fu_1077     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i3_fu_963     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_984    |    0    |    0    |    2    |
|    or    |    brmerge_i_i_i_fu_1001    |    0    |    0    |    2    |
|          |         tmp5_fu_1007        |    0    |    0    |    2    |
|          |    underflow_not_fu_1011    |    0    |    0    |    2    |
|          |       brmerge9_fu_1091      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        co_cast_fu_414       |    0    |    0    |    0    |
|          |     co_cast_cast_fu_419     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_431     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_453      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_465     |    0    |    0    |    0    |
|          |     arrayNo_cast_fu_491     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_513     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_525     |    0    |    0    |    0    |
|   zext   |     h_cast9_cast_fu_539     |    0    |    0    |    0    |
|          |     w_cast8_cast_fu_600     |    0    |    0    |    0    |
|          |      tmp_99_cast_fu_609     |    0    |    0    |    0    |
|          |     m_cast7_cast_fu_626     |    0    |    0    |    0    |
|          |   tmp_39_cast_cast_fu_675   |    0    |    0    |    0    |
|          |     n_cast6_cast_fu_713     |    0    |    0    |    0    |
|          |     tmp_107_cast_fu_722     |    0    |    0    |    0    |
|          |   tmp_43_cast_cast_fu_755   |    0    |    0    |    0    |
|          |     tmp_108_cast_fu_764     |    0    |    0    |    0    |
|          |        tmp_33_fu_863        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_79_fu_423        |    0    |    0    |    0    |
|          |        tmp_81_fu_445        |    0    |    0    |    0    |
|          |        tmp_82_fu_457        |    0    |    0    |    0    |
|          |        tmp_85_fu_505        |    0    |    0    |    0    |
|bitconcatenate|        tmp_86_fu_517        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_552     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_560     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_687     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_699     |    0    |    0    |    0    |
|          |        tmp_32_fu_828        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_86_cast_fu_441     |    0    |    0    |    0    |
|          |      tmp_89_cast_fu_475     |    0    |    0    |    0    |
|          |      tmp_94_cast_fu_535     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_665      |    0    |    0    |    0    |
|   sext   |       tmp3_cast_fu_745      |    0    |    0    |    0    |
|          |         OP1_V_fu_808        |    0    |    0    |    0    |
|          |         OP2_V_fu_811        |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_836     |    0    |    0    |    0    |
|          |         tmp_fu_1036         |    0    |    0    |    0    |
|          |        tmp_s_fu_1040        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_84_fu_495        |    0    |    0    |    0    |
|partselect|       p_Val2_23_fu_853      |    0    |    0    |    0    |
|          |        tmp_35_fu_900        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_89_fu_548        |    0    |    0    |    0    |
|   trunc  |        tmp_98_fu_683        |    0    |    0    |    0    |
|          |        tmp_99_fu_695        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_94_fu_635        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_103_fu_820       |    0    |    0    |    0    |
|          |        signbit_fu_845       |    0    |    0    |    0    |
|          |        tmp_104_fu_866       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_880      |    0    |    0    |    0    |
|          |        tmp_106_fu_910       |    0    |    0    |    0    |
|          |        isneg_fu_1050        |    0    |    0    |    0    |
|          |     newsignbit_4_fu_1064    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   985   |   597   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_1148     |   32   |
|      bias_V_addr_reg_1158      |    7   |
|  brmerge40_demorgan_i_reg_1357 |    1   |
|     brmerge_i_i_i_reg_1367     |    1   |
|buffer1_1_96_4x4_p_V_10_reg_1280|    9   |
|buffer1_1_96_4x4_p_V_11_reg_1285|    9   |
| buffer1_1_96_4x4_p_V_1_reg_1235|    9   |
| buffer1_1_96_4x4_p_V_2_reg_1240|    9   |
| buffer1_1_96_4x4_p_V_3_reg_1245|    9   |
| buffer1_1_96_4x4_p_V_4_reg_1250|    9   |
| buffer1_1_96_4x4_p_V_5_reg_1255|    9   |
| buffer1_1_96_4x4_p_V_6_reg_1260|    9   |
| buffer1_1_96_4x4_p_V_7_reg_1265|    9   |
| buffer1_1_96_4x4_p_V_8_reg_1270|    9   |
| buffer1_1_96_4x4_p_V_9_reg_1275|    9   |
|  buffer1_1_96_4x4_p_V_reg_1230 |    9   |
|         carry_reg_1334         |    1   |
|          co_3_reg_1143         |    7   |
|           co_reg_304           |    7   |
|          h_3_reg_1184          |    3   |
|            h_reg_338           |    3   |
|        idx_urem_reg_1171       |    7   |
|         isneg_reg_1377         |    1   |
|          m_3_reg_1197          |    2   |
|            m_reg_374           |    2   |
|          n_3_reg_1220          |    2   |
|            n_reg_397           |    2   |
|      newsignbit_4_reg_1390     |    1   |
|       newsignbit_reg_1328      |    1   |
|        next_mul_reg_1125       |   15   |
|     output_V_addr_reg_1176     |   12   |
|        p_38_i_i_reg_1347       |    1   |
|        p_Val2_21_reg_385       |    8   |
|       p_Val2_22_reg_1310       |   16   |
|       p_Val2_24_reg_1322       |    8   |
|        p_Val2_2_reg_1300       |   16   |
|        p_Val2_s_reg_362        |    8   |
|         phi_mul_reg_315        |   15   |
|        phi_urem_reg_326        |    7   |
|        result_V_reg_1384       |    8   |
|        signbit_reg_1315        |    1   |
|         sum_V_reg_1372         |    8   |
|        tmp_101_reg_1225        |   10   |
|        tmp_103_reg_1305        |    1   |
|         tmp_28_reg_1295        |    8   |
|         tmp_30_reg_1202        |    3   |
|         tmp_35_reg_1341        |    2   |
|         tmp_37_reg_1352        |    1   |
|      tmp_86_cast_reg_1130      |   11   |
|      tmp_89_cast_reg_1135      |   12   |
|         tmp_90_reg_1163        |   13   |
|      tmp_94_cast_reg_1153      |   12   |
|         tmp_95_reg_1189        |   11   |
|         tmp_97_reg_1207        |   10   |
|       underflow_reg_1362       |    1   |
|          w_3_reg_1397          |    3   |
|            w_reg_350           |    3   |
|     weight_V_addr_reg_1212     |   10   |
|     weight_V_load_reg_1290     |    8   |
+--------------------------------+--------+
|              Total             |   430  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_285 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_295 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_urem_reg_326 |  p0  |   2  |   7  |   14   ||    9    |
|     h_reg_338     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_350     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_362 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  26.996 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   985  |   597  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   153  |
|  Register |    -   |    -   |   430  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   26   |  1415  |   750  |
+-----------+--------+--------+--------+--------+
