# LogicRegression

ICCAD Problem A

## 6/20 Presentation

* perform resync once and do it level by level
* perform simulation before synthesizing the circuit
* commit c894cb7942b94d3a06a4df0d2981f3ce729cddec

## Things yet to be done

* LOGIC0 doesn't seem to be a legal gate, change it to 'assign blablabla = 1'b0'
