<img src="https://r2cdn.perplexity.ai/pplx-full-logo-primary-dark%402x.png" style="height:64px;margin-right:32px"/>

# unit-5

**Unit 5 – Basic Processing and Parallel Processing**[^1]
├── Some Fundamental Concepts[^1]
│   ├── Instruction Cycle and CPU Performance[^1]
│   └── Measures of Throughput and Speedup[^2]
├── Instruction Pipelining[^2][^1]
│   ├── Basic Pipeline Stages (IF, ID, EX, MEM, WB)[^3][^2]
│   ├── Pipeline Performance, Throughput, Speedup[^4][^2]
│   └── Pipeline Hazards
│       ├── Structural Hazards[^4]
│       ├── Data Hazards (RAW, WAR, WAW)[^3][^2]
│       └── Control Hazards (Branches)[^4]
├── Techniques to Handle Hazards[^2][^4]
│   ├── Pipeline Stalling and Bypassing[^4]
│   ├── Operand Forwarding[^3]
│   ├── Branch Prediction and Delayed Branching[^4]
│   └── Out‑of‑Order Completion (overview)[^5]
├── Instruction-Level Parallelism (ILP)[^5][^2]
│   ├── Pipelining vs Superscalar Execution[^5]
│   ├── Static vs Dynamic Scheduling (concepts)[^5]
│   └── VLIW / Multiple-issue overview[^5]
└── Multiprocessors and Parallel Systems[^6][^2]
├── Basic Multiprocessor Organization (Shared Memory)[^6]
├── Interconnection Structures (Bus, Crossbar, Network)[^6]
├── Cache Coherence (concept and need)[^7][^6]
└── Comparison: Uniprocessor vs Multiprocessor Performance[^6]
<span style="display:none">[^10][^11][^12][^13][^14][^15][^16][^17][^18][^19][^20][^8][^9]</span>

<div align="center">⁂</div>

[^1]: https://www.slideshare.net/slideshow/unit5basicprocessingparallel26120235ampptx/262767520

[^2]: https://anilkumarprathipati.wordpress.com/wp-content/uploads/2023/11/ar20-coa-unit-5-handouts.pdf

[^3]: https://www.studocu.com/in/document/university-institute-of-technology-rajiv-gandhi-proudyogiki-vishwavidyalaya/btech/coa-notes-unit-5-rgpv/120660634

[^4]: https://www.recw.ac.in/v2.0/wp-content/uploads/2019/04/co-unit5.pdf

[^5]: https://www.scribd.com/document/691286292/UNIT-5-COMPUTER-ORGANIZATION-NOTES

[^6]: https://knreddycse.weebly.com/uploads/5/7/2/0/57207825/unit-v.pdf

[^7]: https://www.studocu.com/in/document/andhra-university/computer-science-and-engineering/computer-organization-unit-5/47087369

[^8]: https://bmsce.ac.in/Syllabus/CS/UG/UG Syllabus 2023-2027.pdf

[^9]: https://www.scribd.com/presentation/508141553/Unit1-14-1-2016-6-30am

[^10]: https://bmsce.ac.in/home/facultyProfile/64/Dr-M-Umavathi

[^11]: https://www.mbit.edu.in/wp-content/uploads/2023/05/202040401_Computer-Organization-and-Architecture.pdf

[^12]: https://www.scribd.com/presentation/813129086/Unit1-Basic-Structure-of-Computer-HOD-NOTES-2

[^13]: https://www.studocu.com/in/document/sri-padmavati-mahila-visvavidyalayam/electronics-and-communication-engineering/computer-architecture-and-organization/14169277

[^14]: https://webcampus.bmsce.in/assets/faculty/ET/Dr__Rajeswari_Hegde.pdf

[^15]: https://www.scribd.com/document/801311409/5-Pipeline-and-Multiprocessors

[^16]: https://mrcet.com/downloads/digital_notes/ECE/III%20Year/05082022/Computer%20Organization%20and%20Architecture.pdf

[^17]: https://bmsce.ac.in/assets/files/BOG/BOG-56.pdf

[^18]: https://bmsce.ac.in/assets/files/aqar/documents/2020-21/5.1.3-Capacity Development and Skill Enhancement activities.pdf

[^19]: https://www.scribd.com/document/928693461/Unit-3-hod-pptCOA-4

[^20]: https://www.bmsce.ac.in/RulesAndRegulations/campus_booklet_2017-18_-_29072017.pdf

