Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --block-symbol-file --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3 --family="Cyclone V" --part=5CEFA7F23I7
Progress: Loading dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 16.0]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: qsys_nios2_ddr3.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --synthesis=VERILOG --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis --family="Cyclone V" --part=5CEFA7F23I7
Progress: Loading dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 16.0]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: qsys_nios2_ddr3.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 "qsys_nios2_ddr3" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7599_9056039547822935550.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7599_9056039547822935550.dir/0001_jtag_uart_0_gen//qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: jtag_uart_0: "qsys_nios2_ddr3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mem_if_ddr3_emif_0: "qsys_nios2_ddr3" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: nios2_qsys_0: "qsys_nios2_ddr3" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7599_9056039547822935550.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7599_9056039547822935550.dir/0002_onchip_memory2_0_gen//qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: onchip_memory2_0: "qsys_nios2_ddr3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "qsys_nios2_ddr3" instantiated altera_pll "pll_0"
Info: sysid_qsys_0: "qsys_nios2_ddr3" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_nios2_ddr3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "qsys_nios2_ddr3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys_nios2_ddr3" instantiated altera_reset_controller "rst_controller"
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_0: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7599_9056039547822935550.dir/0013_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7599_9056039547822935550.dir/0013_cpu_gen//qsys_nios2_ddr3_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.03.09 10:55:46 (*) Starting Nios II generation
Info: cpu: # 2018.03.09 10:55:46 (*)   Checking for plaintext license.
Info: cpu: # 2018.03.09 10:55:47 (*)   Plaintext license not found.
Info: cpu: # 2018.03.09 10:55:47 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.03.09 10:55:47 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.03.09 10:55:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.03.09 10:55:48 (*)   Creating all objects for CPU
Info: cpu: # 2018.03.09 10:55:48 (*)     Testbench
Info: cpu: # 2018.03.09 10:55:48 (*)     Instruction decoding
Info: cpu: # 2018.03.09 10:55:48 (*)       Instruction fields
Info: cpu: # 2018.03.09 10:55:48 (*)       Instruction decodes
Info: cpu: # 2018.03.09 10:55:48 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.03.09 10:55:48 (*)       Instruction controls
Info: cpu: # 2018.03.09 10:55:48 (*)     Pipeline frontend
Info: cpu: # 2018.03.09 10:55:48 (*)     Pipeline backend
Info: cpu: # 2018.03.09 10:55:50 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.03.09 10:55:52 (*)   Creating encrypted RTL
Info: cpu: # 2018.03.09 10:55:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mem_if_ddr3_emif_0_avl_cmd_width_adapter"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v
Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: qsys_nios2_ddr3: Done "qsys_nios2_ddr3" with 55 modules, 217 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
