From 3ce2a88e3f2d950a8c318350439600294d1d76e9 Mon Sep 17 00:00:00 2001
From: Ionut Vicovan <Ionut.Vicovan@nxp.com>
Date: Tue, 2 Mar 2021 12:55:31 +0200
Subject: [PATCH] s32gen1: Increase reserved mem and EP BAR 2 to 100MB

Issue: ALB-5740
Signed-off-by: Ionut Vicovan <Ionut.Vicovan@nxp.com>
---
 arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi | 4 ++--
 drivers/pci/controller/dwc/pci-s32gen1.c        | 2 +-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi b/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi
index a06fbff3477f..7ccb12d1c1e5 100644
--- a/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi
@@ -36,10 +36,10 @@
 		#size-cells = <2>;
 		ranges;
 
-		/* 4Mb shared memory for PCIe shared mem transfers, EP mode */
+		/* 100Mb shared memory for PCIe shared mem transfers, EP mode */
 		pci_shared_memory: shm@0xc0000000 {
 			compatible = "fsl,s32gen1-shm";
-			reg = <0x0 0xc0000000 0x0 0x400000>;    /* 4 MB */
+			reg = <0x0 0xc0000000 0x0 0x6400000>;    /* 100 MB */
 			no-map;
 		};
 
diff --git a/drivers/pci/controller/dwc/pci-s32gen1.c b/drivers/pci/controller/dwc/pci-s32gen1.c
index c9e7c1ecd4bc..40cb930b1107 100644
--- a/drivers/pci/controller/dwc/pci-s32gen1.c
+++ b/drivers/pci/controller/dwc/pci-s32gen1.c
@@ -118,7 +118,7 @@
 #define PCIE_EP_BAR1_ADDR		(PCIE_EP_BAR0_ADDR + PCIE_EP_BAR0_SIZE)
 #define PCIE_EP_BAR1_SIZE		0
 #define PCIE_EP_BAR2_ADDR		(PCIE_EP_BAR1_ADDR + PCIE_EP_BAR1_SIZE)
-#define PCIE_EP_BAR2_SIZE		SZ_1M
+#define PCIE_EP_BAR2_SIZE		(SZ_1M * 100)
 #define PCIE_EP_BAR3_ADDR		(PCIE_EP_BAR2_ADDR + PCIE_EP_BAR2_SIZE)
 #define PCIE_EP_BAR3_SIZE		0
 #define PCIE_EP_BAR4_ADDR		(PCIE_EP_BAR3_ADDR + PCIE_EP_BAR3_SIZE)
-- 
2.17.1

