Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto a4340fc6315e4971bd84561404f6659f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VGAtestbench_behav xil_defaultlib.VGAtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.vga_test_pattern [vga_test_pattern_default]
Compiling architecture behavior of entity xil_defaultlib.VGA [vga_default]
Compiling architecture behavioral of entity xil_defaultlib.VGATestTopLevel [vgatesttoplevel_default]
Compiling architecture testbench of entity xil_defaultlib.vgatestbench
Built simulation snapshot VGAtestbench_behav
