INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/delay/delay.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/delay/delay.srcs/sources_1/new/reg_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/delay/delay.srcs/sim_1/new/tb_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay
