#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 19 20:04:04 2019
# Process ID: 13892
# Current directory: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/main.vds
# Journal file: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 379.473 ; gain = 100.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Main.v:36]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Keyboard.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Keyboard.v:73]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (1#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Keyboard.v:31]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/VGA.v:21]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 46 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 797 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 20 - type: integer 
	Parameter V_B_BORDER bound to: 13 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 514 - type: integer 
	Parameter START_V_RETRACE bound to: 493 - type: integer 
	Parameter END_V_RETRACE bound to: 494 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (2#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/VGA.v:21]
INFO: [Synth 8-6157] synthesizing module 'Scor' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:1]
INFO: [Synth 8-6157] synthesizing module 'Afisaj' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Afisaj' (3#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:41]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:63]
WARNING: [Synth 8-567] referenced signal 'in1' should be on the sensitivity list [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:69]
WARNING: [Synth 8-567] referenced signal 'in0' should be on the sensitivity list [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (4#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:63]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (5#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Scor' (6#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Scor.v:1]
WARNING: [Synth 8-6014] Unused sequential element ball_vx_reg was removed.  [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Main.v:146]
WARNING: [Synth 8-6014] Unused sequential element ball_vy_reg was removed.  [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Main.v:147]
WARNING: [Synth 8-3848] Net player_number in module/entity main does not have driver. [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Main.v:78]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/Main.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 436.426 ; gain = 157.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 436.426 ; gain = 157.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 436.426 ; gain = 157.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/constrs_1/new/Constaint.xdc]
Finished Parsing XDC File [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/constrs_1/new/Constaint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/constrs_1/new/Constaint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.582 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.582 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 773.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 773.582 ; gain = 494.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 773.582 ; gain = 494.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 773.582 ; gain = 494.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "done0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "skip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'states_reg' in module 'main'
INFO: [Synth 8-5546] ROM "states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "paddle2_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "states" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "states" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "paddle2_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "states" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "states" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'states_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 773.582 ; gain = 494.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 15    
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Selector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "skip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[0]' (FDE) to 'paddle2_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[1]' (FDE) to 'paddle2_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[0]' (FDE) to 'paddle2_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[1]' (FDE) to 'paddle2_y_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (old_done_reg)
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[2]' (FDE) to 'paddle2_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[3]' (FDE) to 'paddle2_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[4]' (FDE) to 'paddle2_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[5]' (FDE) to 'paddle2_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[6]' (FDE) to 'paddle2_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[7]' (FDE) to 'paddle2_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[8]' (FDE) to 'paddle2_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'paddle1_y_reg[9]' (FDE) to 'paddle2_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[2]' (FDE) to 'paddle2_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[3]' (FDE) to 'paddle2_y_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\paddle2_y_reg[4] )
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[5]' (FDE) to 'paddle2_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[6]' (FDE) to 'paddle2_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[7]' (FDE) to 'paddle2_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'paddle2_y_reg[8]' (FDE) to 'paddle2_y_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\paddle2_y_reg[9] )
INFO: [Synth 8-3886] merging instance 'Scor/Selectors/e2_reg[0]' (FD) to 'Scor/Selectors/e2_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Scor/Selectors/e2_reg[2] )
INFO: [Synth 8-3886] merging instance 'color_reg[0]' (FDRE) to 'color_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_reg[1]' (FDRE) to 'color_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_reg[2]' (FDRE) to 'color_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_reg[3]' (FDRE) to 'color_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_reg[4]' (FDRE) to 'color_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_reg[5]' (FDRE) to 'color_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_reg[7]' (FDRE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[9]' (FDRE) to 'color_reg[10]'
INFO: [Synth 8-3886] merging instance 'color_reg[10]' (FDRE) to 'color_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 773.582 ; gain = 494.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.582 ; gain = 494.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 805.113 ; gain = 526.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    57|
|3     |LUT1   |    13|
|4     |LUT2   |    93|
|5     |LUT3   |    34|
|6     |LUT4   |   107|
|7     |LUT5   |   118|
|8     |LUT6   |   107|
|9     |FDCE   |    24|
|10    |FDRE   |    98|
|11    |FDSE   |     4|
|12    |IBUF   |     4|
|13    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |   686|
|2     |  Scor        |Scor     |    41|
|3     |    Selectors |Selector |    41|
|4     |  keyb        |keyboard |    36|
|5     |  lcd         |vga_sync |   265|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 814.141 ; gain = 198.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 814.141 ; gain = 535.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 814.141 ; gain = 546.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 20:04:37 2019...
