ISim log file
Running: E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\sine_gen_ise\sine_gen_ise\sine_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/sine_gen_ise/sine_gen_ise/sine_top_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sine_top/freq_1 10 -radix unsigned
# isim force add /sine_top/freq_2 20 -radix unsigned
# isim force add /sine_top/freq_sys 100 -radix unsigned
# isim force add /sine_top/n_waves 3 -radix unsigned
# isim force add /sine_top/clk 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns
# isim force add /sine_top/rst 1 -radix bin
# isim force add /sine_top/en 1 -radix bin
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
# run 100ns
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sine_top/freq_1 10 -radix unsigned
# isim force add /sine_top/freq_2 20 -radix unsigned
# isim force add /sine_top/freq_sys 100 -radix unsigned
# isim force add /sine_top/n_waves 4 -radix unsigned
# isim force add /sine_top/clk 0 -radix bin -value 1 -radix bin -time 10 ns -repeat 20 ns
# isim force add /sine_top/rst 1 -radix bin
# isim force add /sine_top/en 1 -radix bin
# run 300ns
# run 300ns
# run 300ns
# run 300ns
# run 300ns
# run 300ns
# run 300ns
