<html><body><samp><pre>
<!@TC:1683575711>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Mon May  8 14:55:11 2023

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1683575713> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1683575713> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1683575713> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1683575713> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v" (library work)
@N:<a href="@N:CG1343:@XP_HELP">CG1343</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v:735:14:735:34:@N:CG1343:@XP_MSG">altera_mult_add.v(735)</a><!@TM:1683575713> | Read directive read_comments_as_HDL on.
@N:<a href="@N:CG1344:@XP_HELP">CG1344</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v:743:14:743:34:@N:CG1344:@XP_MSG">altera_mult_add.v(743)</a><!@TM:1683575713> | Read directive read_comments_as_HDL off.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1683575713> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1683575713> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1683575713> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv" (library work)
Verilog syntax check successful!
Selecting top level module accumulate
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:1:7:1:17:@N:CG364:@XP_MSG">accumulate.sv(1)</a><!@TM:1683575713> | Synthesizing module accumulate in library work.
Running optimization stage 1 on accumulate .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  8 14:55:11 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1683575713> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:1:7:1:17:@N:NF107:@XP_MSG">accumulate.sv(1)</a><!@TM:1683575713> | Selected library: work cell: accumulate view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:1:7:1:17:@N:NF107:@XP_MSG">accumulate.sv(1)</a><!@TM:1683575713> | Selected library: work cell: accumulate view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  8 14:55:11 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

<font color=#A52A2A>@W: : <!@TM:1683575713> | : Distributed compilation : All files are passed to distribution points</font> 
Divided design in to 1 groups
Log file for distribution node work.accumulate.verilog  <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_accumulate_verilog as a separate process
Compilation of node work.accumulate finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                     Status      Start time     End Time       Total Real Time     Log File                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.accumulate.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/synwork//distcomp/distcomp0/distcomp0.log
=================================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1683575713> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  8 14:55:13 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  8 14:55:13 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1683575711>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1683575715> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:1:7:1:17:@N:NF107:@XP_MSG">accumulate.sv(1)</a><!@TM:1683575715> | Selected library: work cell: accumulate view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:1:7:1:17:@N:NF107:@XP_MSG">accumulate.sv(1)</a><!@TM:1683575715> | Selected library: work cell: accumulate view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  8 14:55:15 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1683575711>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1683575711>
# Mon May  8 14:55:15 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport6></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1683575715> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1683575715> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/accumulate_scck.rpt:@XP_FILE">accumulate_scck.rpt</a>
Printing clock  summary report in "/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/accumulate_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1683575715> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1683575715> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1683575715> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1683575715> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:FA350:@XP_HELP">FA350</a> : <!@TM:1683575715> | Clearbox flow is not supported when QUARTUS_ROOTDIR is not set 
@N:<a href="@N:FA351:@XP_HELP">FA351</a> : <!@TM:1683575715> | Clearbox flow is not supported because clearbox does not exist 
<font color=#A52A2A>@W:<a href="@W:FA352:@XP_HELP">FA352</a> : <!@TM:1683575715> | Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1683575715> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1683575715> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1683575715> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       accumulate|clock     229.9 MHz     4.350         inferred     Autoconstr_clkgroup_0     393  
=======================================================================================================



Clock Load Summary
***********************

                     Clock     Source          Clock Pin                   Non-clock Pin     Non-clock Pin
Clock                Load      Pin             Seq Example                 Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------
accumulate|clock     393       clock(port)     read_p_hit\[0\][31:0].C     -                 -            
==========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@W:MT529:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575715> | Found inferred clock accumulate|clock which controls 393 sequential elements including dist_min[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1683575715> | Writing default property annotation file /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/accumulate.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Encoding state machine state[6:0] (in view: work.accumulate(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May  8 14:55:15 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1683575711>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1683575711>
# Mon May  8 14:55:15 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1683575718> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1683575718> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1683575718> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1683575718> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1683575718> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:FA350:@XP_HELP">FA350</a> : <!@TM:1683575718> | Clearbox flow is not supported when QUARTUS_ROOTDIR is not set 
@N:<a href="@N:FA351:@XP_HELP">FA351</a> : <!@TM:1683575718> | Clearbox flow is not supported because clearbox does not exist 
<font color=#A52A2A>@W:<a href="@W:FA352:@XP_HELP">FA352</a> : <!@TM:1683575718> | Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1683575718> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1683575718> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_0 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_1 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_2 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_3 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_4 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_5 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_6 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_7 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_8 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_9 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_10 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_11 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_12 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_13 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_14 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_15 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_16 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_17 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_18 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_19 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_20 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_21 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_22 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_23 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_24 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_25 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_26 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_27 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_28 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_29 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_30 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_31 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_32 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_33 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_34 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_35 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_36 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_37 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_38 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_39 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_40 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_41 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_42 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_43 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_44 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_45 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_46 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_47 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_48 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_49 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_50 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_51 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_52 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_53 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_54 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_55 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_56 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_57 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_58 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_59 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_60 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_61 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_62 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_63 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_64 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_65 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_66 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance NoName_67 (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][0] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][1] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][2] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][3] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][4] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][5] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][6] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][7] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][8] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][9] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][10] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][11] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][12] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][13] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][14] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][15] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][16] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][17] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][18] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][19] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][20] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][21] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][22] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][23] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][24] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][25] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][26] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][27] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][28] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][29] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][30] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[0\][31] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][0] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][1] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][2] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][3] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][4] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][5] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][6] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][7] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][8] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][9] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][10] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][11] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][12] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][13] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][14] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][15] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][16] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][17] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][18] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][19] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][20] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][21] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][22] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][23] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][24] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][25] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][26] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][27] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][28] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][29] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][30] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[1\][31] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][0] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][1] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][2] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][3] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][4] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][5] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][6] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][7] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][8] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][9] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][10] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][11] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][12] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][13] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][14] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][15] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][16] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][17] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][18] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][19] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][20] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][21] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][22] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][23] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][24] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][25] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][26] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][27] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][28] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][29] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][30] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@A:BN291:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Boundary register read_p_hit\[2\][31] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine state[6:0] (in view: work.accumulate(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][32] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][33] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][34] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][35] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][36] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][37] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][38] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][39] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][40] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][41] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][42] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][43] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][44] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][45] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][46] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][47] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][48] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][49] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][50] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][51] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][52] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][53] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[1\][54] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][32] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][33] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][34] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][35] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][36] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][37] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][38] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate.sv:32:0:32:6:@N:BN362:@XP_MSG">accumulate.sv(32)</a><!@TM:1683575718> | Removing sequential instance p_hit_squared\[2\][39] (in view: work.accumulate(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/synlog/accumulate_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1683575718> | Boundary register read_p_hit\[2\][18] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1683575718> | Boundary register read_p_hit\[2\][19] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1683575718> | Boundary register read_p_hit\[2\][20] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <!@TM:1683575718> | Boundary register read_p_hit\[2\][21] (in view: work.accumulate(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell.  

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/synlog/accumulate_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 127MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 127MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 127MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 127MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 127MB)

@N:<a href="@N:FA443:@XP_HELP">FA443</a> : <!@TM:1683575718> | 3 sequential registers and 0 combinational logic cells added via dsp, datapath, or control separation driver replication.  
@N:<a href="@N:FA444:@XP_HELP">FA444</a> : <!@TM:1683575718> | 4 sequential registers and / or combinational logic cells added using replication.  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)



@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 422 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:un4_p_hit_squared_1[32:0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cyclonev_io_ibuf       422        un4_p_hit_squared_1[32:0]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 136MB)

Writing Analyst data base /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/synwork/accumulate_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 136MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 136MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1683575718> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1683575718> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/accumulate_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 136MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 136MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1683575718> | Found inferred clock accumulate|clock with period 5.14ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Mon May  8 14:55:17 2023</a>
#


Top view:               accumulate
Requested Frequency:    194.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1683575718> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1683575718> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -0.907

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
accumulate|clock     194.6 MHz     165.4 MHz     5.139         6.046         -0.907     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
accumulate|clock  accumulate|clock  |  5.139       -0.907  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: accumulate|clock</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

              Starting                                                             Arrival           
Instance      Reference            Type       Pin     Net                          Time        Slack 
              Clock                                                                                  
-----------------------------------------------------------------------------------------------------
reg_0[9]      accumulate|clock     dffeas     q       p_hit_squared\[1\]ff[9]      0.983       -0.907
reg_0[11]     accumulate|clock     dffeas     q       p_hit_squared\[1\]ff[11]     0.983       -0.883
reg_0[13]     accumulate|clock     dffeas     q       p_hit_squared\[1\]ff[13]     0.983       -0.859
reg_0[15]     accumulate|clock     dffeas     q       p_hit_squared\[1\]ff[15]     0.983       -0.835
reg[9]        accumulate|clock     dffeas     q       p_hit_squared\[0\]f[9]       0.983       -0.825
reg_0[17]     accumulate|clock     dffeas     q       p_hit_squared\[1\]ff[17]     0.983       -0.811
reg[11]       accumulate|clock     dffeas     q       p_hit_squared\[0\]f[11]      0.983       -0.800
reg[13]       accumulate|clock     dffeas     q       p_hit_squared\[0\]f[13]      0.983       -0.776
reg_0[8]      accumulate|clock     dffeas     q       p_hit_squared\[1\]ff[8]      0.983       -0.755
reg[15]       accumulate|clock     dffeas     q       p_hit_squared\[0\]f[15]      0.983       -0.752
=====================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                Starting                                                         Required           
Instance        Reference            Type       Pin     Net                      Time         Slack 
                Clock                                                                               
----------------------------------------------------------------------------------------------------
dist_min[0]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[1]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[2]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[3]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[4]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[5]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[6]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[7]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[8]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
dist_min[9]     accumulate|clock     dffeas     ena     dist_min_0_0_0__g2_0     5.478        -0.907
====================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/accumulate.srr:srsf/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/rev_1/accumulate.srs:fp:87872:96620:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.139
    - Setup time:                            0.576
    + Intrinsic clock delay:                 0.915
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.478

    - Propagation time:                      5.470
    - Intrinsic clock delay:                 0.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.907

    Number of logic level(s):                26
    Starting point:                          reg_0[9] / q
    Ending point:                            dist_min[0] / ena
    The start point is clocked by            accumulate|clock [rising] on pin clk
    The end   point is clocked by            accumulate|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
reg_0[9]                       dffeas                  q           Out     0.068     0.983       -         
p_hit_squared\[1\]ff[9]        Net                     -           -       0.290     -           2         
un1_d2_8                       cyclonev_lcell_comb     datad       In      -         1.273       -         
un1_d2_8                       cyclonev_lcell_comb     combout     Out     0.317     1.589       -         
un1_d2_8                       Net                     -           -       0.298     -           1         
un1_d2_10X0                    cyclonev_lcell_comb     dataa       In      -         1.887       -         
un1_d2_10X0                    cyclonev_lcell_comb     cout        Out     0.765     2.652       -         
un1_d2_10X0_cout               Net                     -           -       0.000     -           1         
un1_d2_11X0                    cyclonev_lcell_comb     cin         In      -         2.652       -         
un1_d2_11X0                    cyclonev_lcell_comb     cout        Out     0.012     2.664       -         
un1_d2_11X0_cout               Net                     -           -       0.000     -           1         
un1_d2_12X0                    cyclonev_lcell_comb     cin         In      -         2.664       -         
un1_d2_12X0                    cyclonev_lcell_comb     cout        Out     0.012     2.676       -         
un1_d2_12X0_cout               Net                     -           -       0.000     -           1         
un1_d2_13X0                    cyclonev_lcell_comb     cin         In      -         2.676       -         
un1_d2_13X0                    cyclonev_lcell_comb     cout        Out     0.012     2.688       -         
un1_d2_13X0_cout               Net                     -           -       0.000     -           1         
un1_d2_14X0                    cyclonev_lcell_comb     cin         In      -         2.688       -         
un1_d2_14X0                    cyclonev_lcell_comb     cout        Out     0.012     2.700       -         
un1_d2_14X0_cout               Net                     -           -       0.000     -           1         
un1_d2_15X0                    cyclonev_lcell_comb     cin         In      -         2.700       -         
un1_d2_15X0                    cyclonev_lcell_comb     cout        Out     0.012     2.712       -         
un1_d2_15X0_cout               Net                     -           -       0.000     -           1         
un1_d2_16X0                    cyclonev_lcell_comb     cin         In      -         2.712       -         
un1_d2_16X0                    cyclonev_lcell_comb     cout        Out     0.012     2.724       -         
un1_d2_16X0_cout               Net                     -           -       0.000     -           1         
un1_d2_17X0                    cyclonev_lcell_comb     cin         In      -         2.724       -         
un1_d2_17X0                    cyclonev_lcell_comb     cout        Out     0.012     2.736       -         
un1_d2_17X0_cout               Net                     -           -       0.000     -           1         
un1_d2_18X0                    cyclonev_lcell_comb     cin         In      -         2.736       -         
un1_d2_18X0                    cyclonev_lcell_comb     cout        Out     0.012     2.748       -         
un1_d2_18X0_cout               Net                     -           -       0.000     -           1         
un1_d2_19X0                    cyclonev_lcell_comb     cin         In      -         2.748       -         
un1_d2_19X0                    cyclonev_lcell_comb     cout        Out     0.138     2.886       -         
un1_d2_19X0_cout               Net                     -           -       0.000     -           1         
un1_d2_20X0                    cyclonev_lcell_comb     cin         In      -         2.886       -         
un1_d2_20X0                    cyclonev_lcell_comb     cout        Out     0.012     2.898       -         
un1_d2_20X0_cout               Net                     -           -       0.000     -           1         
un1_d2_21X0                    cyclonev_lcell_comb     cin         In      -         2.898       -         
un1_d2_21X0                    cyclonev_lcell_comb     cout        Out     0.012     2.910       -         
un1_d2_21X0_cout               Net                     -           -       0.000     -           1         
un1_d2_22X0                    cyclonev_lcell_comb     cin         In      -         2.910       -         
un1_d2_22X0                    cyclonev_lcell_comb     cout        Out     0.012     2.922       -         
un1_d2_22X0_cout               Net                     -           -       0.000     -           1         
un1_d2_23X0                    cyclonev_lcell_comb     cin         In      -         2.922       -         
un1_d2_23X0                    cyclonev_lcell_comb     cout        Out     0.012     2.934       -         
un1_d2_23X0_cout               Net                     -           -       0.000     -           1         
un1_d2_24X0                    cyclonev_lcell_comb     cin         In      -         2.934       -         
un1_d2_24X0                    cyclonev_lcell_comb     cout        Out     0.012     2.946       -         
un1_d2_24X0_cout               Net                     -           -       0.000     -           1         
un1_d2_25X0                    cyclonev_lcell_comb     cin         In      -         2.946       -         
un1_d2_25X0                    cyclonev_lcell_comb     cout        Out     0.012     2.958       -         
un1_d2_25X0_cout               Net                     -           -       0.000     -           1         
un1_d2_26X0                    cyclonev_lcell_comb     cin         In      -         2.958       -         
un1_d2_26X0                    cyclonev_lcell_comb     cout        Out     0.012     2.970       -         
un1_d2_26X0_cout               Net                     -           -       0.000     -           1         
un1_d2_27X0                    cyclonev_lcell_comb     cin         In      -         2.970       -         
un1_d2_27X0                    cyclonev_lcell_comb     cout        Out     0.012     2.982       -         
un1_d2_27X0_cout               Net                     -           -       0.000     -           1         
un1_d2_28X0                    cyclonev_lcell_comb     cin         In      -         2.982       -         
un1_d2_28X0                    cyclonev_lcell_comb     cout        Out     0.012     2.994       -         
un1_d2_28X0_cout               Net                     -           -       0.000     -           1         
un1_d2_29X0                    cyclonev_lcell_comb     cin         In      -         2.994       -         
un1_d2_29X0                    cyclonev_lcell_comb     cout        Out     0.138     3.132       -         
un1_d2_29X0_cout               Net                     -           -       0.000     -           1         
un1_d2_30X0                    cyclonev_lcell_comb     cin         In      -         3.132       -         
un1_d2_30X0                    cyclonev_lcell_comb     cout        Out     0.012     3.144       -         
un1_d2_30X0_cout               Net                     -           -       0.000     -           1         
un1_d2_31X0                    cyclonev_lcell_comb     cin         In      -         3.144       -         
un1_d2_31X0                    cyclonev_lcell_comb     sumout      Out     0.687     3.832       -         
d2[31]                         Net                     -           -       0.290     -           2         
dist_min5_LT20                 cyclonev_lcell_comb     datac       In      -         4.122       -         
dist_min5_LT20                 cyclonev_lcell_comb     cout        Out     0.558     4.680       -         
dist_min5_LT20_cout            Net                     -           -       0.000     -           1         
dist_min5_LT20_buf             cyclonev_lcell_comb     cin         In      -         4.680       -         
dist_min5_LT20_buf             cyclonev_lcell_comb     sumout      Out     0.687     5.367       -         
dist_min5                      Net                     -           -       0.290     -           2         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     dataf       In      -         5.657       -         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     combout     Out     0.099     5.756       -         
dist_min_0_0_0__g2_0           Net                     -           -       0.629     -           64        
dist_min[0]                    dffeas                  ena         In      -         6.385       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.046 is 4.248(70.3%) logic and 1.798(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      5.139
    - Setup time:                            0.576
    + Intrinsic clock delay:                 0.915
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.478

    - Propagation time:                      5.470
    - Intrinsic clock delay:                 0.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.907

    Number of logic level(s):                26
    Starting point:                          reg_0[9] / q
    Ending point:                            p_hit_min\[0\][0] / ena
    The start point is clocked by            accumulate|clock [rising] on pin clk
    The end   point is clocked by            accumulate|clock [rising] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                             Type                    Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
reg_0[9]                         dffeas                  q           Out     0.068     0.983       -         
p_hit_squared\[1\]ff[9]          Net                     -           -       0.290     -           2         
un1_d2_8                         cyclonev_lcell_comb     datad       In      -         1.273       -         
un1_d2_8                         cyclonev_lcell_comb     combout     Out     0.317     1.589       -         
un1_d2_8                         Net                     -           -       0.298     -           1         
un1_d2_10X0                      cyclonev_lcell_comb     dataa       In      -         1.887       -         
un1_d2_10X0                      cyclonev_lcell_comb     cout        Out     0.765     2.652       -         
un1_d2_10X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_11X0                      cyclonev_lcell_comb     cin         In      -         2.652       -         
un1_d2_11X0                      cyclonev_lcell_comb     cout        Out     0.012     2.664       -         
un1_d2_11X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_12X0                      cyclonev_lcell_comb     cin         In      -         2.664       -         
un1_d2_12X0                      cyclonev_lcell_comb     cout        Out     0.012     2.676       -         
un1_d2_12X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_13X0                      cyclonev_lcell_comb     cin         In      -         2.676       -         
un1_d2_13X0                      cyclonev_lcell_comb     cout        Out     0.012     2.688       -         
un1_d2_13X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_14X0                      cyclonev_lcell_comb     cin         In      -         2.688       -         
un1_d2_14X0                      cyclonev_lcell_comb     cout        Out     0.012     2.700       -         
un1_d2_14X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_15X0                      cyclonev_lcell_comb     cin         In      -         2.700       -         
un1_d2_15X0                      cyclonev_lcell_comb     cout        Out     0.012     2.712       -         
un1_d2_15X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_16X0                      cyclonev_lcell_comb     cin         In      -         2.712       -         
un1_d2_16X0                      cyclonev_lcell_comb     cout        Out     0.012     2.724       -         
un1_d2_16X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_17X0                      cyclonev_lcell_comb     cin         In      -         2.724       -         
un1_d2_17X0                      cyclonev_lcell_comb     cout        Out     0.012     2.736       -         
un1_d2_17X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_18X0                      cyclonev_lcell_comb     cin         In      -         2.736       -         
un1_d2_18X0                      cyclonev_lcell_comb     cout        Out     0.012     2.748       -         
un1_d2_18X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_19X0                      cyclonev_lcell_comb     cin         In      -         2.748       -         
un1_d2_19X0                      cyclonev_lcell_comb     cout        Out     0.138     2.886       -         
un1_d2_19X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_20X0                      cyclonev_lcell_comb     cin         In      -         2.886       -         
un1_d2_20X0                      cyclonev_lcell_comb     cout        Out     0.012     2.898       -         
un1_d2_20X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_21X0                      cyclonev_lcell_comb     cin         In      -         2.898       -         
un1_d2_21X0                      cyclonev_lcell_comb     cout        Out     0.012     2.910       -         
un1_d2_21X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_22X0                      cyclonev_lcell_comb     cin         In      -         2.910       -         
un1_d2_22X0                      cyclonev_lcell_comb     cout        Out     0.012     2.922       -         
un1_d2_22X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_23X0                      cyclonev_lcell_comb     cin         In      -         2.922       -         
un1_d2_23X0                      cyclonev_lcell_comb     cout        Out     0.012     2.934       -         
un1_d2_23X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_24X0                      cyclonev_lcell_comb     cin         In      -         2.934       -         
un1_d2_24X0                      cyclonev_lcell_comb     cout        Out     0.012     2.946       -         
un1_d2_24X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_25X0                      cyclonev_lcell_comb     cin         In      -         2.946       -         
un1_d2_25X0                      cyclonev_lcell_comb     cout        Out     0.012     2.958       -         
un1_d2_25X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_26X0                      cyclonev_lcell_comb     cin         In      -         2.958       -         
un1_d2_26X0                      cyclonev_lcell_comb     cout        Out     0.012     2.970       -         
un1_d2_26X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_27X0                      cyclonev_lcell_comb     cin         In      -         2.970       -         
un1_d2_27X0                      cyclonev_lcell_comb     cout        Out     0.012     2.982       -         
un1_d2_27X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_28X0                      cyclonev_lcell_comb     cin         In      -         2.982       -         
un1_d2_28X0                      cyclonev_lcell_comb     cout        Out     0.012     2.994       -         
un1_d2_28X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_29X0                      cyclonev_lcell_comb     cin         In      -         2.994       -         
un1_d2_29X0                      cyclonev_lcell_comb     cout        Out     0.138     3.132       -         
un1_d2_29X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_30X0                      cyclonev_lcell_comb     cin         In      -         3.132       -         
un1_d2_30X0                      cyclonev_lcell_comb     cout        Out     0.012     3.144       -         
un1_d2_30X0_cout                 Net                     -           -       0.000     -           1         
un1_d2_31X0                      cyclonev_lcell_comb     cin         In      -         3.144       -         
un1_d2_31X0                      cyclonev_lcell_comb     sumout      Out     0.687     3.832       -         
d2[31]                           Net                     -           -       0.290     -           2         
dist_min5_LT20                   cyclonev_lcell_comb     datac       In      -         4.122       -         
dist_min5_LT20                   cyclonev_lcell_comb     cout        Out     0.558     4.680       -         
dist_min5_LT20_cout              Net                     -           -       0.000     -           1         
dist_min5_LT20_buf               cyclonev_lcell_comb     cin         In      -         4.680       -         
dist_min5_LT20_buf               cyclonev_lcell_comb     sumout      Out     0.687     5.367       -         
dist_min5                        Net                     -           -       0.290     -           2         
dist_min5_LT20_buf_RNIOHPO_0     cyclonev_lcell_comb     dataf       In      -         5.657       -         
dist_min5_LT20_buf_RNIOHPO_0     cyclonev_lcell_comb     combout     Out     0.099     5.756       -         
dist_min_0_0_0__g2               Net                     -           -       0.629     -           64        
p_hit_min\[0\][0]                dffeas                  ena         In      -         6.385       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.046 is 4.248(70.3%) logic and 1.798(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      5.139
    - Setup time:                            0.576
    + Intrinsic clock delay:                 0.915
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.478

    - Propagation time:                      5.470
    - Intrinsic clock delay:                 0.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.907

    Number of logic level(s):                26
    Starting point:                          reg_0[9] / q
    Ending point:                            p_hit_min\[1\][31] / ena
    The start point is clocked by            accumulate|clock [rising] on pin clk
    The end   point is clocked by            accumulate|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
reg_0[9]                       dffeas                  q           Out     0.068     0.983       -         
p_hit_squared\[1\]ff[9]        Net                     -           -       0.290     -           2         
un1_d2_8                       cyclonev_lcell_comb     datad       In      -         1.273       -         
un1_d2_8                       cyclonev_lcell_comb     combout     Out     0.317     1.589       -         
un1_d2_8                       Net                     -           -       0.298     -           1         
un1_d2_10X0                    cyclonev_lcell_comb     dataa       In      -         1.887       -         
un1_d2_10X0                    cyclonev_lcell_comb     cout        Out     0.765     2.652       -         
un1_d2_10X0_cout               Net                     -           -       0.000     -           1         
un1_d2_11X0                    cyclonev_lcell_comb     cin         In      -         2.652       -         
un1_d2_11X0                    cyclonev_lcell_comb     cout        Out     0.012     2.664       -         
un1_d2_11X0_cout               Net                     -           -       0.000     -           1         
un1_d2_12X0                    cyclonev_lcell_comb     cin         In      -         2.664       -         
un1_d2_12X0                    cyclonev_lcell_comb     cout        Out     0.012     2.676       -         
un1_d2_12X0_cout               Net                     -           -       0.000     -           1         
un1_d2_13X0                    cyclonev_lcell_comb     cin         In      -         2.676       -         
un1_d2_13X0                    cyclonev_lcell_comb     cout        Out     0.012     2.688       -         
un1_d2_13X0_cout               Net                     -           -       0.000     -           1         
un1_d2_14X0                    cyclonev_lcell_comb     cin         In      -         2.688       -         
un1_d2_14X0                    cyclonev_lcell_comb     cout        Out     0.012     2.700       -         
un1_d2_14X0_cout               Net                     -           -       0.000     -           1         
un1_d2_15X0                    cyclonev_lcell_comb     cin         In      -         2.700       -         
un1_d2_15X0                    cyclonev_lcell_comb     cout        Out     0.012     2.712       -         
un1_d2_15X0_cout               Net                     -           -       0.000     -           1         
un1_d2_16X0                    cyclonev_lcell_comb     cin         In      -         2.712       -         
un1_d2_16X0                    cyclonev_lcell_comb     cout        Out     0.012     2.724       -         
un1_d2_16X0_cout               Net                     -           -       0.000     -           1         
un1_d2_17X0                    cyclonev_lcell_comb     cin         In      -         2.724       -         
un1_d2_17X0                    cyclonev_lcell_comb     cout        Out     0.012     2.736       -         
un1_d2_17X0_cout               Net                     -           -       0.000     -           1         
un1_d2_18X0                    cyclonev_lcell_comb     cin         In      -         2.736       -         
un1_d2_18X0                    cyclonev_lcell_comb     cout        Out     0.012     2.748       -         
un1_d2_18X0_cout               Net                     -           -       0.000     -           1         
un1_d2_19X0                    cyclonev_lcell_comb     cin         In      -         2.748       -         
un1_d2_19X0                    cyclonev_lcell_comb     cout        Out     0.138     2.886       -         
un1_d2_19X0_cout               Net                     -           -       0.000     -           1         
un1_d2_20X0                    cyclonev_lcell_comb     cin         In      -         2.886       -         
un1_d2_20X0                    cyclonev_lcell_comb     cout        Out     0.012     2.898       -         
un1_d2_20X0_cout               Net                     -           -       0.000     -           1         
un1_d2_21X0                    cyclonev_lcell_comb     cin         In      -         2.898       -         
un1_d2_21X0                    cyclonev_lcell_comb     cout        Out     0.012     2.910       -         
un1_d2_21X0_cout               Net                     -           -       0.000     -           1         
un1_d2_22X0                    cyclonev_lcell_comb     cin         In      -         2.910       -         
un1_d2_22X0                    cyclonev_lcell_comb     cout        Out     0.012     2.922       -         
un1_d2_22X0_cout               Net                     -           -       0.000     -           1         
un1_d2_23X0                    cyclonev_lcell_comb     cin         In      -         2.922       -         
un1_d2_23X0                    cyclonev_lcell_comb     cout        Out     0.012     2.934       -         
un1_d2_23X0_cout               Net                     -           -       0.000     -           1         
un1_d2_24X0                    cyclonev_lcell_comb     cin         In      -         2.934       -         
un1_d2_24X0                    cyclonev_lcell_comb     cout        Out     0.012     2.946       -         
un1_d2_24X0_cout               Net                     -           -       0.000     -           1         
un1_d2_25X0                    cyclonev_lcell_comb     cin         In      -         2.946       -         
un1_d2_25X0                    cyclonev_lcell_comb     cout        Out     0.012     2.958       -         
un1_d2_25X0_cout               Net                     -           -       0.000     -           1         
un1_d2_26X0                    cyclonev_lcell_comb     cin         In      -         2.958       -         
un1_d2_26X0                    cyclonev_lcell_comb     cout        Out     0.012     2.970       -         
un1_d2_26X0_cout               Net                     -           -       0.000     -           1         
un1_d2_27X0                    cyclonev_lcell_comb     cin         In      -         2.970       -         
un1_d2_27X0                    cyclonev_lcell_comb     cout        Out     0.012     2.982       -         
un1_d2_27X0_cout               Net                     -           -       0.000     -           1         
un1_d2_28X0                    cyclonev_lcell_comb     cin         In      -         2.982       -         
un1_d2_28X0                    cyclonev_lcell_comb     cout        Out     0.012     2.994       -         
un1_d2_28X0_cout               Net                     -           -       0.000     -           1         
un1_d2_29X0                    cyclonev_lcell_comb     cin         In      -         2.994       -         
un1_d2_29X0                    cyclonev_lcell_comb     cout        Out     0.138     3.132       -         
un1_d2_29X0_cout               Net                     -           -       0.000     -           1         
un1_d2_30X0                    cyclonev_lcell_comb     cin         In      -         3.132       -         
un1_d2_30X0                    cyclonev_lcell_comb     cout        Out     0.012     3.144       -         
un1_d2_30X0_cout               Net                     -           -       0.000     -           1         
un1_d2_31X0                    cyclonev_lcell_comb     cin         In      -         3.144       -         
un1_d2_31X0                    cyclonev_lcell_comb     sumout      Out     0.687     3.832       -         
d2[31]                         Net                     -           -       0.290     -           2         
dist_min5_LT20                 cyclonev_lcell_comb     datac       In      -         4.122       -         
dist_min5_LT20                 cyclonev_lcell_comb     cout        Out     0.558     4.680       -         
dist_min5_LT20_cout            Net                     -           -       0.000     -           1         
dist_min5_LT20_buf             cyclonev_lcell_comb     cin         In      -         4.680       -         
dist_min5_LT20_buf             cyclonev_lcell_comb     sumout      Out     0.687     5.367       -         
dist_min5                      Net                     -           -       0.290     -           2         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     dataf       In      -         5.657       -         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     combout     Out     0.099     5.756       -         
dist_min_0_0_0__g2_0           Net                     -           -       0.629     -           64        
p_hit_min\[1\][31]             dffeas                  ena         In      -         6.385       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.046 is 4.248(70.3%) logic and 1.798(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      5.139
    - Setup time:                            0.576
    + Intrinsic clock delay:                 0.915
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.478

    - Propagation time:                      5.470
    - Intrinsic clock delay:                 0.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.907

    Number of logic level(s):                26
    Starting point:                          reg_0[9] / q
    Ending point:                            p_hit_min\[1\][30] / ena
    The start point is clocked by            accumulate|clock [rising] on pin clk
    The end   point is clocked by            accumulate|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
reg_0[9]                       dffeas                  q           Out     0.068     0.983       -         
p_hit_squared\[1\]ff[9]        Net                     -           -       0.290     -           2         
un1_d2_8                       cyclonev_lcell_comb     datad       In      -         1.273       -         
un1_d2_8                       cyclonev_lcell_comb     combout     Out     0.317     1.589       -         
un1_d2_8                       Net                     -           -       0.298     -           1         
un1_d2_10X0                    cyclonev_lcell_comb     dataa       In      -         1.887       -         
un1_d2_10X0                    cyclonev_lcell_comb     cout        Out     0.765     2.652       -         
un1_d2_10X0_cout               Net                     -           -       0.000     -           1         
un1_d2_11X0                    cyclonev_lcell_comb     cin         In      -         2.652       -         
un1_d2_11X0                    cyclonev_lcell_comb     cout        Out     0.012     2.664       -         
un1_d2_11X0_cout               Net                     -           -       0.000     -           1         
un1_d2_12X0                    cyclonev_lcell_comb     cin         In      -         2.664       -         
un1_d2_12X0                    cyclonev_lcell_comb     cout        Out     0.012     2.676       -         
un1_d2_12X0_cout               Net                     -           -       0.000     -           1         
un1_d2_13X0                    cyclonev_lcell_comb     cin         In      -         2.676       -         
un1_d2_13X0                    cyclonev_lcell_comb     cout        Out     0.012     2.688       -         
un1_d2_13X0_cout               Net                     -           -       0.000     -           1         
un1_d2_14X0                    cyclonev_lcell_comb     cin         In      -         2.688       -         
un1_d2_14X0                    cyclonev_lcell_comb     cout        Out     0.012     2.700       -         
un1_d2_14X0_cout               Net                     -           -       0.000     -           1         
un1_d2_15X0                    cyclonev_lcell_comb     cin         In      -         2.700       -         
un1_d2_15X0                    cyclonev_lcell_comb     cout        Out     0.012     2.712       -         
un1_d2_15X0_cout               Net                     -           -       0.000     -           1         
un1_d2_16X0                    cyclonev_lcell_comb     cin         In      -         2.712       -         
un1_d2_16X0                    cyclonev_lcell_comb     cout        Out     0.012     2.724       -         
un1_d2_16X0_cout               Net                     -           -       0.000     -           1         
un1_d2_17X0                    cyclonev_lcell_comb     cin         In      -         2.724       -         
un1_d2_17X0                    cyclonev_lcell_comb     cout        Out     0.012     2.736       -         
un1_d2_17X0_cout               Net                     -           -       0.000     -           1         
un1_d2_18X0                    cyclonev_lcell_comb     cin         In      -         2.736       -         
un1_d2_18X0                    cyclonev_lcell_comb     cout        Out     0.012     2.748       -         
un1_d2_18X0_cout               Net                     -           -       0.000     -           1         
un1_d2_19X0                    cyclonev_lcell_comb     cin         In      -         2.748       -         
un1_d2_19X0                    cyclonev_lcell_comb     cout        Out     0.138     2.886       -         
un1_d2_19X0_cout               Net                     -           -       0.000     -           1         
un1_d2_20X0                    cyclonev_lcell_comb     cin         In      -         2.886       -         
un1_d2_20X0                    cyclonev_lcell_comb     cout        Out     0.012     2.898       -         
un1_d2_20X0_cout               Net                     -           -       0.000     -           1         
un1_d2_21X0                    cyclonev_lcell_comb     cin         In      -         2.898       -         
un1_d2_21X0                    cyclonev_lcell_comb     cout        Out     0.012     2.910       -         
un1_d2_21X0_cout               Net                     -           -       0.000     -           1         
un1_d2_22X0                    cyclonev_lcell_comb     cin         In      -         2.910       -         
un1_d2_22X0                    cyclonev_lcell_comb     cout        Out     0.012     2.922       -         
un1_d2_22X0_cout               Net                     -           -       0.000     -           1         
un1_d2_23X0                    cyclonev_lcell_comb     cin         In      -         2.922       -         
un1_d2_23X0                    cyclonev_lcell_comb     cout        Out     0.012     2.934       -         
un1_d2_23X0_cout               Net                     -           -       0.000     -           1         
un1_d2_24X0                    cyclonev_lcell_comb     cin         In      -         2.934       -         
un1_d2_24X0                    cyclonev_lcell_comb     cout        Out     0.012     2.946       -         
un1_d2_24X0_cout               Net                     -           -       0.000     -           1         
un1_d2_25X0                    cyclonev_lcell_comb     cin         In      -         2.946       -         
un1_d2_25X0                    cyclonev_lcell_comb     cout        Out     0.012     2.958       -         
un1_d2_25X0_cout               Net                     -           -       0.000     -           1         
un1_d2_26X0                    cyclonev_lcell_comb     cin         In      -         2.958       -         
un1_d2_26X0                    cyclonev_lcell_comb     cout        Out     0.012     2.970       -         
un1_d2_26X0_cout               Net                     -           -       0.000     -           1         
un1_d2_27X0                    cyclonev_lcell_comb     cin         In      -         2.970       -         
un1_d2_27X0                    cyclonev_lcell_comb     cout        Out     0.012     2.982       -         
un1_d2_27X0_cout               Net                     -           -       0.000     -           1         
un1_d2_28X0                    cyclonev_lcell_comb     cin         In      -         2.982       -         
un1_d2_28X0                    cyclonev_lcell_comb     cout        Out     0.012     2.994       -         
un1_d2_28X0_cout               Net                     -           -       0.000     -           1         
un1_d2_29X0                    cyclonev_lcell_comb     cin         In      -         2.994       -         
un1_d2_29X0                    cyclonev_lcell_comb     cout        Out     0.138     3.132       -         
un1_d2_29X0_cout               Net                     -           -       0.000     -           1         
un1_d2_30X0                    cyclonev_lcell_comb     cin         In      -         3.132       -         
un1_d2_30X0                    cyclonev_lcell_comb     cout        Out     0.012     3.144       -         
un1_d2_30X0_cout               Net                     -           -       0.000     -           1         
un1_d2_31X0                    cyclonev_lcell_comb     cin         In      -         3.144       -         
un1_d2_31X0                    cyclonev_lcell_comb     sumout      Out     0.687     3.832       -         
d2[31]                         Net                     -           -       0.290     -           2         
dist_min5_LT20                 cyclonev_lcell_comb     datac       In      -         4.122       -         
dist_min5_LT20                 cyclonev_lcell_comb     cout        Out     0.558     4.680       -         
dist_min5_LT20_cout            Net                     -           -       0.000     -           1         
dist_min5_LT20_buf             cyclonev_lcell_comb     cin         In      -         4.680       -         
dist_min5_LT20_buf             cyclonev_lcell_comb     sumout      Out     0.687     5.367       -         
dist_min5                      Net                     -           -       0.290     -           2         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     dataf       In      -         5.657       -         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     combout     Out     0.099     5.756       -         
dist_min_0_0_0__g2_0           Net                     -           -       0.629     -           64        
p_hit_min\[1\][30]             dffeas                  ena         In      -         6.385       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.046 is 4.248(70.3%) logic and 1.798(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      5.139
    - Setup time:                            0.576
    + Intrinsic clock delay:                 0.915
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.478

    - Propagation time:                      5.470
    - Intrinsic clock delay:                 0.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.907

    Number of logic level(s):                26
    Starting point:                          reg_0[9] / q
    Ending point:                            p_hit_min\[1\][29] / ena
    The start point is clocked by            accumulate|clock [rising] on pin clk
    The end   point is clocked by            accumulate|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
reg_0[9]                       dffeas                  q           Out     0.068     0.983       -         
p_hit_squared\[1\]ff[9]        Net                     -           -       0.290     -           2         
un1_d2_8                       cyclonev_lcell_comb     datad       In      -         1.273       -         
un1_d2_8                       cyclonev_lcell_comb     combout     Out     0.317     1.589       -         
un1_d2_8                       Net                     -           -       0.298     -           1         
un1_d2_10X0                    cyclonev_lcell_comb     dataa       In      -         1.887       -         
un1_d2_10X0                    cyclonev_lcell_comb     cout        Out     0.765     2.652       -         
un1_d2_10X0_cout               Net                     -           -       0.000     -           1         
un1_d2_11X0                    cyclonev_lcell_comb     cin         In      -         2.652       -         
un1_d2_11X0                    cyclonev_lcell_comb     cout        Out     0.012     2.664       -         
un1_d2_11X0_cout               Net                     -           -       0.000     -           1         
un1_d2_12X0                    cyclonev_lcell_comb     cin         In      -         2.664       -         
un1_d2_12X0                    cyclonev_lcell_comb     cout        Out     0.012     2.676       -         
un1_d2_12X0_cout               Net                     -           -       0.000     -           1         
un1_d2_13X0                    cyclonev_lcell_comb     cin         In      -         2.676       -         
un1_d2_13X0                    cyclonev_lcell_comb     cout        Out     0.012     2.688       -         
un1_d2_13X0_cout               Net                     -           -       0.000     -           1         
un1_d2_14X0                    cyclonev_lcell_comb     cin         In      -         2.688       -         
un1_d2_14X0                    cyclonev_lcell_comb     cout        Out     0.012     2.700       -         
un1_d2_14X0_cout               Net                     -           -       0.000     -           1         
un1_d2_15X0                    cyclonev_lcell_comb     cin         In      -         2.700       -         
un1_d2_15X0                    cyclonev_lcell_comb     cout        Out     0.012     2.712       -         
un1_d2_15X0_cout               Net                     -           -       0.000     -           1         
un1_d2_16X0                    cyclonev_lcell_comb     cin         In      -         2.712       -         
un1_d2_16X0                    cyclonev_lcell_comb     cout        Out     0.012     2.724       -         
un1_d2_16X0_cout               Net                     -           -       0.000     -           1         
un1_d2_17X0                    cyclonev_lcell_comb     cin         In      -         2.724       -         
un1_d2_17X0                    cyclonev_lcell_comb     cout        Out     0.012     2.736       -         
un1_d2_17X0_cout               Net                     -           -       0.000     -           1         
un1_d2_18X0                    cyclonev_lcell_comb     cin         In      -         2.736       -         
un1_d2_18X0                    cyclonev_lcell_comb     cout        Out     0.012     2.748       -         
un1_d2_18X0_cout               Net                     -           -       0.000     -           1         
un1_d2_19X0                    cyclonev_lcell_comb     cin         In      -         2.748       -         
un1_d2_19X0                    cyclonev_lcell_comb     cout        Out     0.138     2.886       -         
un1_d2_19X0_cout               Net                     -           -       0.000     -           1         
un1_d2_20X0                    cyclonev_lcell_comb     cin         In      -         2.886       -         
un1_d2_20X0                    cyclonev_lcell_comb     cout        Out     0.012     2.898       -         
un1_d2_20X0_cout               Net                     -           -       0.000     -           1         
un1_d2_21X0                    cyclonev_lcell_comb     cin         In      -         2.898       -         
un1_d2_21X0                    cyclonev_lcell_comb     cout        Out     0.012     2.910       -         
un1_d2_21X0_cout               Net                     -           -       0.000     -           1         
un1_d2_22X0                    cyclonev_lcell_comb     cin         In      -         2.910       -         
un1_d2_22X0                    cyclonev_lcell_comb     cout        Out     0.012     2.922       -         
un1_d2_22X0_cout               Net                     -           -       0.000     -           1         
un1_d2_23X0                    cyclonev_lcell_comb     cin         In      -         2.922       -         
un1_d2_23X0                    cyclonev_lcell_comb     cout        Out     0.012     2.934       -         
un1_d2_23X0_cout               Net                     -           -       0.000     -           1         
un1_d2_24X0                    cyclonev_lcell_comb     cin         In      -         2.934       -         
un1_d2_24X0                    cyclonev_lcell_comb     cout        Out     0.012     2.946       -         
un1_d2_24X0_cout               Net                     -           -       0.000     -           1         
un1_d2_25X0                    cyclonev_lcell_comb     cin         In      -         2.946       -         
un1_d2_25X0                    cyclonev_lcell_comb     cout        Out     0.012     2.958       -         
un1_d2_25X0_cout               Net                     -           -       0.000     -           1         
un1_d2_26X0                    cyclonev_lcell_comb     cin         In      -         2.958       -         
un1_d2_26X0                    cyclonev_lcell_comb     cout        Out     0.012     2.970       -         
un1_d2_26X0_cout               Net                     -           -       0.000     -           1         
un1_d2_27X0                    cyclonev_lcell_comb     cin         In      -         2.970       -         
un1_d2_27X0                    cyclonev_lcell_comb     cout        Out     0.012     2.982       -         
un1_d2_27X0_cout               Net                     -           -       0.000     -           1         
un1_d2_28X0                    cyclonev_lcell_comb     cin         In      -         2.982       -         
un1_d2_28X0                    cyclonev_lcell_comb     cout        Out     0.012     2.994       -         
un1_d2_28X0_cout               Net                     -           -       0.000     -           1         
un1_d2_29X0                    cyclonev_lcell_comb     cin         In      -         2.994       -         
un1_d2_29X0                    cyclonev_lcell_comb     cout        Out     0.138     3.132       -         
un1_d2_29X0_cout               Net                     -           -       0.000     -           1         
un1_d2_30X0                    cyclonev_lcell_comb     cin         In      -         3.132       -         
un1_d2_30X0                    cyclonev_lcell_comb     cout        Out     0.012     3.144       -         
un1_d2_30X0_cout               Net                     -           -       0.000     -           1         
un1_d2_31X0                    cyclonev_lcell_comb     cin         In      -         3.144       -         
un1_d2_31X0                    cyclonev_lcell_comb     sumout      Out     0.687     3.832       -         
d2[31]                         Net                     -           -       0.290     -           2         
dist_min5_LT20                 cyclonev_lcell_comb     datac       In      -         4.122       -         
dist_min5_LT20                 cyclonev_lcell_comb     cout        Out     0.558     4.680       -         
dist_min5_LT20_cout            Net                     -           -       0.000     -           1         
dist_min5_LT20_buf             cyclonev_lcell_comb     cin         In      -         4.680       -         
dist_min5_LT20_buf             cyclonev_lcell_comb     sumout      Out     0.687     5.367       -         
dist_min5                      Net                     -           -       0.290     -           2         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     dataf       In      -         5.657       -         
dist_min5_LT20_buf_RNIOHPO     cyclonev_lcell_comb     combout     Out     0.099     5.756       -         
dist_min_0_0_0__g2_0           Net                     -           -       0.629     -           64        
p_hit_min\[1\][29]             dffeas                  ena         In      -         6.385       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.046 is 4.248(70.3%) logic and 1.798(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 136MB)

<a name=areaReport19></a>##### START OF AREA REPORT #####[</a>
Design view:work.accumulate(verilog)
Selecting part 5CSEBA6U23I7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1683575718> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 156 of 83820 ( 0%)
ALUT usage by number of inputs
		  7 input functions 	 0
		  6 input functions 	 0
		  5 input functions 	 12
		  4 input functions 	 1
		  [=3 input functions 	 143
ALUTs by mode
		  normal mode            54
		  extended LUT mode      0
		  arithmetic mode        70
		  shared arithmetic mode 32
Total registers 404 of 167640 ( 0%)
Total Estimated Packed ALMs 101 of 41910 ( 0%)
I/O pins 199 of 497 (40%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.M9X9: 3
DSP.M18X18_FULL: 3
DSP.M18X18_SUMOF2: 3
DSP Blocks:     9 
ShiftTap:       0  (0 registers)
Ena:             393
Sload:           0
Sclr:            0
M10Ks:           0  (0% of 553)
Memory ALUTs:   0  (0% of 20955)
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon May  8 14:55:18 2023

###########################################################]

</pre></samp></body></html>
