# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/REGISTER.v 
# -- Compiling module REGISTER
# -- Compiling module testREGISTER
# 
# Top level modules:
# 	testREGISTER
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/COUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/COUNTER.v 
# -- Compiling module COUNTER
# -- Compiling module testCOUNTER
# 
# Top level modules:
# 	testCOUNTER
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/MULTIPLEXER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/MULTIPLEXER.v 
# -- Compiling module MULTIPLEXER
# -- Compiling module testMULTIPLEXER
# 
# Top level modules:
# 	testMULTIPLEXER
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v 
# -- Compiling module CONTROLUNIT
# -- Compiling module tC
# 
# Top level modules:
# 	tC
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/DECODER.v 
# -- Compiling module DECODER
# -- Compiling module testDECODER
# 
# Top level modules:
# 	testDECODER
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/ALU.v 
# -- Compiling module ALU
# -- Compiling module testALU
# 
# Top level modules:
# 	testALU
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab9/P1 {F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:54 on May 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab9/P1" F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v 
# -- Compiling module PROCESSOR
# -- Compiling module tP
# 
# Top level modules:
# 	tP
# End time: 20:29:54 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tP
# vsim work.tP 
# Start time: 20:30:22 on May 02,2017
# Loading work.tP
# Loading work.PROCESSOR
# Loading work.CONTROLUNIT
# Loading work.DECODER
# Loading work.REGISTER
# Loading work.ALU
# Loading work.COUNTER
# Loading work.MULTIPLEXER
# ** Warning: (vsim-3017) F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v(163): [TFMPC] - Too few port connections. Expected 21, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /tP/UUT File: F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v
# ** Warning: (vsim-3722) F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v(163): [TFMPC] - Missing connection for port 'ADDs'.
add wave -position end  sim:/tP/CLK
add wave -position end  sim:/tP/RUN
add wave -position end  sim:/tP/RESET
add wave -position end  sim:/tP/DIN
add wave -position end  sim:/tP/BUS
add wave -position end  sim:/tP/DEMO1
add wave -position end  sim:/tP/DEMO2
add wave -position end  sim:/tP/DEMO3
add wave -position end  sim:/tP/DEMO4
add wave -position end  sim:/tP/DEMO5
add wave -position end  sim:/tP/DEMO6
add wave -position end  sim:/tP/DEMO7
add wave -position end  sim:/tP/DEMO8
add wave -position end  sim:/tP/ACCu
add wave -position end  sim:/tP/RG
add wave -position end  sim:/tP/DONE
add wave -position end  sim:/tP/INSs
add wave -position end  sim:/tP/COUNTtoCUs
add wave -position end  sim:/tP/MUXSELECTORSs
add wave -position end  sim:/tP/REGSELECTORSs
run -all
# End time: 20:33:23 on May 02,2017, Elapsed time: 0:03:01
# Errors: 0, Warnings: 2
