var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[82.1119, 39.7805, 44.197, 46.0302, 51.9919], "total":[534423, 1224840, 4122, 2323, 840], "name":"Kernel System", "max_resources":[1385660, 2771320, 8955, 4468, 69283], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[480580, 961160, 2766, 1292, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"matrixMult", "compute_units":1, "type":"function", "total_percent":[13.1376, 4.10995, 8.79732, 14.249, 23.0752], "total_kernel_resources":[40150.3, 243802, 1276, 1030.5, 840], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Achieved kernel vectorization: 16"}, {"type":"brief", "text":"1 compute unit.\\nAchieved kernel vectorization: 16"}], "children":[{"name":"Function overhead", "type":"resource", "data":[2484.35, 2138.1, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"matrix_mult.cl:116 (A_local)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":116}]], "details":[{"type":"table", "Local memory":"Optimal", "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"1 (banked on bit 4294967295)", "Bank width":"2048 bits", "Bank depth":"64 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Optimal,\\n16384B requested,\\n49152B implemented."}]}, {"name":"matrix_mult.cl:117 (B_local)", "type":"resource", "data":[0, 0, 832, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "details":[{"type":"table", "Local memory":"Optimal", "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"16 (banked on bits 8, 9, 10, 11)", "Bank width":"2048 bits", "Bank depth":"4 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 16 reads and 16 writes. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}, {"type":"text", "text":"Banked on bits 8, 9, 10, 11 into 16 separate banks."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Optimal,\\n16384B requested,\\n49152B implemented."}]}, {"name":"matrixMult.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[31, 3810, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[31, 3810, 0, 0, 6]}]}, {"name":"Cluster logic", "type":"resource", "data":[1206, 2399, 0, 0, 119], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"matrix_mult.cl:128", "type":"resource", "data":[49, 46, 0, 1.5, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":128}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[49, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:129", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":129}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:136", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":136}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:144", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":144}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:145", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[51, 934, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[51, 934, 0, 0, 4]}]}, {"name":"Cluster logic", "type":"resource", "data":[327, 634, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"matrix_mult.cl:160", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:169", "type":"resource", "data":[515, 2887, 16, 2, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":169}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[60, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[110, 99, 0, 2, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 16, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4192, 70498, 277, 0, 609], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4192, 70498, 277, 0, 609]}]}, {"name":"Cluster logic", "type":"resource", "data":[1028, 1950, 13, 0, 66], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"matrix_mult.cl:132", "type":"resource", "data":[0, 6144, 0, 512, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":132}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 16", "type":"resource", "count":64, "data":[0, 6144, 0, 512, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:136", "type":"resource", "data":[99, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":136}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:144", "type":"resource", "data":[5546, 55109, 43, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":144}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5480, 55085, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":"116"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"matrix_mult.cl:145", "type":"resource", "data":[6056, 55469, 43, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5480, 55085, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":"117"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"matrix_mult.cl:148", "type":"resource", "data":[25, 12, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":148}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 3, 0, 0, 0]}, {"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:160", "type":"resource", "data":[17867, 41674, 0, 512, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 16", "type":"resource", "count":64, "data":[0, 6144, 0, 512, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[17578, 34969, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":"116"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":17, "data":[289, 561, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:165", "type":"resource", "data":[16, 4, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":165}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 4, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"matrixMult","total_kernel_resources":[40150.3,243802,1276,1030.5,840],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":116}]],"type":"function","total_percent":[13.1376,4.10995,8.79732,14.249,23.0752],"children":[{"name":"Data control overhead","type":"resource","data":[2561,4983,13,0,215],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[2484.35,2138.1,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"matrix_mult.cl:116 (A_local)","type":"resource","data":[0,0,52,0,0],"details":[{"Total replication":3,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Local memory":"Optimal","Implemented size":"49152 bytes","Bank width":"2048 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"16384 bytes"},{"text":"Optimal,\\n16384B requested,\\n49152B implemented.","type":"brief"}]},{"name":"matrix_mult.cl:117 (B_local)","type":"resource","data":[0,0,832,0,0],"details":[{"Total replication":3,"Number of banks":"16 (banked on bits 8, 9, 10, 11)","Bank depth":"4 words","Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"},{"text":"Banked on bits 8, 9, 10, 11 into 16 separate banks.","type":"text"}],"Local memory":"Optimal","Implemented size":"49152 bytes","Bank width":"2048 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"16384 bytes"},{"text":"Optimal,\\n16384B requested,\\n49152B implemented.","type":"brief"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4274,75242,277,0,619]},{"count":1,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,0,0,0,0]}],"type":"resource","data":[4275,75242,277,0,619]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":128}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:128","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":128}]],"type":"resource","data":[49,46,0,1.5,0]}],"data":[49,46,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":129}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:129","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":129}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":136}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136","children":[{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":136}]],"type":"resource","data":[70,2,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":136}]],"name":"32-bit Integer Add","data":[64,0,0,0,0],"type":"resource"}],"data":[134,2,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:144","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"type":"resource","data":[64,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"type":"resource","data":[55,46,0,1.5,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"name":"Load","data":[5480,55085,43,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"name":"Store","data":[34,24,0,0,0],"type":"resource"}],"data":[5633,55155,43,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"type":"resource","data":[64,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"type":"resource","data":[55,46,0,1.5,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"name":"Load","data":[5480,55085,43,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"name":"Store","data":[544,384,0,0,0],"type":"resource"}],"data":[6143,55515,43,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:160","children":[{"count":16,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"type":"resource","data":[416,0,0,0,0]},{"count":64,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"Hardened Floating-Point Dot Product of Size 16","data":[0,6144,0,512,0],"type":"resource"},{"count":17,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"Load","data":[17578,34969,0,0,0],"type":"resource"},{"count":17,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"llvm.fpga.wg.limiter.exit","data":[289,561,0,0,0],"type":"resource"}],"data":[18283,41674,0,512,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"type":"resource","data":[60,0,0,0,0]},{"count":1,"name":"64-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"type":"resource","data":[110,99,0,2,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"type":"resource","data":[345,2788,16,0,0]}],"data":[515,2887,16,2,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":132}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:132","children":[{"count":64,"name":"Hardened Floating-Point Dot Product of Size 16","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":132}]],"type":"resource","data":[0,6144,0,512,0]}],"data":[0,6144,0,512,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":148}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:148","children":[{"count":16,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":148}]],"type":"resource","data":[16,3,0,0,0]},{"count":1,"name":"llvm.fpga.simple.barrier","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":148}]],"type":"resource","data":[9,9,0,0,0]}],"data":[25,12,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":165}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:165","children":[{"count":16,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":165}]],"type":"resource","data":[16,4,0,0,0]}],"data":[16,4,0,0,0],"type":"resource"}],"data":[40150.35,243802.1,1276,1030.5,840],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 16","type":"text"},{"text":"1 compute unit.\\nAchieved kernel vectorization: 16","type":"brief"}],"compute_units":1}],"data":[53843.35,263680.1,1356,1030.5,840],"total_percent":[82.1119,39.7805,44.197,46.0302,51.9919],"total":[534423,1224840,4122,2323,840],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"matrixMult", "children":[{"type":"bb", "id":3, "name":"matrixMult.B0", "details":[{"type":"table", "Latency":"16"}]}, {"type":"bb", "id":4, "name":"matrixMult.B1", "children":[{"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":169}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"C", "Start Cycle":"19", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":44, "name":"end", "details":[{"type":"table", "Start Cycle":"21", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"21"}]}, {"type":"bb", "id":5, "name":"matrixMult.B2", "children":[{"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":144}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":144}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"A_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"497", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":136}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"46"}]}, {"type":"inst", "id":46, "name":"loop end", "details":[{"type":"table", "Start Cycle":"835", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"835", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"memtype", "id":47, "name":"Local Memory", "children":[{"type":"memsys", "id":48, "name":"A_local", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":116}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n49152B implemented"}], "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"64 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":52, "name":"B_local", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n49152B implemented"}], "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"16", "Bank width":"2048 bits", "Bank depth":"4 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":101, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":48, "to":26}, {"from":9, "to":48}, {"from":52, "to":27}, {"from":52, "to":28}, {"from":52, "to":29}, {"from":52, "to":30}, {"from":52, "to":31}, {"from":52, "to":32}, {"from":52, "to":33}, {"from":52, "to":34}, {"from":52, "to":35}, {"from":52, "to":36}, {"from":52, "to":37}, {"from":52, "to":38}, {"from":52, "to":39}, {"from":52, "to":40}, {"from":52, "to":41}, {"from":52, "to":42}, {"from":10, "to":52}, {"from":11, "to":52}, {"from":12, "to":52}, {"from":13, "to":52}, {"from":14, "to":52}, {"from":15, "to":52}, {"from":16, "to":52}, {"from":17, "to":52}, {"from":18, "to":52}, {"from":19, "to":52}, {"from":20, "to":52}, {"from":21, "to":52}, {"from":22, "to":52}, {"from":23, "to":52}, {"from":24, "to":52}, {"from":25, "to":52}, {"from":46, "to":43}, {"from":6, "to":44}, {"from":46, "to":45}, {"from":3, "to":45}, {"from":7, "to":46}, {"from":8, "to":46}, {"from":9, "to":46}, {"from":10, "to":46}, {"from":11, "to":46}, {"from":12, "to":46}, {"from":13, "to":46}, {"from":14, "to":46}, {"from":15, "to":46}, {"from":16, "to":46}, {"from":17, "to":46}, {"from":18, "to":46}, {"from":19, "to":46}, {"from":20, "to":46}, {"from":21, "to":46}, {"from":22, "to":46}, {"from":23, "to":46}, {"from":24, "to":46}, {"from":25, "to":46}, {"from":26, "to":46}, {"from":27, "to":46}, {"from":28, "to":46}, {"from":29, "to":46}, {"from":30, "to":46}, {"from":31, "to":46}, {"from":32, "to":46}, {"from":33, "to":46}, {"from":34, "to":46}, {"from":35, "to":46}, {"from":36, "to":46}, {"from":37, "to":46}, {"from":38, "to":46}, {"from":39, "to":46}, {"from":40, "to":46}, {"from":41, "to":46}, {"from":42, "to":46}, {"from":43, "to":6}, {"from":45, "to":7}, {"from":45, "to":8}, {"from":7, "to":9}, {"from":8, "to":9}, {"from":7, "to":10}, {"from":8, "to":10}, {"from":7, "to":11}, {"from":8, "to":11}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":7, "to":13}, {"from":8, "to":13}, {"from":7, "to":14}, {"from":8, "to":14}, {"from":7, "to":15}, {"from":8, "to":15}, {"from":7, "to":16}, {"from":8, "to":16}, {"from":7, "to":17}, {"from":8, "to":17}, {"from":7, "to":18}, {"from":8, "to":18}, {"from":7, "to":19}, {"from":8, "to":19}, {"from":7, "to":20}, {"from":8, "to":20}, {"from":7, "to":21}, {"from":8, "to":21}, {"from":7, "to":22}, {"from":8, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":7, "to":24}, {"from":8, "to":24}, {"from":7, "to":25}, {"from":8, "to":25}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":24, "to":26}, {"from":25, "to":26}, {"from":9, "to":27}, {"from":10, "to":27}, {"from":11, "to":27}, {"from":12, "to":27}, {"from":13, "to":27}, {"from":14, "to":27}, {"from":15, "to":27}, {"from":16, "to":27}, {"from":17, "to":27}, {"from":18, "to":27}, {"from":19, "to":27}, {"from":20, "to":27}, {"from":21, "to":27}, {"from":22, "to":27}, {"from":23, "to":27}, {"from":24, "to":27}, {"from":25, "to":27}, {"from":9, "to":28}, {"from":10, "to":28}, {"from":11, "to":28}, {"from":12, "to":28}, {"from":13, "to":28}, {"from":14, "to":28}, {"from":15, "to":28}, {"from":16, "to":28}, {"from":17, "to":28}, {"from":18, "to":28}, {"from":19, "to":28}, {"from":20, "to":28}, {"from":21, "to":28}, {"from":22, "to":28}, {"from":23, "to":28}, {"from":24, "to":28}, {"from":25, "to":28}, {"from":9, "to":29}, {"from":10, "to":29}, {"from":11, "to":29}, {"from":12, "to":29}, {"from":13, "to":29}, {"from":14, "to":29}, {"from":15, "to":29}, {"from":16, "to":29}, {"from":17, "to":29}, {"from":18, "to":29}, {"from":19, "to":29}, {"from":20, "to":29}, {"from":21, "to":29}, {"from":22, "to":29}, {"from":23, "to":29}, {"from":24, "to":29}, {"from":25, "to":29}, {"from":9, "to":30}, {"from":10, "to":30}, {"from":11, "to":30}, {"from":12, "to":30}, {"from":13, "to":30}, {"from":14, "to":30}, {"from":15, "to":30}, {"from":16, "to":30}, {"from":17, "to":30}, {"from":18, "to":30}, {"from":19, "to":30}, {"from":20, "to":30}, {"from":21, "to":30}, {"from":22, "to":30}, {"from":23, "to":30}, {"from":24, "to":30}, {"from":25, "to":30}, {"from":9, "to":31}, {"from":10, "to":31}, {"from":11, "to":31}, {"from":12, "to":31}, {"from":13, "to":31}, {"from":14, "to":31}, {"from":15, "to":31}, {"from":16, "to":31}, {"from":17, "to":31}, {"from":18, "to":31}, {"from":19, "to":31}, {"from":20, "to":31}, {"from":21, "to":31}, {"from":22, "to":31}, {"from":23, "to":31}, {"from":24, "to":31}, {"from":25, "to":31}, {"from":9, "to":32}, {"from":10, "to":32}, {"from":11, "to":32}, {"from":12, "to":32}, {"from":13, "to":32}, {"from":14, "to":32}, {"from":15, "to":32}, {"from":16, "to":32}, {"from":17, "to":32}, {"from":18, "to":32}, {"from":19, "to":32}, {"from":20, "to":32}, {"from":21, "to":32}, {"from":22, "to":32}, {"from":23, "to":32}, {"from":24, "to":32}, {"from":25, "to":32}, {"from":9, "to":33}, {"from":10, "to":33}, {"from":11, "to":33}, {"from":12, "to":33}, {"from":13, "to":33}, {"from":14, "to":33}, {"from":15, "to":33}, {"from":16, "to":33}, {"from":17, "to":33}, {"from":18, "to":33}, {"from":19, "to":33}, {"from":20, "to":33}, {"from":21, "to":33}, {"from":22, "to":33}, {"from":23, "to":33}, {"from":24, "to":33}, {"from":25, "to":33}, {"from":9, "to":34}, {"from":10, "to":34}, {"from":11, "to":34}, {"from":12, "to":34}, {"from":13, "to":34}, {"from":14, "to":34}, {"from":15, "to":34}, {"from":16, "to":34}, {"from":17, "to":34}, {"from":18, "to":34}, {"from":19, "to":34}, {"from":20, "to":34}, {"from":21, "to":34}, {"from":22, "to":34}, {"from":23, "to":34}, {"from":24, "to":34}, {"from":25, "to":34}, {"from":9, "to":35}, {"from":10, "to":35}, {"from":11, "to":35}, {"from":12, "to":35}, {"from":13, "to":35}, {"from":14, "to":35}, {"from":15, "to":35}, {"from":16, "to":35}, {"from":17, "to":35}, {"from":18, "to":35}, {"from":19, "to":35}, {"from":20, "to":35}, {"from":21, "to":35}, {"from":22, "to":35}, {"from":23, "to":35}, {"from":24, "to":35}, {"from":25, "to":35}, {"from":9, "to":36}, {"from":10, "to":36}, {"from":11, "to":36}, {"from":12, "to":36}, {"from":13, "to":36}, {"from":14, "to":36}, {"from":15, "to":36}, {"from":16, "to":36}, {"from":17, "to":36}, {"from":18, "to":36}, {"from":19, "to":36}, {"from":20, "to":36}, {"from":21, "to":36}, {"from":22, "to":36}, {"from":23, "to":36}, {"from":24, "to":36}, {"from":25, "to":36}, {"from":9, "to":37}, {"from":10, "to":37}, {"from":11, "to":37}, {"from":12, "to":37}, {"from":13, "to":37}, {"from":14, "to":37}, {"from":15, "to":37}, {"from":16, "to":37}, {"from":17, "to":37}, {"from":18, "to":37}, {"from":19, "to":37}, {"from":20, "to":37}, {"from":21, "to":37}, {"from":22, "to":37}, {"from":23, "to":37}, {"from":24, "to":37}, {"from":25, "to":37}, {"from":9, "to":38}, {"from":10, "to":38}, {"from":11, "to":38}, {"from":12, "to":38}, {"from":13, "to":38}, {"from":14, "to":38}, {"from":15, "to":38}, {"from":16, "to":38}, {"from":17, "to":38}, {"from":18, "to":38}, {"from":19, "to":38}, {"from":20, "to":38}, {"from":21, "to":38}, {"from":22, "to":38}, {"from":23, "to":38}, {"from":24, "to":38}, {"from":25, "to":38}, {"from":9, "to":39}, {"from":10, "to":39}, {"from":11, "to":39}, {"from":12, "to":39}, {"from":13, "to":39}, {"from":14, "to":39}, {"from":15, "to":39}, {"from":16, "to":39}, {"from":17, "to":39}, {"from":18, "to":39}, {"from":19, "to":39}, {"from":20, "to":39}, {"from":21, "to":39}, {"from":22, "to":39}, {"from":23, "to":39}, {"from":24, "to":39}, {"from":25, "to":39}, {"from":9, "to":40}, {"from":10, "to":40}, {"from":11, "to":40}, {"from":12, "to":40}, {"from":13, "to":40}, {"from":14, "to":40}, {"from":15, "to":40}, {"from":16, "to":40}, {"from":17, "to":40}, {"from":18, "to":40}, {"from":19, "to":40}, {"from":20, "to":40}, {"from":21, "to":40}, {"from":22, "to":40}, {"from":23, "to":40}, {"from":24, "to":40}, {"from":25, "to":40}, {"from":9, "to":41}, {"from":10, "to":41}, {"from":11, "to":41}, {"from":12, "to":41}, {"from":13, "to":41}, {"from":14, "to":41}, {"from":15, "to":41}, {"from":16, "to":41}, {"from":17, "to":41}, {"from":18, "to":41}, {"from":19, "to":41}, {"from":20, "to":41}, {"from":21, "to":41}, {"from":22, "to":41}, {"from":23, "to":41}, {"from":24, "to":41}, {"from":25, "to":41}, {"from":9, "to":42}, {"from":10, "to":42}, {"from":11, "to":42}, {"from":12, "to":42}, {"from":13, "to":42}, {"from":14, "to":42}, {"from":15, "to":42}, {"from":16, "to":42}, {"from":17, "to":42}, {"from":18, "to":42}, {"from":19, "to":42}, {"from":20, "to":42}, {"from":21, "to":42}, {"from":22, "to":42}, {"from":23, "to":42}, {"from":24, "to":42}, {"from":25, "to":42}, {"from":6, "to":101}, {"from":101, "to":7}, {"from":101, "to":8}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"matrixMult", "children":[{"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":144}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"A_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"497", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"498", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":47, "name":"Local Memory", "children":[{"type":"memsys", "id":48, "name":"A_local", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":116}]], "children":[{"type":"bank", "id":49, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":116}]], "children":[{"type":"port", "id":50, "name":"R"}, {"type":"port", "id":51, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n49152B implemented"}], "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"64 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":52, "name":"B_local", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"bank", "id":53, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":84, "name":"R"}, {"type":"port", "id":100, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":54, "name":"Bank 1", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":69, "name":"R"}, {"type":"port", "id":85, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":55, "name":"Bank 2", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":70, "name":"R"}, {"type":"port", "id":86, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":56, "name":"Bank 3", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":71, "name":"R"}, {"type":"port", "id":87, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":57, "name":"Bank 4", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":72, "name":"R"}, {"type":"port", "id":88, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":58, "name":"Bank 5", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":73, "name":"R"}, {"type":"port", "id":89, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":59, "name":"Bank 6", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":74, "name":"R"}, {"type":"port", "id":90, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":60, "name":"Bank 7", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":75, "name":"R"}, {"type":"port", "id":91, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":61, "name":"Bank 8", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":76, "name":"R"}, {"type":"port", "id":92, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":62, "name":"Bank 9", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":77, "name":"R"}, {"type":"port", "id":93, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":63, "name":"Bank 10", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":78, "name":"R"}, {"type":"port", "id":94, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":64, "name":"Bank 11", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":79, "name":"R"}, {"type":"port", "id":95, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":65, "name":"Bank 12", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":80, "name":"R"}, {"type":"port", "id":96, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":66, "name":"Bank 13", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":81, "name":"R"}, {"type":"port", "id":97, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":67, "name":"Bank 14", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":82, "name":"R"}, {"type":"port", "id":98, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}, {"type":"bank", "id":68, "name":"Bank 15", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":117}]], "children":[{"type":"port", "id":83, "name":"R"}, {"type":"port", "id":99, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n49152B implemented"}], "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"16", "Bank width":"2048 bits", "Bank depth":"4 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}], "links":[{"from":50, "to":26}, {"from":9, "to":51}, {"from":69, "to":27}, {"from":70, "to":28}, {"from":71, "to":29}, {"from":72, "to":30}, {"from":73, "to":31}, {"from":74, "to":32}, {"from":75, "to":33}, {"from":76, "to":34}, {"from":77, "to":35}, {"from":78, "to":36}, {"from":79, "to":37}, {"from":80, "to":38}, {"from":81, "to":39}, {"from":82, "to":40}, {"from":83, "to":41}, {"from":84, "to":42}, {"from":10, "to":85}, {"from":11, "to":86}, {"from":12, "to":87}, {"from":13, "to":88}, {"from":14, "to":89}, {"from":15, "to":90}, {"from":16, "to":91}, {"from":17, "to":92}, {"from":18, "to":93}, {"from":19, "to":94}, {"from":20, "to":95}, {"from":21, "to":96}, {"from":22, "to":97}, {"from":23, "to":98}, {"from":24, "to":99}, {"from":25, "to":100}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: matrixMult", "data":["", "", ""], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":108}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"matrixMult.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":136}]], "details":[{"type":"brief", "text":"Thread capacity = 1024"}, {"type":"text", "text":"Thread capacity = 1024"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":158}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"matrixMult", "data":["NDRange", "No", [4, 64, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (4, 64, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"Stall latency disabled due to loop orchestration compiler optimization is disabled in loop matrixMult.B2."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":108}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"matrixMult", "data":[40150.3, 243802, 1276, 1030.5, 840], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":108}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[480580, 961160, 2766, 1292, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[534423, 1224840, 4122, 2322, 840], "data_percent":[38.5681, 44.197, 46.0302, 51.9919, 81.091]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1385660, 2771320, 8955, 4468, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":144}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "line":145}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["matrix_mult"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, nalla_pcie:p520_max_sg280l"]},{"name":"AOC Version","data":["18.1.1 Build 263"]},{"name":"Quartus Version","data":["18.1.1 Build 263 Pro"]},{"name":"Command","data":["aoc -rtl -report -v -board=p520_max_sg280l -fp-relaxed -fpc device/matrix_mult.cl"]},{"name":"Reports Generated At","data":["Sun Mar 24 18:30:51 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"name":"Quartus Fit Summary","children":[{"name":"Run Quartus compile to populate this section. See details for more information.","details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}]}]}}';
var fileJSON=[{"path":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "name":"matrix_mult.cl", "has_active_debug_locs":false, "absName":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl", "content":"// Copyright (C) 2013-2016 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012//\012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012//\012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012\012// This kernel computes C = A * B, where\012//  A is a N x K matrix\012//  B is a K x M matrix\012//  C is a N x M matrix\012// All dimensions must be a multiple of BLOCK_SIZE (defined below).\012//\012// The ND-range is two-dimensional and corresponds to the dimensions of matrix\012// C. Each work-item computes one element of the output matrix.\012//\012// The implemented algorithm uses blocking to take advantage of data reuse\012// across multiple elements in matrix C. This is just like the standard loop\012// tiling optimization often used in matrix multiplication implementations.\012//\012// This kernel is intended to be compiled with the following compiler flags:\012//  --no-interleaving default\012//    This flag indicates that the global memory is divided into two logical\012//    banks and allows the host program to assign buffers to specific buffers.\012//    This allows the host to manage the load on each memory bank, usually\012//    to maximize the memory bandwidth usage.\012//\012//    This flag is used for matrix multiplication because there are\012//    two primary memory accesses: reads from matrix A and reads from\012//    matrix B. To maximize memory bandwidth, the two input matrices\012//    are placed in different memory banks, which ensures that there is no\012//    contention when trying to read elements from both matrices\012//    simultaneously.\012//\012//  -fp-relaxed=true\012//    This flag enables the order of additions in the dot product\012//    computation within a block to be rearranged. This enables the additions\012//    to be computed more efficiently in hardware, using a tree structure\012//    instead of a vine.\012//\012//    As a simple example, take the addition of four values: a0 + a1 + a2 + a3.\012//    The default implementation (without -fp-relaxed=true) is:\012//      (((a0 + a1) + a2) + a3)\012//    which matches the standard ordering of operations. In hardware, this\012//    looks like:\012//         a0   a1\012//          |-+-|\012//            |   a2\012//            |-+-|\012//              |   a3\012//              |-+-|\012//                |\012//\012//    With -fp-relaxed=true, the implementation is a balanced tree:\012//      ((a0 + a1) + (a2 + a3))\012//    In hardware, this looks like:\012//          a0   a1   a2   a3\012//           |-+-|     |-+-|\012//             |         |\012//             |----+----|\012//                  |\012//\012// There are two values that need to be defined in the preprocessor.\012//  BLOCK_SIZE\012//    The dimension of the block used in the core computation\012//    is BLOCK_SIZE x BLOCK_SIZE. This is defined in the host\012//    include file because the host needs to know too (just to\012//    ensure that the matrix sizes are a multiple of the block\012//    size.\012//  SIMD_WORK_ITEMS\012//    This value tells the compiler how many work-items in the work-group\012//    in a SIMD fashion. In the context of matrix multiplication, this\012//    value indicates how many output elements will be computed\012//    in a SIMD manner. BLOCK_SIZE must be a multiple of SIMD_WORK_ITEMS.\012//    See the Optimization Guide for details about this attribute.\012//\012//  The combination of these values determines the number of floating-point\012//  operations per cycle.\012\012// Modified by Tobias Kenter: fetch definition of BLOCK_SIZE from include file directly here\012//#include \"../host/inc/matrixMult.h\"\012\012#ifndef BLOCK_SIZE\012#define BLOCK_SIZE 64 // default value\012#endif\012\012#ifndef SIMD_WORK_ITEMS\012#define SIMD_WORK_ITEMS 16 // default value\012#endif\012\012__kernel\012__attribute((reqd_work_group_size(BLOCK_SIZE,BLOCK_SIZE,1)))\012__attribute((num_simd_work_items(SIMD_WORK_ITEMS)))\012void matrixMult( // Input and output matrices\012                 __global float *restrict C,\012                 __global float *A,\012                 __global float *B,\012                 // Widths of matrices.\012                 int A_width, int B_width)\012{\012    // Local storage for a block of input matrices A and B\012    __local float A_local[BLOCK_SIZE][BLOCK_SIZE];\012    __local float B_local[BLOCK_SIZE][BLOCK_SIZE];\012\012    // Block index\012    int block_x = get_group_id(0);\012    int block_y = get_group_id(1);\012\012    // Local ID index (offset within a block)\012    int local_x = get_local_id(0);\012    int local_y = get_local_id(1);\012\012    // Compute loop bounds\012    int a_start = A_width * BLOCK_SIZE * block_y;\012    int a_end   = a_start + A_width - 1;\012    int b_start = BLOCK_SIZE * block_x;\012\012    float running_sum = 0.0f;\012\012    // Compute the matrix multiplication result for this output element. Each\012    // loop iteration processes one block of the matrix.\012    for (int a = a_start, b = b_start; a <= a_end; a += BLOCK_SIZE, b += (BLOCK_SIZE * B_width))\012    {\012        // Load the matrices to local memory. Note that the (x, y) indices\012        // are swapped for A_local and B_local. This affects the reads from\012        // A_local and B_local below and result in more efficient hardware.\012        //\012        // This is actually an optimization that the compiler can perform,\012        // but is shown here for illustration purposes.\012        A_local[local_y][local_x] = A[a + A_width * local_y + local_x];\012        B_local[local_x][local_y] = B[b + B_width * local_y + local_x];\012\012        // Wait for the entire block to be loaded.\012        barrier(CLK_LOCAL_MEM_FENCE);\012\012        // Do the dot product accumulation within this block. Fully unroll the loop.\012        // As a result of the swap of indices above, memory accesses to\012        // A_local and B_local are very efficient because each loop iteration\012        // accesses consecutive elements. This can be seen by unrolling the\012        // loop and analyzing the regions that are loaded:\012        //  A_local[local_y][0..BLOCK_SIZE-1] and\012        //  B_local[local_x][0..BLOCK_SIZE-1]\012        #pragma unroll\012        for (int k = 0; k < BLOCK_SIZE; ++k)\012        {\012            running_sum += A_local[local_y][k] * B_local[local_x][k];\012        }\012\012        // Wait for the block to be fully consumed before loading the next\012        // block.\012        barrier(CLK_LOCAL_MEM_FENCE);\012    }\012\012    // Store result in matrix C\012    C[get_global_id(1) * get_global_size(0) + get_global_id(0)] = running_sum;\012}\012"}];