[03/07 10:52:27      0s] 
[03/07 10:52:27      0s] Cadence Innovus(TM) Implementation System.
[03/07 10:52:27      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/07 10:52:27      0s] 
[03/07 10:52:27      0s] Version:	v16.17-s018_1, built Thu Aug 31 09:57:10 PDT 2017
[03/07 10:52:27      0s] Options:	-common_ui 
[03/07 10:52:27      0s] Date:		Tue Mar  7 10:52:27 2023
[03/07 10:52:27      0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/07 10:52:27      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/07 10:52:27      0s] 
[03/07 10:52:27      0s] License:
[03/07 10:52:27      0s] 		invs	Innovus Implementation System	16.1	checkout succeeded
[03/07 10:52:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/07 10:52:34      6s] 
[03/07 10:52:34      6s] ***************************************************************************************
[03/07 10:52:34      6s] INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
[03/07 10:52:34      6s]          has only limited customer testing. You are encouraged to work with Cadence directly
[03/07 10:52:34      6s]          to qualify your usage and make sure it meets your needs before deploying it widely.
[03/07 10:52:34      6s] ***************************************************************************************
[03/07 10:52:34      6s] 
[03/07 10:52:44     15s] @(#)CDS: Innovus v16.17-s018_1 (64bit) 08/31/2017 09:57 (Linux 2.6.18-194.el5)
[03/07 10:52:44     15s] @(#)CDS: NanoRoute 16.17-s018_1 NR170729-1044/16_17-UB (database version 2.30, 373.6.1) {superthreading v1.33}
[03/07 10:52:44     15s] @(#)CDS: AAE 16.17-s002 (64bit) 08/31/2017 (Linux 2.6.18-194.el5)
[03/07 10:52:44     15s] @(#)CDS: CTE 16.17-s002_1 () May 30 2017 04:32:42 ( )
[03/07 10:52:44     15s] @(#)CDS: SYNTECH 16.15-s004_1 () Jan 10 2017 07:20:10 ( )
[03/07 10:52:44     15s] @(#)CDS: CPE v16.17-s005
[03/07 10:52:44     15s] @(#)CDS: IQRC/TQRC 15.2.6-s621 (64bit) Thu Oct 27 23:06:47 PDT 2016 (Linux 2.6.18-194.el5)
[03/07 10:52:44     15s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[03/07 10:52:44     15s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/07 10:52:44     15s] @(#)CDS: RCDB 11.8
[03/07 10:52:44     15s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/07 10:52:44     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20906_pgmicro02_leonardo.abreu_ueJCOn.

[03/07 10:52:44     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20906_pgmicro02_leonardo.abreu_ueJCOn.
[03/07 10:52:44     15s] 
[03/07 10:52:45     16s] 
[03/07 10:52:45     16s] **INFO:  MMMC transition support version v31-84 
[03/07 10:52:45     16s] 
[03/07 10:52:46     17s] Loading fill procedures ...
[03/07 10:52:53     18s] [DEV]innovus 1> cd synthesis/
[DEV]innovus 2> source powerplanning_01.inn
[03/07 10:53:26     24s] invalid command name "restoreDesign"
[DEV]innovus 3> eval_legacy {source powerplanning_01.inn}
Set Default Input Pin Transition as 0.1 ps.
[03/07 10:53:40     27s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/07 10:53:40     27s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[03/07 10:53:43     30s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library. (File /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib)
[03/07 10:53:43     30s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[03/07 10:53:43     30s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[03/07 10:53:45     32s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[03/07 10:53:45     32s] 
[03/07 10:53:45     32s] Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/lef/xc018m6_FE.lef ...
[03/07 10:53:45     32s] 
[03/07 10:53:45     32s] Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/lef/D_CELLS.lef ...
[03/07 10:53:45     32s] Set DBUPerIGU to M2 pitch 630.
[03/07 10:53:45     32s] 
[03/07 10:53:45     32s] Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/lef/IO_CELLS_5V.lef ...
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-200' for more detail.
[03/07 10:53:46     33s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/07 10:53:46     33s] To increase the message display limit, refer to the product command reference manual.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 10:53:46     33s] Type 'man IMPLF-201' for more detail.
[03/07 10:53:46     33s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/07 10:53:46     33s] To increase the message display limit, refer to the product command reference manual.
[03/07 10:53:46     33s] 
[03/07 10:53:46     33s] viaInitial starts at Tue Mar  7 10:53:46 2023
[03/07 10:53:46     33s] viaInitial ends at Tue Mar  7 10:53:46 2023
[03/07 10:53:46     33s] Loading view definition file from /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/viewDefinition.tcl
[03/07 10:53:46     33s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.55min, fe_real=1.32min, fe_mem=558.6M) ***
[03/07 10:53:46     33s] #- Begin Load netlist data ... (date=03/07 10:53:46, mem=558.6M)
[03/07 10:53:46     33s] *** Begin netlist parsing (mem=558.6M) ***
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/07 10:53:46     33s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/07 10:53:46     33s] To increase the message display limit, refer to the product command reference manual.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 10:53:46     33s] Created 1225 new cells from 2 timing libraries.
[03/07 10:53:46     33s] Reading netlist ...
[03/07 10:53:46     33s] Backslashed names will retain backslash and a trailing blank character.
[03/07 10:53:46     33s] Reading verilogBinary netlist '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.v.bin'
[03/07 10:53:46     33s] Reading binary database version 1
[03/07 10:53:47     34s] 
[03/07 10:53:47     34s] *** Memory Usage v#1 (Current mem = 1154.020M, initial mem = 172.996M) ***
[03/07 10:53:47     34s] *** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=1154.0M) ***
[03/07 10:53:47     34s] #- End Load netlist data ... (date=03/07 10:53:47, total cpu=0:00:00.9, real=0:00:01.0, peak res=1154.0M, current mem=1154.0M)
[03/07 10:53:47     34s] Top level cell is neo430_top.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 10:53:48     34s] Type 'man IMPTS-282' for more detail.
[03/07 10:53:48     34s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/07 10:53:48     34s] To increase the message display limit, refer to the product command reference manual.
[03/07 10:53:48     34s] Hooked 1225 DB cells to tlib cells.
[03/07 10:53:48     34s] ** Removed 1 unused lib cells.
[03/07 10:53:48     34s] Starting recursive module instantiation check.
[03/07 10:53:48     34s] No recursion found.
[03/07 10:53:48     34s] Building hierarchical netlist for Cell neo430_top ...
[03/07 10:53:48     35s] *** Netlist is unique.
[03/07 10:53:48     35s] ** info: there are 7465 modules.
[03/07 10:53:48     35s] ** info: there are 113455 stdCell insts.
[03/07 10:53:48     35s] 
[03/07 10:53:48     35s] *** Memory Usage v#1 (Current mem = 1180.031M, initial mem = 172.996M) ***
[03/07 10:53:48     36s] *info: set bottom ioPad orient R0
[03/07 10:53:48     36s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/07 10:53:48     36s] Type 'man IMPFP-3961' for more detail.
[03/07 10:53:48     36s] Set Default Net Delay as 1000 ps.
[03/07 10:53:48     36s] Set Default Net Load as 0.5 pF. 
[03/07 10:53:48     36s] Set Default Input Pin Transition as 0.1 ps.
[03/07 10:53:48     36s] Loading preference file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/gui.pref.tcl ...
[03/07 10:53:49     36s] Extraction setup Started 
[03/07 10:53:49     36s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/07 10:53:49     36s] Reading Capacitance Table File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/xc018m6_typ.capTbl ...
[03/07 10:53:49     36s] Cap table was created using Encounter 07.10-s219_1.
[03/07 10:53:49     36s] Process name: xc018m6_typ.
[03/07 10:53:49     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/07 10:53:49     36s] Type 'man IMPEXT-2773' for more detail.
[03/07 10:53:49     36s] Importing multi-corner RC tables ... 
[03/07 10:53:49     36s] Summary of Active RC-Corners : 
[03/07 10:53:49     36s]  
[03/07 10:53:49     36s]  Analysis View: default_emulate_view
[03/07 10:53:49     36s]     RC-Corner Name        : default_emulate_rc_corner
[03/07 10:53:49     36s]     RC-Corner Index       : 0
[03/07 10:53:49     36s]     RC-Corner Temperature : 25 Celsius
[03/07 10:53:49     36s]     RC-Corner Cap Table   : '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/xc018m6_typ.capTbl'
[03/07 10:53:49     36s]     RC-Corner PreRoute Res Factor         : 1
[03/07 10:53:49     36s]     RC-Corner PreRoute Cap Factor         : 1
[03/07 10:53:49     36s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/07 10:53:49     36s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/07 10:53:49     36s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/07 10:53:49     36s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/07 10:53:49     36s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/07 10:53:49     36s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/07 10:53:49     36s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/07 10:53:49     36s] *Info: initialize multi-corner CTS.
[03/07 10:53:49     36s] Reading timing constraints file '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc' ...
[03/07 10:53:49     36s] Current (total cpu=0:00:36.9, real=0:01:22, peak res=520.8M, current mem=900.8M)
[03/07 10:53:49     36s] neo430_top
[03/07 10:53:49     37s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221586).
[03/07 10:53:49     37s] 
[03/07 10:53:49     37s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221587).
[03/07 10:53:49     37s] 
[03/07 10:53:49     37s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221588).
[03/07 10:53:49     37s] 
[03/07 10:53:49     37s] Number of path exceptions in the constraint file = 1
[03/07 10:53:49     37s] Number of paths exceptions after getting compressed = 1
[03/07 10:53:50     37s] INFO (CTE): Reading of timing constraints file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/07 10:53:50     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.6, real=0:00:01.0, peak res=540.4M, current mem=919.4M)
[03/07 10:53:50     37s] Current (total cpu=0:00:37.5, real=0:01:23, peak res=540.4M, current mem=919.4M)
[03/07 10:53:50     37s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/07 10:53:50     37s] Summary for sequential cells idenfication: 
[03/07 10:53:50     37s] Identified SBFF number: 128
[03/07 10:53:50     37s] Identified MBFF number: 0
[03/07 10:53:50     37s] Not identified SBFF number: 0
[03/07 10:53:50     37s] Not identified MBFF number: 0
[03/07 10:53:50     37s] Number of sequential cells which are not FFs: 106
[03/07 10:53:50     37s] 
[03/07 10:53:50     37s] Total number of combinational cells: 512
[03/07 10:53:50     37s] Total number of sequential cells: 234
[03/07 10:53:50     37s] Total number of tristate cells: 64
[03/07 10:53:50     37s] Total number of level shifter cells: 0
[03/07 10:53:50     37s] Total number of power gating cells: 0
[03/07 10:53:50     37s] Total number of isolation cells: 0
[03/07 10:53:50     37s] Total number of power switch cells: 0
[03/07 10:53:50     37s] Total number of pulse generator cells: 0
[03/07 10:53:50     37s] Total number of always on buffers: 0
[03/07 10:53:50     37s] Total number of retention cells: 0
[03/07 10:53:50     37s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/07 10:53:50     37s] Total number of usable buffers: 10
[03/07 10:53:50     37s] List of unusable buffers:
[03/07 10:53:50     37s] Total number of unusable buffers: 0
[03/07 10:53:50     37s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/07 10:53:50     37s] Total number of usable inverters: 13
[03/07 10:53:50     37s] List of unusable inverters:
[03/07 10:53:50     37s] Total number of unusable inverters: 0
[03/07 10:53:50     37s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/07 10:53:50     37s] Total number of identified usable delay cells: 14
[03/07 10:53:50     37s] List of identified unusable delay cells:
[03/07 10:53:50     37s] Total number of identified unusable delay cells: 0
[03/07 10:53:50     37s] #- Begin Load SymbolTable ... (date=03/07 10:53:50, mem=928.9M)
[03/07 10:53:50     38s] #- End Load SymbolTable ... (date=03/07 10:53:50, total cpu=0:00:00.6, real=0:00:00.0, peak res=938.8M, current mem=938.8M)
[03/07 10:53:50     38s] #- Begin Load floorplan data ... (date=03/07 10:53:50, mem=938.8M)
[03/07 10:53:50     38s] Reading floorplan file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.fp.gz (mem = 938.8M).
[03/07 10:53:50     38s] *info: reset 117796 existing net BottomPreferredLayer and AvoidDetour
[03/07 10:53:50     38s] Deleting old partition specification.
[03/07 10:53:50     38s] Set FPlanBox to (0 0 2337300 2333860)
[03/07 10:53:51     38s]  ... processed partition successfully.
[03/07 10:53:51     39s] Extracting standard cell pins and blockage ...... 
[03/07 10:53:51     39s] Pin and blockage extraction finished
[03/07 10:53:51     39s] Delete all existing relative floorplan constraints.
[03/07 10:53:51     39s] *** End loading floorplan (cpu = 0:00:00.8, mem = 962.8M) ***
[03/07 10:53:51     39s] #- End Load floorplan data ... (date=03/07 10:53:51, total cpu=0:00:00.8, real=0:00:01.0, peak res=962.8M, current mem=962.8M)
[03/07 10:53:51     39s] #- Begin Load placement data ... (date=03/07 10:53:51, mem=962.8M)
[03/07 10:53:51     39s] *** Checked 4 GNC rules.
[03/07 10:53:51     39s] *** applyConnectGlobalNets disabled.
[03/07 10:53:51     39s] Reading placement file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.place.gz.
[03/07 10:53:51     39s] ** Reading stdCellPlacement "/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.place.gz" ...
[03/07 10:53:52     39s] *** Completed restorePlace (cpu=0:00:00.6 real=0:00:01.0 mem=971.0M) ***
[03/07 10:53:52     39s] Total net length = 2.354e+02 (1.177e+02 1.177e+02) (ext = 3.480e-01)
[03/07 10:53:52     39s] #- End Load placement data ... (date=03/07 10:53:52, total cpu=0:00:00.7, real=0:00:01.0, peak res=971.0M, current mem=971.0M)
[03/07 10:53:52     39s] *** Checked 4 GNC rules.
[03/07 10:53:52     39s] *** Applying global-net connections...
[03/07 10:53:52     39s] *** Applied 4 GNC rules (cpu = 0:00:00.1)
[03/07 10:53:52     39s] #- Begin Load routing data ... (date=03/07 10:53:52, mem=971.0M)
[03/07 10:53:52     39s] Reading routing file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.route.gz.
[03/07 10:53:52     39s] Reading Innovus routing data (Created by Innovus v16.17-s018_1 on Tue Mar  7 10:23:14 2023 Format: 16.1) ...
[03/07 10:53:52     40s] *** Total 117682 nets are successfully restored.
[03/07 10:53:52     40s] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=971.0M) ***
[03/07 10:53:52     40s] #- End Load routing data ... (date=03/07 10:53:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=971.0M, current mem=971.0M)
[03/07 10:53:52     40s] Reading property file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.prop
[03/07 10:53:52     40s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=971.0M) ***
[03/07 10:53:52     40s] #- Begin Load power constraints ... (date=03/07 10:53:52, mem=971.0M)
[03/07 10:53:52     40s] source /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top_power_constraints.tcl
[03/07 10:53:52     40s] #- End Load power constraints ... (date=03/07 10:53:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.0M, current mem=971.0M)
[03/07 10:53:52     40s] #- Begin load AAE data ... (date=03/07 10:53:52, mem=971.0M)
[03/07 10:53:52     40s] #- End load AAE data ... (date=03/07 10:53:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.0M, current mem=971.0M)
[03/07 10:53:52     40s] 
[03/07 10:53:52     40s] *** Summary of all messages that are not suppressed in this session:
[03/07 10:53:52     40s] Severity  ID               Count  Summary                                  
[03/07 10:53:52     40s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/07 10:53:52     40s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/07 10:53:52     40s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[03/07 10:53:52     40s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/07 10:53:52     40s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/07 10:53:52     40s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/07 10:53:52     40s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[03/07 10:53:52     40s] WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
[03/07 10:53:52     40s] WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
[03/07 10:53:52     40s] WARNING   TECHLIB-436          1  Attribute '%s' on '%s' pin '%s' of cell ...
[03/07 10:53:52     40s] *** Message Summary: 2454 warning(s), 0 error(s)
[03/07 10:53:52     40s] 
[03/07 10:53:53     40s] 3
[03/07 10:53:53     40s] [DEV]innovus 4> get_multi_cpu_usage -local_cpu
[03/07 10:54:25     45s] place_design -no_pre_place_opt
[03/07 10:54:26     46s] *scInfo: scPctBadScanCell = 85.57%
[03/07 10:54:26     46s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/07 10:54:26     46s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/07 10:54:26     46s] *** Starting place_design default flow ***
[03/07 10:54:26     46s] **INFO: Enable pre-place timing setting for timing analysis
[03/07 10:54:26     46s] Set Using Default Delay Limit as 101.
[03/07 10:54:26     46s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/07 10:54:26     46s] Set Default Net Delay as 0 ps.
[03/07 10:54:26     46s] Set Default Net Load as 0 pF. 
[03/07 10:54:26     46s] **INFO: Analyzing IO path groups for slack adjustment
[03/07 10:54:34     54s] Effort level <high> specified for reg2reg_tmp.20906 path_group
[03/07 10:54:34     54s] #################################################################################
[03/07 10:54:34     54s] # Design Stage: PreRoute
[03/07 10:54:34     54s] # Design Name: neo430_top
[03/07 10:54:34     54s] # Design Mode: 90nm
[03/07 10:54:34     54s] # Analysis Mode: MMMC Non-OCV 
[03/07 10:54:34     54s] # Parasitics Mode: No SPEF/RCDB
[03/07 10:54:34     54s] # Signoff Settings: SI Off 
[03/07 10:54:34     54s] #################################################################################
[03/07 10:54:37     57s] Calculate delays in Single mode...
[03/07 10:54:38     57s] Topological Sorting (CPU = 0:00:00.3, MEM = 1265.3M, InitMEM = 1247.3M)
[03/07 10:54:38     58s] siFlow : Timing analysis mode is single, using late cdB files
[03/07 10:55:07     86s] Total number of fetched objects 117691
[03/07 10:55:07     86s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/07 10:55:09     89s] End Timing Check Calculation. (CPU Time=0:00:02.2, Real Time=0:00:02.0)
[03/07 10:55:09     89s] End delay calculation. (MEM=1499.56 CPU=0:00:29.0 REAL=0:00:29.0)
[03/07 10:55:09     89s] *** CDM Built up (cpu=0:00:34.4  real=0:00:35.0  mem= 1499.6M) ***
[03/07 10:55:19     99s] **INFO: Disable pre-place timing setting for timing analysis
[03/07 10:55:20    100s] Set Using Default Delay Limit as 1000.
[03/07 10:55:20    100s] Set Default Net Delay as 1000 ps.
[03/07 10:55:20    100s] Set Default Net Load as 0.5 pF. 
[03/07 10:55:20    100s] Deleted 0 physical inst  (cell - / prefix -).
[03/07 10:55:20    100s] Did not delete 56763 physical insts as they were marked preplaced.
[03/07 10:55:20    100s] *** Starting "NanoPlace(TM) placement v#1 (mem=1483.8M)" ...
[03/07 10:55:24    104s] *** Build Buffered Sizing Timing Model
[03/07 10:55:24    104s] (cpu=0:00:04.5 mem=1483.8M) ***
[03/07 10:55:25    105s] *** Build Virtual Sizing Timing Model
[03/07 10:55:25    105s] (cpu=0:00:05.4 mem=1483.8M) ***
[03/07 10:55:25    105s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/07 10:55:25    105s] Scan chains were not defined.
[03/07 10:55:26    105s] #std cell=170218 (56763 fixed + 113455 movable) #block=0 (0 floating + 0 preplaced)
[03/07 10:55:26    105s] #ioInst=0 #net=113781 #term=407184 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=174
[03/07 10:55:26    105s] stdCell: 170218 single + 0 double + 0 multi
[03/07 10:55:26    105s] Total standard cell length = 813.9991 (mm), area = 3.9723 (mm^2)
[03/07 10:55:26    105s] Core basic site is core
[03/07 10:55:26    106s] Estimated cell power/ground rail width = 0.915 um
[03/07 10:55:26    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 10:55:26    106s] Initialize ViaPillar Halo for 56763 instances.
[03/07 10:55:26    106s] Apply auto density screen in pre-place stage.
[03/07 10:55:27    107s] Auto density screen increases utilization from 0.906 to 0.906
[03/07 10:55:27    107s] Auto density screen runtime: cpu = 0:00:00.4 real = 0:00:01.0 mem = 1505.2M
[03/07 10:55:27    107s] Average module density = 0.906.
[03/07 10:55:27    107s] Density for the design = 0.906.
[03/07 10:55:27    107s]        = stdcell_area 1235299 sites (3797803 um^2) / alloc_area 1362789 sites (4189759 um^2).
[03/07 10:55:27    107s] Pin Density = 0.2307.
[03/07 10:55:27    107s]             = total # of pins 407184 / total area 1764900.
[03/07 10:55:27    107s] Initial padding reaches pin density 0.778 for top
[03/07 10:55:27    107s] Initial padding increases density from 0.906 to 0.950 for top
[03/07 10:55:27    107s] === lastAutoLevel = 10 
[03/07 10:55:27    107s] Found multi-fanin net twi_sda_io
[03/07 10:55:27    107s] Found multi-fanin net twi_scl_io
[03/07 10:55:27    107s] Found 2 (out of 113781) multi-fanin nets.
[03/07 10:55:54    134s] Clock gating cells determined by native netlist tracing.
[03/07 10:55:55    135s] Effort level <high> specified for reg2reg path_group
[03/07 10:55:57    137s] Effort level <high> specified for reg2cgate path_group
[03/07 10:56:11    150s] Iteration  1: Total net bbox = 7.131e-06 (3.90e-06 3.23e-06)
[03/07 10:56:11    150s]               Est.  stn bbox = 7.707e-06 (4.22e-06 3.49e-06)
[03/07 10:56:11    150s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1674.2M
[03/07 10:56:11    150s] Iteration  2: Total net bbox = 7.131e-06 (3.90e-06 3.23e-06)
[03/07 10:56:11    150s]               Est.  stn bbox = 7.707e-06 (4.22e-06 3.49e-06)
[03/07 10:56:11    150s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1675.9M
[03/07 10:56:11    150s] exp_mt_sequential is set from setPlaceMode option to 1
[03/07 10:56:11    150s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/07 10:56:11    150s] place_exp_mt_interval set to default 32
[03/07 10:56:11    150s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/07 10:56:20    159s] Iteration  3: Total net bbox = 3.233e+03 (1.74e+03 1.49e+03)
[03/07 10:56:20    159s]               Est.  stn bbox = 4.313e+03 (2.33e+03 1.99e+03)
[03/07 10:56:20    159s]               cpu = 0:00:08.8 real = 0:00:09.0 mem = 1716.4M
[03/07 10:56:20    159s] Total number of setup views is 1.
[03/07 10:56:20    159s] Total number of active setup views is 1.
[03/07 10:56:20    159s] Active setup views:
[03/07 10:56:20    159s]     default_emulate_view
[03/07 10:57:23    221s] Iteration  4: Total net bbox = 3.346e+06 (2.38e+06 9.68e+05)
[03/07 10:57:23    221s]               Est.  stn bbox = 5.407e+06 (3.74e+06 1.66e+06)
[03/07 10:57:23    221s]               cpu = 0:01:03 real = 0:01:03 mem = 1716.4M
[03/07 10:58:19    277s] Iteration  5: Total net bbox = 3.990e+06 (2.35e+06 1.64e+06)
[03/07 10:58:19    277s]               Est.  stn bbox = 6.647e+06 (3.93e+06 2.72e+06)
[03/07 10:58:19    277s]               cpu = 0:00:55.9 real = 0:00:56.0 mem = 1716.4M
[03/07 10:59:31    348s] Iteration  6: Total net bbox = 6.429e+06 (3.83e+06 2.60e+06)
[03/07 10:59:31    348s]               Est.  stn bbox = 9.848e+06 (5.92e+06 3.92e+06)
[03/07 10:59:31    348s]               cpu = 0:01:09 real = 0:01:09 mem = 1780.3M
[03/07 10:59:31    349s] 
[03/07 10:59:31    349s] Iteration  7: Total net bbox = 6.976e+06 (4.00e+06 2.98e+06)
[03/07 10:59:31    349s]               Est.  stn bbox = 1.040e+07 (6.09e+06 4.30e+06)
[03/07 10:59:31    349s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1764.3M
[03/07 11:00:03    380s] nrCritNet: 0.00% ( 0 / 113781 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 11:00:39    417s] nrCritNet: 0.00% ( 0 / 113781 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 11:00:39    417s] Iteration  8: Total net bbox = 6.976e+06 (4.00e+06 2.98e+06)
[03/07 11:00:39    417s]               Est.  stn bbox = 1.040e+07 (6.09e+06 4.30e+06)
[03/07 11:00:39    417s]               cpu = 0:01:08 real = 0:01:08 mem = 1764.3M
[03/07 11:01:52    488s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 11:01:52    488s] enableMT= 3
[03/07 11:01:52    488s] useHNameCompare= 3 (lazy mode)
[03/07 11:01:52    488s] doMTMainInit= 1
[03/07 11:01:52    488s] doMTFlushLazyWireDelete= 1
[03/07 11:01:52    488s] useFastLRoute= 0
[03/07 11:01:52    488s] useFastCRoute= 1
[03/07 11:01:52    488s] doMTNetInitAdjWires= 1
[03/07 11:01:52    488s] wireMPoolNoThreadCheck= 1
[03/07 11:01:52    488s] allMPoolNoThreadCheck= 1
[03/07 11:01:52    488s] doNotUseMPoolInCRoute= 1
[03/07 11:01:52    488s] doMTSprFixZeroViaCodes= 1
[03/07 11:01:52    488s] doMTDtrRoute1CleanupA= 1
[03/07 11:01:52    488s] doMTDtrRoute1CleanupB= 1
[03/07 11:01:52    488s] doMTWireLenCalc= 0
[03/07 11:01:52    488s] doSkipQALenRecalc= 1
[03/07 11:01:52    488s] doMTMainCleanup= 1
[03/07 11:01:52    488s] doMTMoveCellTermsToMSLayer= 1
[03/07 11:01:52    488s] doMTConvertWiresToNewViaCode= 1
[03/07 11:01:52    488s] doMTRemoveAntenna= 1
[03/07 11:01:52    488s] doMTCheckConnectivity= 1
[03/07 11:01:52    488s] enableRuntimeLog= 0
[03/07 11:01:53    489s] Congestion driven padding in post-place stage.
[03/07 11:01:53    490s] Congestion driven padding increases utilization from 0.991 to 0.991
[03/07 11:01:53    490s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:00.0 mem = 1764.3M
[03/07 11:02:19    516s] Iteration  9: Total net bbox = 6.752e+06 (3.65e+06 3.10e+06)
[03/07 11:02:19    516s]               Est.  stn bbox = 1.010e+07 (5.66e+06 4.43e+06)
[03/07 11:02:19    516s]               cpu = 0:01:39 real = 0:01:40 mem = 1764.3M
[03/07 11:02:56    553s] nrCritNet: 0.00% ( 0 / 113781 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 11:03:33    590s] nrCritNet: 0.00% ( 0 / 113781 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 11:03:33    590s] Iteration 10: Total net bbox = 6.752e+06 (3.65e+06 3.10e+06)
[03/07 11:03:33    590s]               Est.  stn bbox = 1.010e+07 (5.66e+06 4.43e+06)
[03/07 11:03:33    590s]               cpu = 0:01:14 real = 0:01:14 mem = 1764.3M
[03/07 11:04:55    671s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 11:04:56    672s] Congestion driven padding in post-place stage.
[03/07 11:04:57    673s] Congestion driven padding increases utilization from 0.991 to 0.991
[03/07 11:04:57    673s] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 1764.3M
[03/07 11:05:21    697s] Iteration 11: Total net bbox = 6.781e+06 (3.70e+06 3.08e+06)
[03/07 11:05:21    697s]               Est.  stn bbox = 1.014e+07 (5.73e+06 4.41e+06)
[03/07 11:05:21    697s]               cpu = 0:01:47 real = 0:01:48 mem = 1764.3M
[03/07 11:05:53    729s] nrCritNet: 0.00% ( 0 / 113781 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 11:06:30    765s] nrCritNet: 0.00% ( 0 / 113781 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 11:06:30    766s] Iteration 12: Total net bbox = 6.781e+06 (3.70e+06 3.08e+06)
[03/07 11:06:30    766s]               Est.  stn bbox = 1.014e+07 (5.73e+06 4.41e+06)
[03/07 11:06:30    766s]               cpu = 0:01:08 real = 0:01:09 mem = 1764.3M
[03/07 11:07:50    845s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 11:07:53    848s] Congestion driven padding in post-place stage.
[03/07 11:07:53    848s] Congestion driven padding increases utilization from 0.991 to 0.991
[03/07 11:07:53    848s] Congestion driven padding runtime: cpu = 0:00:00.8 real = 0:00:00.0 mem = 1764.3M
[03/07 11:08:17    871s] Iteration 13: Total net bbox = 6.831e+06 (3.75e+06 3.08e+06)
[03/07 11:08:17    871s]               Est.  stn bbox = 1.021e+07 (5.78e+06 4.42e+06)
[03/07 11:08:17    871s]               cpu = 0:01:46 real = 0:01:47 mem = 1769.2M
[03/07 11:08:17    872s] Iteration 14: Total net bbox = 6.831e+06 (3.75e+06 3.08e+06)
[03/07 11:08:17    872s]               Est.  stn bbox = 1.021e+07 (5.78e+06 4.42e+06)
[03/07 11:08:17    872s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1769.2M
[03/07 11:09:53    967s] Iteration 15: Total net bbox = 7.054e+06 (3.83e+06 3.22e+06)
[03/07 11:09:53    967s]               Est.  stn bbox = 1.040e+07 (5.84e+06 4.56e+06)
[03/07 11:09:53    967s]               cpu = 0:01:36 real = 0:01:36 mem = 1797.6M
[03/07 11:09:54    967s] Iteration 16: Total net bbox = 7.054e+06 (3.83e+06 3.22e+06)
[03/07 11:09:54    967s]               Est.  stn bbox = 1.040e+07 (5.84e+06 4.56e+06)
[03/07 11:09:54    967s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1797.6M
[03/07 11:09:54    968s] Iteration 17: Total net bbox = 7.054e+06 (3.83e+06 3.22e+06)
[03/07 11:09:54    968s]               Est.  stn bbox = 1.040e+07 (5.84e+06 4.56e+06)
[03/07 11:09:54    968s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1797.6M
[03/07 11:09:54    968s] *** cost = 7.054e+06 (3.83e+06 3.22e+06) (cpu for global=0:13:54) real=0:14:00***
[03/07 11:09:54    968s] Info: 6223 clock gating cells identified, 6223 (on average) moved
[03/07 11:09:56    970s] neo430_top
[03/07 11:09:57    970s] Core Placement runtime cpu: 0:09:54 real: 0:10:00
[03/07 11:09:57    970s] #spOpts: mergeVia=F 
[03/07 11:09:57    971s] Core basic site is core
[03/07 11:09:57    971s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 11:09:58    972s] Initialize ViaPillar Halo for 56763 instances.
[03/07 11:09:59    972s] *** Starting place_detail (0:16:13 mem=1592.8M) ***
[03/07 11:09:59    972s] Total net bbox length = 7.054e+06 (3.832e+06 3.222e+06) (ext = 4.121e+05)
[03/07 11:09:59    973s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 11:09:59    973s] # spcSbClkGt: 6223
[03/07 11:09:59    973s] Starting refinePlace ...
[03/07 11:09:59    973s] default core: bins with density >  0.75 = 41.2 % ( 969 / 2352 )
[03/07 11:09:59    973s] Density distribution unevenness ratio = 3.688%
[03/07 11:10:03    977s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 11:10:03    977s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.4, real=0:00:04.0, mem=1611.9MB) @(0:16:13 - 0:16:18).
[03/07 11:10:03    977s] Move report: preRPlace moves 113455 insts, mean move: 5.86 um, max move: 164.65 um
[03/07 11:10:03    977s] 	Max move on inst (neo430_dmem_inst/dmem_file_l_reg[227][2]): (340.38, 1789.09) --> (175.77, 1789.13)
[03/07 11:10:03    977s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/07 11:10:03    977s] 	Violation at original loc: Placement Blockage Violation
[03/07 11:10:03    977s] wireLenOptFixPriorityInst 0 inst fixed
[03/07 11:10:03    977s] Placement tweakage begins.
[03/07 11:10:04    978s] wire length = 1.127e+07
[03/07 11:10:17    991s] wire length = 1.078e+07
[03/07 11:10:17    991s] Placement tweakage ends.
[03/07 11:10:17    991s] Move report: tweak moves 48414 insts, mean move: 12.92 um, max move: 79.05 um
[03/07 11:10:17    991s] 	Max move on inst (neo430_dmem_inst/RC_CG_HIER_INST1728/g12): (1271.97, 1750.09) --> (1222.20, 1779.37)
[03/07 11:10:17    991s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:14.0, real=0:00:14.0, mem=1660.8MB) @(0:16:18 - 0:16:32).
[03/07 11:10:22    996s] Move report: legalization moves 65939 insts, mean move: 6.67 um, max move: 42.67 um
[03/07 11:10:22    996s] 	Max move on inst (neo430_dmem_inst/dmem_file_l_reg[866][7]): (2322.81, 1564.65) --> (2304.54, 1589.05)
[03/07 11:10:22    996s] [CPU] RefinePlace/Legalization (cpu=0:00:04.4, real=0:00:05.0, mem=1660.8MB) @(0:16:32 - 0:16:36).
[03/07 11:10:22    996s] Move report: Detail placement moves 113455 insts, mean move: 11.51 um, max move: 164.65 um
[03/07 11:10:22    996s] 	Max move on inst (neo430_dmem_inst/dmem_file_l_reg[227][2]): (340.38, 1789.09) --> (175.77, 1789.13)
[03/07 11:10:22    996s] 	Runtime: CPU: 0:00:22.9 REAL: 0:00:23.0 MEM: 1660.8MB
[03/07 11:10:22    996s] Statistics of distance of Instance movement in refine placement:
[03/07 11:10:22    996s]   maximum (X+Y) =       164.65 um
[03/07 11:10:22    996s]   inst (neo430_dmem_inst/dmem_file_l_reg[227][2]) with max move: (340.377, 1789.09) -> (175.77, 1789.13)
[03/07 11:10:22    996s]   mean    (X+Y) =        11.51 um
[03/07 11:10:22    996s] Total instances flipped for WireLenOpt: 23750
[03/07 11:10:22    996s] Total instances moved : 113455
[03/07 11:10:22    996s] Summary Report:
[03/07 11:10:22    996s] Instances move: 113455 (out of 113455 movable)
[03/07 11:10:22    996s] Instances flipped: 0
[03/07 11:10:22    996s] Mean displacement: 11.51 um
[03/07 11:10:22    996s] Max displacement: 164.65 um (Instance: neo430_dmem_inst/dmem_file_l_reg[227][2]) (340.377, 1789.09) -> (175.77, 1789.13)
[03/07 11:10:22    996s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/07 11:10:22    996s] 	Violation at original loc: Placement Blockage Violation
[03/07 11:10:22    996s] Total net bbox length = 7.445e+06 (4.128e+06 3.317e+06) (ext = 4.102e+05)
[03/07 11:10:22    996s] Runtime: CPU: 0:00:23.2 REAL: 0:00:23.0 MEM: 1660.8MB
[03/07 11:10:22    996s] [CPU] RefinePlace/total (cpu=0:00:23.2, real=0:00:23.0, mem=1660.8MB) @(0:16:13 - 0:16:36).
[03/07 11:10:22    996s] *** Finished place_detail (0:16:36 mem=1660.8M) ***
[03/07 11:10:22    996s] *** End of Placement (cpu=0:14:56, real=0:15:02, mem=1660.8M) ***
[03/07 11:10:22    996s] #spOpts: mergeVia=F 
[03/07 11:10:22    996s] Core basic site is core
[03/07 11:10:22    996s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 11:10:23    998s] Initialize ViaPillar Halo for 56763 instances.
[03/07 11:10:24    998s] default core: bins with density >  0.75 = 44.8 % ( 1054 / 2352 )
[03/07 11:10:24    998s] Density distribution unevenness ratio = 3.740%
[03/07 11:10:24    998s] *** Free Virtual Timing Model ...(mem=1660.8M)
[03/07 11:10:24    998s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 11:10:24    998s] UM:                                                                   final
[03/07 11:10:24    998s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 11:10:24    998s] UM:                                                                   global_place
[03/07 11:10:24    998s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/07 11:10:24    998s] Starting congestion repair ...
[03/07 11:10:24    998s] (I)       Reading DB...
[03/07 11:10:25    999s] (I)       congestionReportName   : 
[03/07 11:10:25    999s] (I)       layerRangeFor2DCongestion : 
[03/07 11:10:25    999s] (I)       buildTerm2TermWires    : 1
[03/07 11:10:25    999s] (I)       doTrackAssignment      : 1
[03/07 11:10:25    999s] (I)       dumpBookshelfFiles     : 0
[03/07 11:10:25    999s] (I)       numThreads             : 0
[03/07 11:10:25    999s] (I)       honorPin               : false
[03/07 11:10:25    999s] (I)       honorPinGuide          : true
[03/07 11:10:25    999s] (I)       honorPartition         : false
[03/07 11:10:25    999s] (I)       allowPartitionCrossover: false
[03/07 11:10:25    999s] (I)       honorSingleEntry       : true
[03/07 11:10:25    999s] (I)       [03/07 11:10:25    999s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntryStrong : true
[03/07 11:10:25    999s] (I)       handleViaSpacingRule   : false
[03/07 11:10:25    999s] (I)       handleEolSpacingRule   : false
[03/07 11:10:25    999s] (I)       PDConstraint           : none
[03/07 11:10:25    999s] (I)       expBetterNDRHandling   : false
[03/07 11:10:25    999s] (I)       routingEffortLevel     : 3
[03/07 11:10:25    999s] (I)       [03/07 11:10:25    999s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[03/07 11:10:25    999s] (I)       relaxedTopLayerCeiling : 127
[03/07 11:10:25    999s] (I)       relaxedBottomLayerFloor: 2
[03/07 11:10:25    999s] (I)       numRowsPerGCell        : 1
[03/07 11:10:25    999s] (I)       speedUpLargeDesign     : 0
[03/07 11:10:25    999s] [NR-eGR] minRouteLayer          : 2
[03/07 11:10:25    999s] [NR-eGR] maxRouteLayer          : 127
[03/07 11:10:25    999s] (I)       speedUpBlkViolationClean: 1
[03/07 11:10:25    999s] (I)       multiThreadingTA       : 1
[03/07 11:10:25    999s] (I)       blockedPinEscape       : 1
[03/07 11:10:25    999s] (I)       blkAwareLayerSwitching : 1
[03/07 11:10:25    999s] (I)       betterClockWireModeling: 1
[03/07 11:10:25    999s] (I)       optimizationMode       : false
[03/07 11:10:25    999s] (I)       routeSecondPG          : false
[03/07 11:10:25    999s] (I)       scenicRatioForLayerRelax: 0.00
[03/07 11:10:25    999s] (I)       detourLimitForLayerRelax: 0.00
[03/07 11:10:25    999s] (I)       punchThroughDistance   : 500.00
[03/07 11:10:25    999s] (I)       scenicBound            : 1.15
[03/07 11:10:25    999s] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 11:10:25    999s] (I)       source-to-sink ratio   : 0.00
[03/07 11:10:25    999s] (I)       targetCongestionRatioH : 1.00
[03/07 11:10:25    999s] (I)       targetCongestionRatioV : 1.00
[03/07 11:10:25    999s] (I)       layerCongestionRatio   : 0.70
[03/07 11:10:25    999s] (I)       m1CongestionRatio      : 0.10
[03/07 11:10:25    999s] (I)       m2m3CongestionRatio    : 0.70
[03/07 11:10:25    999s] (I)       localRouteEffort       : 1.00
[03/07 11:10:25    999s] (I)       numSitesBlockedByOneVia: 8.00
[03/07 11:10:25    999s] (I)       supplyScaleFactorH     : 1.00
[03/07 11:10:25    999s] (I)       supplyScaleFactorV     : 1.00
[03/07 11:10:25    999s] (I)       highlight3DOverflowFactor: 0.00
[03/07 11:10:25    999s] (I)       doubleCutViaModelingRatio: 0.00
[03/07 11:10:25    999s] (I)       blockTrack             : 
[03/07 11:10:25    999s] (I)       routeVias              : 
[03/07 11:10:25    999s] (I)       readTROption           : true
[03/07 11:10:25    999s] (I)       extraSpacingFactor     : 1.00
[03/07 11:10:25    999s] (I)       routeSelectedNetsOnly  : false
[03/07 11:10:25    999s] (I)       clkNetUseMaxDemand     : false
[03/07 11:10:25    999s] (I)       extraDemandForClocks   : 0
[03/07 11:10:25    999s] (I)       demoteLayerScenicScale : 1.00
[03/07 11:10:25    999s] [NR-eGR] numTracksPerClockWire  : 0
[03/07 11:10:25    999s] (I)       nonpreferLayerCostScale : 1.00
[03/07 11:10:25    999s] (I)       before initializing RouteDB syMemory usage = 1744.8 MB
[03/07 11:10:25    999s] (I)       starting read tracks
[03/07 11:10:25    999s] (I)       build grid graph
[03/07 11:10:25    999s] (I)       build grid graph start
[03/07 11:10:25    999s] (I)       build grid graph end
[03/07 11:10:25    999s] [NR-eGR] Layer1 has no routable track
[03/07 11:10:25    999s] [NR-eGR] Layer2 has single uniform track structure
[03/07 11:10:25    999s] [NR-eGR] Layer3 has single uniform track structure
[03/07 11:10:25    999s] [NR-eGR] Layer4 has single uniform track structure
[03/07 11:10:25    999s] [NR-eGR] Layer5 has single uniform track structure
[03/07 11:10:25    999s] [NR-eGR] Layer6 has single uniform track structure
[03/07 11:10:25    999s] (I)       numViaLayers=5
[03/07 11:10:25    999s] (I)       Reading via VIA1_Y for layer: 0 
[03/07 11:10:25    999s] (I)       Reading via VIA2_small for layer: 1 
[03/07 11:10:25    999s] (I)       Reading via VIA3_small for layer: 2 
[03/07 11:10:25    999s] (I)       Reading via VIA4_small for layer: 3 
[03/07 11:10:25    999s] (I)       Reading via VIATP_X for layer: 4 
[03/07 11:10:25    999s] (I)       end build via table
[03/07 11:10:25    999s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=45980 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 11:10:25    999s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 11:10:25    999s] (I)       readDataFromPlaceDB
[03/07 11:10:25    999s] (I)       Read net information..
[03/07 11:10:25    999s] (I)       Read testcase time = 0.050 seconds
[03/07 11:10:25    999s] 
[03/07 11:10:25    999s] [NR-eGR] Read numTotalNets=113617  numIgnoredNets=0
[03/07 11:10:25    999s] (I)       build grid graph start
[03/07 11:10:25    999s] (I)       build grid graph end
[03/07 11:10:25    999s] (I)       Model blockage into capacity
[03/07 11:10:25    999s] (I)       Read numBlocks=45980  numPreroutedWires=0  numCapScreens=0
[03/07 11:10:25    999s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 11:10:25    999s] (I)       blocked area on Layer2 : 677148986800  (12.41%)
[03/07 11:10:25    999s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/07 11:10:25    999s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/07 11:10:25    999s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/07 11:10:25    999s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/07 11:10:25    999s] (I)       Modeling time = 0.040 seconds
[03/07 11:10:25    999s] 
[03/07 11:10:25    999s] (I)       totalPins=406846  totalGlobalPin=396185 (97.38%)
[03/07 11:10:25    999s] (I)       Number of ignored nets = 0
[03/07 11:10:25    999s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 11:10:25    999s] (I)       Number of clock nets = 6224.  Ignored: No
[03/07 11:10:25    999s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 11:10:25    999s] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 11:10:25    999s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 11:10:25    999s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 11:10:25    999s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 11:10:25    999s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 11:10:25    999s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 11:10:25    999s] [NR-eGR] There are 6224 clock nets ( 0 with NDR ).
[03/07 11:10:25    999s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1763.0 MB
[03/07 11:10:25    999s] (I)       Layer1  viaCost=200.00
[03/07 11:10:25    999s] (I)       Layer2  viaCost=100.00
[03/07 11:10:25    999s] (I)       Layer3  viaCost=100.00
[03/07 11:10:25    999s] (I)       Layer4  viaCost=100.00
[03/07 11:10:25    999s] (I)       Layer5  viaCost=200.00
[03/07 11:10:25    999s] (I)       ---------------------Grid Graph Info--------------------
[03/07 11:10:25    999s] (I)       routing area        :  (0, 0) - (2337300, 2333860)
[03/07 11:10:25    999s] (I)       core area           :  (3150, 3050) - (2334150, 2330810)
[03/07 11:10:25    999s] (I)       Site Width          :   630  (dbu)
[03/07 11:10:25    999s] (I)       Row Height          :  4880  (dbu)
[03/07 11:10:25    999s] (I)       GCell Width         :  4880  (dbu)
[03/07 11:10:25    999s] (I)       GCell Height        :  4880  (dbu)
[03/07 11:10:25    999s] (I)       grid                :   479   478     6
[03/07 11:10:25    999s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/07 11:10:25    999s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/07 11:10:25    999s] (I)       Default wire width  :   230   280   280   280   280   440
[03/07 11:10:25    999s] (I)       Default wire space  :   230   280   280   280   280   460
[03/07 11:10:25    999s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/07 11:10:25    999s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/07 11:10:25    999s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/07 11:10:25    999s] (I)       Total num of tracks :     0  3710  3825  3710  3825  1855
[03/07 11:10:25    999s] (I)       Num of masks        :     1     1     1     1     1     1
[03/07 11:10:25    999s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/07 11:10:25    999s] (I)       --------------------------------------------------------
[03/07 11:10:25    999s] 
[03/07 11:10:25    999s] [NR-eGR] ============ Routing rule table ============
[03/07 11:10:25    999s] [NR-eGR] Rule id 0. Nets 113617 
[03/07 11:10:25    999s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 11:10:25    999s] [NR-eGR] Pitch:  L1=460  L2=630  L3=610  L4=630  L5=610  L6=1260
[03/07 11:10:25    999s] [NR-eGR] ========================================
[03/07 11:10:25    999s] [NR-eGR] 
[03/07 11:10:25    999s] (I)       After initializing earlyGlobalRoute syMemory usage = 1763.0 MB
[03/07 11:10:25    999s] (I)       Loading and dumping file time : 1.03 seconds
[03/07 11:10:25    999s] (I)       ============= Initialization =============
[03/07 11:10:26   1000s] (I)       total 2D Cap : 7904688 = (3664350 H, 4240338 V)
[03/07 11:10:26   1000s] (I)       ============  Phase 1a Route ============
[03/07 11:10:26   1000s] [NR-eGR] Layer group 1: route 113617 net(s) in layer range [2, 6]
[03/07 11:10:26   1000s] (I)       Phase 1a runs 0.73 seconds
[03/07 11:10:26   1001s] (I)       blkAvoiding Routing :  time=0.10  numBlkSegs=0
[03/07 11:10:26   1001s] (I)       Usage: 2197747 = (1194392 H, 1003355 V) = (32.59% H, 23.66% V) = (5.829e+06um H, 4.896e+06um V)
[03/07 11:10:26   1001s] (I)       
[03/07 11:10:26   1001s] (I)       ============  Phase 1b Route ============
[03/07 11:10:27   1001s] (I)       Phase 1b runs 0.14 seconds
[03/07 11:10:27   1001s] (I)       Usage: 2197926 = (1194513 H, 1003413 V) = (32.60% H, 23.66% V) = (5.829e+06um H, 4.897e+06um V)
[03/07 11:10:27   1001s] (I)       
[03/07 11:10:27   1001s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.072588e+07um
[03/07 11:10:27   1001s] (I)       ============  Phase 1c Route ============
[03/07 11:10:27   1001s] (I)       Level2 Grid: 96 x 96
[03/07 11:10:27   1001s] (I)       Phase 1c runs 0.06 seconds
[03/07 11:10:27   1001s] (I)       Usage: 2197926 = (1194513 H, 1003413 V) = (32.60% H, 23.66% V) = (5.829e+06um H, 4.897e+06um V)
[03/07 11:10:27   1001s] (I)       
[03/07 11:10:27   1001s] (I)       ============  Phase 1d Route ============
[03/07 11:10:27   1001s] (I)       Phase 1d runs 0.32 seconds
[03/07 11:10:27   1001s] (I)       Usage: 2198019 = (1194542 H, 1003477 V) = (32.60% H, 23.67% V) = (5.829e+06um H, 4.897e+06um V)
[03/07 11:10:27   1001s] (I)       
[03/07 11:10:27   1001s] (I)       ============  Phase 1e Route ============
[03/07 11:10:27   1001s] (I)       Phase 1e runs 0.00 seconds
[03/07 11:10:27   1001s] (I)       Usage: 2198019 = (1194542 H, 1003477 V) = (32.60% H, 23.67% V) = (5.829e+06um H, 4.897e+06um V)
[03/07 11:10:27   1001s] (I)       
[03/07 11:10:27   1001s] (I)       ============  Phase 1l Route ============
[03/07 11:10:27   1001s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.072633e+07um
[03/07 11:10:27   1001s] [NR-eGR] 
[03/07 11:10:28   1002s] (I)       Phase 1l runs 0.67 seconds
[03/07 11:10:28   1002s] (I)       Total Global Routing Runtime: 2.70 seconds
[03/07 11:10:28   1002s] (I)       total 2D Cap : 7904699 = (3664350 H, 4240349 V)
[03/07 11:10:28   1002s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/07 11:10:28   1002s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
[03/07 11:10:28   1002s] Local HotSpot Analysis: normalized congestion hotspot area = 2.10/2.10 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 11:10:28   1002s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.10, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
[03/07 11:10:28   1002s] HotSpot [1] box (159.31 1916.01 276.43 2072.17)
[03/07 11:10:28   1002s] HotSpot [1] area 2.10
[03/07 11:10:28   1002s] 
[03/07 11:10:28   1002s] ** np local hotspot detection info verbose **
[03/07 11:10:28   1002s] level 0: max group area = 3.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 11:10:28   1002s] level 1: max group area = 4.00 (0.00%) total group area = 4.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 11:10:28   1002s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 11:10:28   1002s] 
[03/07 11:10:28   1002s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/07 11:10:28   1002s] Skipped repairing congestion.
[03/07 11:10:28   1002s] (I)       ============= track Assignment ============
[03/07 11:10:28   1002s] (I)       extract Global 3D Wires
[03/07 11:10:28   1002s] (I)       Extract Global WL : time=0.07
[03/07 11:10:28   1002s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/07 11:10:28   1002s] (I)       Initialization real time=0.00 seconds
[03/07 11:10:30   1005s] (I)       Kernel real time=2.28 seconds
[03/07 11:10:30   1005s] (I)       End Greedy Track Assignment
[03/07 11:10:31   1006s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 406846
[03/07 11:10:31   1006s] [NR-eGR] Layer2(MET2)(V) length: 2.132937e+06um, number of vias: 575254
[03/07 11:10:31   1006s] [NR-eGR] Layer3(MET3)(H) length: 3.281028e+06um, number of vias: 112156
[03/07 11:10:31   1006s] [NR-eGR] Layer4(MET4)(V) length: 2.401807e+06um, number of vias: 56434
[03/07 11:10:31   1006s] [NR-eGR] Layer5(MET5)(H) length: 2.637137e+06um, number of vias: 9019
[03/07 11:10:31   1006s] [NR-eGR] Layer6(METTP)(V) length: 5.252350e+05um, number of vias: 0
[03/07 11:10:31   1006s] [NR-eGR] Total length: 1.097814e+07um, number of vias: 1159709
[03/07 11:10:32   1006s] End of congRepair (cpu=0:00:07.6, real=0:00:08.0)
[03/07 11:10:32   1006s] *** Finishing place_design default flow ***
[03/07 11:10:32   1006s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/07 11:10:32   1006s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/07 11:10:32   1006s] ***** Total cpu  0:16:1
[03/07 11:10:32   1006s] ***** Total real time  0:16:6
[03/07 11:10:32   1006s] **place_design ... cpu = 0:16: 1, real = 0:16: 6, mem = 1632.6M **
[03/07 11:10:32   1006s] Command spTest is not supported.
[03/07 11:10:32   1006s] 
[03/07 11:10:32   1006s] *** Summary of all messages that are not suppressed in this session:
[03/07 11:10:32   1006s] Severity  ID               Count  Summary                                  
[03/07 11:10:32   1006s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/07 11:10:32   1006s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/07 11:10:32   1006s] *** Message Summary: 1 warning(s), 2 error(s)
[03/07 11:10:32   1006s] 
[03/07 11:10:32   1006s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 11:10:32   1006s] UM:                                                                   final
[03/07 11:10:34   1009s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 11:10:34   1009s] UM:        972.76           1006                                      place_design
eval_legacy {saveDesign placement_01.inn}
[03/07 11:12:00   1025s] #- Begin Save netlist data ... (date=03/07 11:12:00, mem=1632.6M)
[03/07 11:12:00   1025s] Writing Binary DB to placement_01.inn.dat/neo430_top.v.bin ...
[03/07 11:12:01   1025s] #- End Save netlist data ... (date=03/07 11:12:01, total cpu=0:00:00.4, real=0:00:01.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:01   1025s] #- Begin Save AAE data ... (date=03/07 11:12:01, mem=2147.6M)
[03/07 11:12:01   1025s] Saving AAE Data ...
[03/07 11:12:01   1025s] #- End Save AAE data ... (date=03/07 11:12:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:01   1025s] #- Begin Save clock tree data ... (date=03/07 11:12:01, mem=2147.6M)
[03/07 11:12:01   1025s] #- End Save clock tree data ... (date=03/07 11:12:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:01   1025s] Saving preference file placement_01.inn.dat/gui.pref.tcl ...
[03/07 11:12:01   1025s] Saving mode setting ...
[03/07 11:12:01   1025s] Saving root attributes to be loaded post write_db ...
[03/07 11:12:01   1025s] Saving global file ...
[03/07 11:12:01   1025s] Saving root attributes to be loaded previous write_db ...
[03/07 11:12:02   1026s] #- Begin Save floorplan data ... (date=03/07 11:12:02, mem=2147.6M)
[03/07 11:12:02   1026s] Saving floorplan file ...
[03/07 11:12:03   1027s] #- End Save floorplan data ... (date=03/07 11:12:02, total cpu=0:00:00.8, real=0:00:01.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:03   1027s] Saving Drc markers ...
[03/07 11:12:03   1027s] ... No Drc file written since there is no markers found.
[03/07 11:12:03   1027s] #- Begin Save placement data ... (date=03/07 11:12:03, mem=2147.6M)
[03/07 11:12:03   1027s] Saving placement file ...
[03/07 11:12:03   1027s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:00.0 mem=2147.6M) ***
[03/07 11:12:03   1027s] #- End Save placement data ... (date=03/07 11:12:03, total cpu=0:00:00.3, real=0:00:00.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:03   1027s] #- Begin Save routing data ... (date=03/07 11:12:03, mem=2147.6M)
[03/07 11:12:03   1027s] Saving route file ...
[03/07 11:12:09   1029s] *** Completed saveRoute (cpu=0:00:02.0 real=0:00:06.0 mem=2147.6M) ***
[03/07 11:12:09   1029s] #- End Save routing data ... (date=03/07 11:12:09, total cpu=0:00:02.0, real=0:00:06.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:09   1029s] Saving property file placement_01.inn.dat/neo430_top.prop
[03/07 11:12:09   1029s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2147.6M) ***
[03/07 11:12:09   1029s] #- Begin Save power constraints data ... (date=03/07 11:12:09, mem=2147.6M)
[03/07 11:12:09   1029s] #- End Save power constraints data ... (date=03/07 11:12:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2147.6M, current mem=2147.6M)
[03/07 11:12:09   1029s] No integration constraint in the design.
[03/07 11:12:09   1029s] 
[03/07 11:12:09   1029s] 
[03/07 11:12:10   1029s] 
[03/07 11:12:10   1029s] 
[03/07 11:12:10   1029s] Generated self-contained design placement_01.inn.dat
[03/07 11:12:10   1029s] *** Message Summary: 0 warning(s), 0 error(s)
[03/07 11:12:10   1029s] 
[03/07 11:12:10   1029s] 0
[03/07 11:12:10   1029s] [DEV]innovus 5> gui_select -point {2518.698 888.662}
edit_pin -side Top -layer 4 -spread_type center -spacing 3 -pin {clk_i {gpio_o[0]} {gpio_o[1]} {gpio_o[2]} {gpio_o[3]} {gpio_o[4]} {gpio_o[5]} {gpio_o[6]} {gpio_o[7]} {gpio_o[8]} {gpio_o[9]} {gpio_o[10]} {gpio_o[11]} {gpio_o[12]} {gpio_o[13]} {gpio_o[14] {gpio_o[15]} wb_we_o {wb_sel_o[0]} {wb_sel_o[1]} {wb_sel_o[2]} {wb_sel_o[3]} wb_stb_o wb_cyc_o wb_ack_i {ext_irq_i[0]} {ext_irq_i[1]} {ext_irq_i[2]} {ext_irq_i[3]} {ext_irq_i[4]} {ext_irq_i[5]} {ext_irq_i[6]} {ext_irq_i[7]} {ext_ack_o[0]} {ext_ack_o[1]} {ext_ack_o[2]} {ext_ack_o[3]} {ext_ack_o[4]} {ext_ack_o[5]} {ext_ack_o[6]} {ext_ack_o[7]}}
;
}
[03/07 11:12:31   1034s] **WARN: (IMPPTN-1235):	Cannot find pin gpio_o[14] {gpio_o[15]} wb_we_o {wb_sel_o[0]} {wb_sel_o[1]} {wb_sel_o[2]} {wb_sel_o[3]} wb_stb_o wb_cyc_o wb_ack_i {ext_irq_i[0]} {ext_irq_i[1]} {ext_irq_i[2]} {ext_irq_i[3]} {ext_irq_i[4]} {ext_irq_i[5]} {ext_irq_i[6]} {ext_irq_i[7]} {ext_ack_o[0]} {ext_ack_o[1]} {ext_ack_o[2]} {ext_ack_o[3]} {ext_ack_o[4]} {ext_ack_o[5]} {ext_ack_o[6]} {ext_ack_o[7]} on partition neo430_top
[03/07 11:12:31   1034s] **WARN: (IMPPTN-1235):	Cannot find pin ; on partition neo430_top
[03/07 11:12:31   1034s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:12:31   1034s] Successfully spread [15] pins.
[03/07 11:12:31   1034s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1665.8M).
[03/07 11:12:31   1034s] [DEV]innovus 6> edit_pin -side Top -layer 4 -spread_type center -spacing 3 -pin {clk_i {gpio_o[0]} {gpio_o[1]} {gpio_o[2]} {gpio_o[3]} {gpio_o[4]} {gpio_o[5]} {gpio_o[6]} {gpio_o[7]} {gpio_o[8]} {gpio_o[9]} {gpio_o[10]} {gpio_o[11]} {gpio_o[12]} {gpio_o[13]} {gpio_o[14] {gpio_o[15]} wb_we_o {wb_sel_o[0]} {wb_sel_o[1]} {wb_sel_o[2]} {wb_sel_o[3]} wb_stb_o wb_cyc_o wb_ack_i {ext_irq_i[0]} {ext_irq_i[1]} {ext_irq_i[2]} {ext_irq_i[3]} {ext_irq_i[4]} {ext_irq_i[5]} {ext_irq_i[6]} {ext_irq_i[7]} {ext_ack_o[0]} {ext_ack_o[1]} {ext_ack_o[2]} {ext_ack_o[3]} {ext_ack_o[4]} {ext_ack_o[5]} {ext_ack_o[6]} {ext_ack_o[7]}}}
[1C
[03/07 11:12:37   1035s] **WARN: (IMPPTN-1235):	Cannot find pin gpio_o[14] {gpio_o[15]} wb_we_o {wb_sel_o[0]} {wb_sel_o[1]} {wb_sel_o[2]} {wb_sel_o[3]} wb_stb_o wb_cyc_o wb_ack_i {ext_irq_i[0]} {ext_irq_i[1]} {ext_irq_i[2]} {ext_irq_i[3]} {ext_irq_i[4]} {ext_irq_i[5]} {ext_irq_i[6]} {ext_irq_i[7]} {ext_ack_o[0]} {ext_ack_o[1]} {ext_ack_o[2]} {ext_ack_o[3]} {ext_ack_o[4]} {ext_ack_o[5]} {ext_ack_o[6]} {ext_ack_o[7]} on partition neo430_top
[03/07 11:12:37   1035s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:12:37   1035s] Successfully spread [15] pins.
[03/07 11:12:37   1035s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1665.8M).
[03/07 11:12:37   1035s] [DEV]innovus 7> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]}{wb_dat_o[1]}{wb_dat_o[2]}{wb_dat_o[3]}{wb_dat_o[4]}{wb_dat_o[5]}{wb_dat_o[6]}{wb_dat_o[7]}{wb_dat_o[8]}{wb_dat_o[9]}{wb_dat_o[10]}{wb_dat_o[11]}{wb_dat_o[11]}{wb_dat_o[12]}{wb_dat_o[13]}{wb_dat_o[14]}{wb_dat_o[15]}{wb_dat_o[16]}{wb_dat_o[17]}{wb_dat_o[18]}{wb_dat_o[19]}{wb_dat_o[20]}{wb_dat_o[21]}{wb_dat_o[22]}{wb_dat_o[23]}{wb_dat_o[24]}{wb_dat_o[25]}{wb_dat_o[26]}{wb_dat_o[27]}{wb_dat_o[28]}{wb_dat_o[29]}{wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:12:45   1036s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:12:45   1036s] list element in braces followed by "{wb_dat_o[1]}{wb_dat" instead of space
[03/07 11:12:45   1036s] [DEV]innovus 8> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]}{wb_dat_o[1]}{wb_dat_o[2]}{wb_dat_o[3]}{wb_dat_o[4]}{wb_dat_o[5]}{wb_dat_o[6]}{wb_dat_o[7]}{wb_dat_o[8]}{wb_dat_o[9]}{wb_dat_o[10]}{wb_dat_o[11]}{wb_dat_o[11]}{wb_dat_o[12]}{wb_dat_o[13]}{wb_dat_o[14]}{wb_dat_o[15]}{wb_dat_o[16]}{wb_dat_o[17]}{wb_dat_o[18]}{wb_dat_o[19]}{wb_dat_o[20]}{wb_dat_o[21]}{wb_dat_o[22]}{wb_dat_o[23]}{wb_dat_o[24]}{wb_dat_o[25]}{wb_dat_o[26]}{wb_dat_o[27]}{wb_dat_o[28]}{wb_dat_o[29]}{wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:12:51   1037s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:12:51   1037s] list element in braces followed by "{wb_dat_o[1]}{wb_dat" instead of space
[03/07 11:12:51   1037s] [DEV]innovus 9> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]}{wb_dat_o[1]}{wb_dat_o[2]}{wb_dat_o[3]}{wb_dat_o[4]}{wb_dat_o[5]}{wb_dat_o[6]}{wb_dat_o[7]}{wb_dat_o[8]}{wb_dat_o[9]}{wb_dat_o[10]}{wb_dat_o[11]}{wb_dat_o[11]}{wb_dat_o[12]}{wb_dat_o[13]}{wb_dat_o[14]}{wb_dat_o[15]}{wb_dat_o[16]}{wb_dat_o[17]}{wb_dat_o[18]}{wb_dat_o[19]}{wb_dat_o[20]}{wb_dat_o[21]}{wb_dat_o[22]}{wb_dat_o[23]}{wb_dat_o[24]}{wb_dat_o[25]}{wb_dat_o[26]}{wb_dat_o[27]}{wb_dat_o[28]}{wb_dat_o[29]}{wb_dat_o[30]} {wb_dat_o[31]}}}

[03/07 11:12:55   1038s] extra characters after close-brace
[03/07 11:12:55   1038s] [DEV]innovus 10> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]}{wb_dat_o[1]}{wb_dat_o[2]}{wb_dat_o[3]}{wb_dat_o[4]}{wb_dat_o[5]}{wb_dat_o[6]}{wb_dat_o[7]}{wb_dat_o[8]}{wb_dat_o[9]}{wb_dat_o[10]}{wb_dat_o[11]}{wb_dat_o[11]}{wb_dat_o[12]}{wb_dat_o[13]}{wb_dat_o[14]}{wb_dat_o[15]}{wb_dat_o[16]}{wb_dat_o[17]}{wb_dat_o[18]}{wb_dat_o[19]}{wb_dat_o[20]}{wb_dat_o[21]}{wb_dat_o[22]}{wb_dat_o[23]}{wb_dat_o[24]}{wb_dat_o[25]}{wb_dat_o[26]}{wb_dat_o[27]}{wb_dat_o[28]}{wb_dat_o[29]}{wb_dat_o[30]} {wb_dat_o[31]}}

[03/07 11:12:59   1039s] **WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:12:59   1039s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:12:59   1039s] list element in braces followed by "{wb_dat_o[1]}{wb_dat" instead of space
[03/07 11:12:59   1039s] [DEV]innovus 11> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]}{wb_dat_o[1]} {wb_dat_o[2]} {wb_dat_o[3]} {wb_dat_o[4]} {wb_dat_o[5]} {wb_dat_o[6]} {wb_dat_o[7]}{wb_dat_o[8]}{wb_dat_o[9]}{wb_dat_o[10]} {wb_dat_o[11]} {wb_dat_o[11]} {wb_dat_o[12]} {wb_dat_o[13]} {wb_dat_o[14]} {wb_dat_o[15]} {wb_dat_o[16]} {wb_dat_o[17]} {wb_dat_o[18]} {wb_dat_o[19]} {wb_dat_o[20]} {wb_dat_o[21]} {wb_dat_o[22]} {wb_dat_o[23]} {wb_dat_o[24]} {wb_dat_o[25]} {wb_dat_o[26]} {wb_dat_o[27]} {wb_dat_o[28]} {wb_dat_o[29]} {wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:16:43   1082s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:16:43   1082s] list element in braces followed by "{wb_dat_o[1]}" instead of space
[03/07 11:16:43   1082s] [DEV]innovus 12> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]} {wb_dat_o[1]} {wb_dat_o[2]} {wb_dat_o[3]} {wb_dat_o[4]} {wb_dat_o[5]} {wb_dat_o[6]} {wb_dat_o[7]}{wb_dat_o[8]}{wb_dat_o[9]}{wb_dat_o[10]} {wb_dat_o[11]} {wb_dat_o[11]} {wb_dat_o[12]} {wb_dat_o[13]} {wb_dat_o[14]} {wb_dat_o[15]} {wb_dat_o[16]} {wb_dat_o[17]} {wb_dat_o[18]} {wb_dat_o[19]} {wb_dat_o[20]} {wb_dat_o[21]} {wb_dat_o[22]} {wb_dat_o[23]} {wb_dat_o[24]} {wb_dat_o[25]} {wb_dat_o[26]} {wb_dat_o[27]} {wb_dat_o[28]} {wb_dat_o[29]} {wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:17:00   1085s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:17:00   1085s] list element in braces followed by "{wb_dat_o[8]}{wb_dat" instead of space
[03/07 11:17:00   1085s] [DEV]innovus 13> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]} {wb_dat_o[1]} {wb_dat_o[2]} {wb_dat_o[3]} {wb_dat_o[4]} {wb_dat_o[5]} {wb_dat_o[6]} {wb_dat_o[7]}{wb_dat_o[8]} {wb_dat_o[9]}{wb_dat_o[10]} {wb_dat_o[11]} {wb_dat_o[11]} {wb_dat_o[12]} {wb_dat_o[13]} {wb_dat_o[14]} {wb_dat_o[15]} {wb_dat_o[16]} {wb_dat_o[17]} {wb_dat_o[18]} {wb_dat_o[19]} {wb_dat_o[20]} {wb_dat_o[21]} {wb_dat_o[22]} {wb_dat_o[23]} {wb_dat_o[24]} {wb_dat_o[25]} {wb_dat_o[26]} {wb_dat_o[27]} {wb_dat_o[28]} {wb_dat_o[29]} {wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:17:41   1093s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:17:41   1093s] list element in braces followed by "{wb_dat_o[8]}" instead of space
[03/07 11:17:41   1093s] [DEV]innovus 14> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]} {wb_dat_o[1]} {wb_dat_o[2]} {wb_dat_o[3]} {wb_dat_o[4]} {wb_dat_o[5]} {wb_dat_o[6]} {wb_dat_o[7]} {wb_dat_o[8]} {wb_dat_o[9]}{wb_dat_o[10]} {wb_dat_o[11]} {wb_dat_o[11]} {wb_dat_o[12]} {wb_dat_o[13]} {wb_dat_o[14]} {wb_dat_o[15]} {wb_dat_o[16]} {wb_dat_o[17]} {wb_dat_o[18]} {wb_dat_o[19]} {wb_dat_o[20]} {wb_dat_o[21]} {wb_dat_o[22]} {wb_dat_o[23]} {wb_dat_o[24]} {wb_dat_o[25]} {wb_dat_o[26]} {wb_dat_o[27]} {wb_dat_o[28]} {wb_dat_o[29]} {wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin 3 on partition neo430_top
[03/07 11:18:00   1097s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[03/07 11:18:00   1097s] list element in braces followed by "{wb_dat_o[10]}" instead of space
[03/07 11:18:00   1097s] [DEV]innovus 15> edit_pin -side Left -layer 3 -spread_type center -spacing 3 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]} {wb_dat_o[1]} {wb_dat_o[2]} {wb_dat_o[3]} {wb_dat_o[4]} {wb_dat_o[5]} {wb_dat_o[6]} {wb_dat_o[7]} {wb_dat_o[8]} {wb_dat_o[9]} {wb_dat_o[10]} {wb_dat_o[11]} {wb_dat_o[11]} {wb_dat_o[12]} {wb_dat_o[13]} {wb_dat_o[14]} {wb_dat_o[15]} {wb_dat_o[16]} {wb_dat_o[17]} {wb_dat_o[18]} {wb_dat_o[19]} {wb_dat_o[20]} {wb_dat_o[21]} {wb_dat_o[22]} {wb_dat_o[23]} {wb_dat_o[24]} {wb_dat_o[25]} {wb_dat_o[26]} {wb_dat_o[27]} {wb_dat_o[28]} {wb_dat_o[29]} {wb_dat_o[30]} {wb_dat_o[31]}}

[03/07 11:18:26   1102s] **WARN: (IMPPTN-3040):	Duplicate pin wb_dat_o[11] found in pin list. Ignoring the pin.
[03/07 11:18:26   1102s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:18:26   1102s] Successfully spread [49] pins.
[03/07 11:18:26   1102s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1665.8M).
[03/07 11:18:26   1102s] [DEV]innovus 16> edit_pin -side Bottom -layer 4 -spread_type center -spacing 3 -pin {uart_rxd_i spi_sclk_o spi_mosi_o spi_miso_i {spi_cs_o[0]} {spi_cs_o[1]} {spi_cs_o[2]} {spi_cs_o[3]} {spi_cs_o[4]} {spi_cs_o[5]} twi_sda_io twi_scl_io {wb_dat_i[0]} {wb_dat_i[1]} {wb_dat_i[2]} {wb_dat_i[3]} {wb_dat_i[4]} {wb_dat_i[5]} {wb_dat_i[6]} {wb_dat_i[7]} {wb_dat_i[8]} {wb_dat_i[9]} {wb_dat_i[10]} {wb_dat_i[11]} {wb_dat_i[11]} {wb_dat_i[12]} {wb_dat_i[13]} {wb_dat_i[14]} {wb_dat_i[15]} {wb_dat_i[16]} {wb_dat_i[17]} {wb_dat_i[18]} {wb_dat_i[19]} {wb_dat_i[20]} {wb_dat_i[21]} {wb_dat_i[22]} {wb_dat_i[23]} {wb_dat_i[24]} {wb_dat_i[25]} {wb_dat_i[26]} {wb_dat_i[27]} {wb_dat_i[28]} {wb_dat_i[29]} {wb_dat_i[30]} {wb_dat_i[31]}}
**WARN: (IMPPTN-3040):	Duplicate pin wb_dat_i[11] found in pin list. Ignoring the pin.
[03/07 11:18:33   1103s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:18:33   1103s] Successfully spread [44] pins.
[03/07 11:18:33   1103s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1665.8M).
[03/07 11:18:33   1103s] [DEV]innovus 17> edit_pin -side Right -layer 3 -spread_type center -spacing 3 -pin {{pwm_o[0]} {pwm_o[1]} {pwm_o[2]} {pwm_o[3]} {freq_gen_o[0]} {freq_gen_o[1]} {freq_gen_o[2]} uart_txd_o {wb_adr_o[0]} {wb_adr_o[1]} {wb_adr_o[2]} {wb_adr_o[3]} {wb_adr_o[4]} {wb_adr_o[5]} {wb_adr_o[6]} {wb_adr_o[7]} {wb_adr_o[8]} {wb_adr_o[9]} {wb_adr_o[10]} {wb_adr_o[11]} {wb_adr_o[11]} {wb_adr_o[12]} {wb_adr_o[13]} {wb_adr_o[14]} {wb_adr_o[15]} {wb_adr_o[16]} {wb_adr_o[17]} {wb_adr_o[18]} {wb_adr_o[19]} {wb_adr_o[20]} {wb_adr_o[21]} {wb_adr_o[22]} {wb_adr_o[23]} {wb_adr_o[24]} {wb_adr_o[25]} {wb_adr_o[26]} {wb_adr_o[27]} {wb_adr_o[28]} {wb_adr_o[29]} {wb_adr_o[30]} {wb_adr_o[31]}}
**WARN: (IMPPTN-3040):	Duplicate pin wb_adr_o[11] found in pin list. Ignoring the pin.
[03/07 11:18:41   1105s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:18:41   1105s] Successfully spread [40] pins.
[03/07 11:18:42   1105s] editPin : finished (cpu = 0:00:00.1 real = 0:00:01.0, mem = 1665.8M).
[03/07 11:18:42   1105s] [DEV]innovus 18> gui_select -point {2217.092 2396.695}
[03/07 11:19:03   1108s] gui_pan_page -1 0
edit_pin -side Top -layer 4 -spread_type center -spacing 30 -pin {clk_i {gpio_o[0]} {gpio_o[1]} {gpio_o[2]} {gpio_o[3]} {gpio_o[4]} {gpio_o[5]} {gpio_o[6]} {gpio_o[7]} {gpio_o[8]} {gpio_o[9]} {gpio_o[10]} {gpio_o[11]} {gpio_o[12]} {gpio_o[13]} {gpio_o[14] {gpio_o[15]} wb_we_o {wb_sel_o[0]} {wb_sel_o[1]} {wb_sel_o[2]} {wb_sel_o[3]} wb_stb_o wb_cyc_o wb_ack_i {ext_irq_i[0]} {ext_irq_i[1]} {ext_irq_i[2]} {ext_irq_i[3]} {ext_irq_i[4]} {ext_irq_i[5]} {ext_irq_i[6]} {ext_irq_i[7]} {ext_ack_o[0]} {ext_ack_o[1]} {ext_ack_o[2]} {ext_ack_o[3]} {ext_ack_o[4]} {ext_ack_o[5]} {ext_ack_o[6]} {ext_ack_o[7]}}
}
[03/07 11:19:29   1113s] **WARN: (IMPPTN-1235):	Cannot find pin gpio_o[14] {gpio_o[15]} wb_we_o {wb_sel_o[0]} {wb_sel_o[1]} {wb_sel_o[2]} {wb_sel_o[3]} wb_stb_o wb_cyc_o wb_ack_i {ext_irq_i[0]} {ext_irq_i[1]} {ext_irq_i[2]} {ext_irq_i[3]} {ext_irq_i[4]} {ext_irq_i[5]} {ext_irq_i[6]} {ext_irq_i[7]} {ext_ack_o[0]} {ext_ack_o[1]} {ext_ack_o[2]} {ext_ack_o[3]} {ext_ack_o[4]} {ext_ack_o[5]} {ext_ack_o[6]} {ext_ack_o[7]} on partition neo430_top
[03/07 11:19:29   1113s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:19:29   1113s] Successfully spread [15] pins.
[03/07 11:19:29   1113s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1856.3M).
[03/07 11:19:29   1113s] [DEV]innovus 19> edit_pin -side Left -layer 3 -spread_type center -spacing 30 -pin {{gpio_i[0]} {gpio_i[1]} {gpio_i[2]} {gpio_i[3]} {gpio_i[4]} {gpio_i[5]} {gpio_i[6]} {gpio_i[7]} {gpio_i[8]} {gpio_i[9]} {gpio_i[10]} {gpio_i[11]} {gpio_i[12]} {gpio_i[13]} {gpio_i[14]} {gpio_i[15]} rst_i {wb_dat_o[0]} {wb_dat_o[1]} {wb_dat_o[2]} {wb_dat_o[3]} {wb_dat_o[4]} {wb_dat_o[5]} {wb_dat_o[6]} {wb_dat_o[7]} {wb_dat_o[8]} {wb_dat_o[9]} {wb_dat_o[10]} {wb_dat_o[11]} {wb_dat_o[11]} {wb_dat_o[12]} {wb_dat_o[13]} {wb_dat_o[14]} {wb_dat_o[15]} {wb_dat_o[16]} {wb_dat_o[17]} {wb_dat_o[18]} {wb_dat_o[19]} {wb_dat_o[20]} {wb_dat_o[21]} {wb_dat_o[22]} {wb_dat_o[23]} {wb_dat_o[24]} {wb_dat_o[25]} {wb_dat_o[26]} {wb_dat_o[27]} {wb_dat_o[28]} {wb_dat_o[29]} {wb_dat_o[30]} {wb_dat_o[31]}}
**WARN: (IMPPTN-3040):	Duplicate pin wb_dat_o[11] found in pin list. Ignoring the pin.
[03/07 11:19:40   1115s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:19:40   1115s] Successfully spread [49] pins.
[03/07 11:19:40   1115s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1856.3M).
[03/07 11:19:40   1115s] [DEV]innovus 20> edit_pin -side Bottom -layer 4 -spread_type center -spacing 30 -pin {uart_rxd_i spi_sclk_o spi_mosi_o spi_miso_i {spi_cs_o[0]} {spi_cs_o[1]} {spi_cs_o[2]} {spi_cs_o[3]} {spi_cs_o[4]} {spi_cs_o[5]} twi_sda_io twi_scl_io {wb_dat_i[0]} {wb_dat_i[1]} {wb_dat_i[2]} {wb_dat_i[3]} {wb_dat_i[4]} {wb_dat_i[5]} {wb_dat_i[6]} {wb_dat_i[7]} {wb_dat_i[8]} {wb_dat_i[9]} {wb_dat_i[10]} {wb_dat_i[11]} {wb_dat_i[11]} {wb_dat_i[12]} {wb_dat_i[13]} {wb_dat_i[14]} {wb_dat_i[15]} {wb_dat_i[16]} {wb_dat_i[17]} {wb_dat_i[18]} {wb_dat_i[19]} {wb_dat_i[20]} {wb_dat_i[21]} {wb_dat_i[22]} {wb_dat_i[23]} {wb_dat_i[24]} {wb_dat_i[25]} {wb_dat_i[26]} {wb_dat_i[27]} {wb_dat_i[28]} {wb_dat_i[29]} {wb_dat_i[30]} {wb_dat_i[31]}}

[03/07 11:19:48   1117s] **WARN: (IMPPTN-3040):	Duplicate pin wb_dat_i[11] found in pin list. Ignoring the pin.
[03/07 11:19:48   1117s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:19:48   1117s] Successfully spread [44] pins.
[03/07 11:19:48   1117s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1856.3M).
[03/07 11:19:48   1117s] [DEV]innovus 21> edit_pin -side Right -layer 3 -spread_type center -spacing 30 -pin {{pwm_o[0]} {pwm_o[1]} {pwm_o[2]} {pwm_o[3]} {freq_gen_o[0]} {freq_gen_o[1]} {freq_gen_o[2]} uart_txd_o {wb_adr_o[0]} {wb_adr_o[1]} {wb_adr_o[2]} {wb_adr_o[3]} {wb_adr_o[4]} {wb_adr_o[5]} {wb_adr_o[6]} {wb_adr_o[7]} {wb_adr_o[8]} {wb_adr_o[9]} {wb_adr_o[10]} {wb_adr_o[11]} {wb_adr_o[11]} {wb_adr_o[12]} {wb_adr_o[13]} {wb_adr_o[14]} {wb_adr_o[15]} {wb_adr_o[16]} {wb_adr_o[17]} {wb_adr_o[18]} {wb_adr_o[19]} {wb_adr_o[20]} {wb_adr_o[21]} {wb_adr_o[22]} {wb_adr_o[23]} {wb_adr_o[24]} {wb_adr_o[25]} {wb_adr_o[26]} {wb_adr_o[27]} {wb_adr_o[28]} {wb_adr_o[29]} {wb_adr_o[30]} {wb_adr_o[31]}}
**WARN: (IMPPTN-3040):	Duplicate pin wb_adr_o[11] found in pin list. Ignoring the pin.
[03/07 11:19:55   1118s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 11:19:55   1118s] Successfully spread [40] pins.
[03/07 11:19:55   1118s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1856.3M).
[03/07 11:19:55   1118s] [DEV]innovus 22> clear
[3;J[H[2J[DEV]innovus 23> ls

[03/07 11:20:47   1128s] [DEV]innovus 24> eval_legacy {saveDesign pinPlacement_021.inn}

[03/07 11:21:26   1135s] #- Begin Save netlist data ... (date=03/07 11:21:26, mem=1856.3M)
[03/07 11:21:26   1135s] Writing Binary DB to pinPlacement_021.inn.dat/neo430_top.v.bin ...
[03/07 11:21:27   1135s] #- End Save netlist data ... (date=03/07 11:21:27, total cpu=0:00:00.4, real=0:00:01.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:27   1135s] #- Begin Save AAE data ... (date=03/07 11:21:27, mem=2373.8M)
[03/07 11:21:27   1135s] Saving AAE Data ...
[03/07 11:21:27   1135s] #- End Save AAE data ... (date=03/07 11:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:27   1135s] #- Begin Save clock tree data ... (date=03/07 11:21:27, mem=2373.8M)
[03/07 11:21:27   1135s] #- End Save clock tree data ... (date=03/07 11:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:27   1135s] Saving preference file pinPlacement_021.inn.dat/gui.pref.tcl ...
[03/07 11:21:27   1135s] Saving mode setting ...
[03/07 11:21:27   1135s] Saving root attributes to be loaded post write_db ...
[03/07 11:21:27   1136s] Saving global file ...
[03/07 11:21:27   1136s] Saving root attributes to be loaded previous write_db ...
[03/07 11:21:28   1136s] #- Begin Save floorplan data ... (date=03/07 11:21:28, mem=2373.8M)
[03/07 11:21:28   1136s] Saving floorplan file ...
[03/07 11:21:28   1137s] #- End Save floorplan data ... (date=03/07 11:21:28, total cpu=0:00:00.9, real=0:00:00.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:28   1137s] Saving Drc markers ...
[03/07 11:21:28   1137s] ... No Drc file written since there is no markers found.
[03/07 11:21:28   1137s] #- Begin Save placement data ... (date=03/07 11:21:28, mem=2373.8M)
[03/07 11:21:28   1137s] Saving placement file ...
[03/07 11:21:29   1137s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:01.0 mem=2373.8M) ***
[03/07 11:21:29   1137s] #- End Save placement data ... (date=03/07 11:21:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:29   1137s] #- Begin Save routing data ... (date=03/07 11:21:29, mem=2373.8M)
[03/07 11:21:29   1137s] Saving route file ...
[03/07 11:21:35   1139s] *** Completed saveRoute (cpu=0:00:02.1 real=0:00:06.0 mem=2373.8M) ***
[03/07 11:21:35   1139s] #- End Save routing data ... (date=03/07 11:21:35, total cpu=0:00:02.1, real=0:00:06.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:35   1139s] Saving property file pinPlacement_021.inn.dat/neo430_top.prop
[03/07 11:21:35   1139s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2373.8M) ***
[03/07 11:21:35   1139s] #- Begin Save power constraints data ... (date=03/07 11:21:35, mem=2373.8M)
[03/07 11:21:35   1139s] #- End Save power constraints data ... (date=03/07 11:21:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2373.8M, current mem=2373.8M)
[03/07 11:21:35   1140s] No integration constraint in the design.
[03/07 11:21:35   1140s] 
[03/07 11:21:35   1140s] 
[03/07 11:21:36   1140s] 
[03/07 11:21:36   1140s] 
[03/07 11:21:36   1140s] Generated self-contained design pinPlacement_021.inn.dat
[03/07 11:21:36   1140s] *** Message Summary: 0 warning(s), 0 error(s)
[03/07 11:21:36   1140s] 
[03/07 11:21:36   1140s] 0
[03/07 11:21:36   1140s] [DEV]innovus 25> exit

[03/07 11:21:39   1140s] *** Memory Usage v#1 (Current mem = 1837.461M, initial mem = 172.996M) ***
[03/07 11:21:39   1140s] 
[03/07 11:21:39   1140s] *** Summary of all messages that are not suppressed in this session:
[03/07 11:21:39   1140s] Severity  ID               Count  Summary                                  
[03/07 11:21:39   1140s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/07 11:21:39   1140s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/07 11:21:39   1140s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[03/07 11:21:39   1140s] WARNING   IMPPTN-1235         11  Cannot find pin %s on partition %s       
[03/07 11:21:39   1140s] ERROR     IMPPTN-963           7  Either specified pin name for the select...
[03/07 11:21:39   1140s] WARNING   IMPPTN-3040          6  Duplicate pin %s found in pin list. Igno...
[03/07 11:21:39   1140s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/07 11:21:39   1140s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/07 11:21:39   1140s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/07 11:21:39   1140s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/07 11:21:39   1140s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/07 11:21:39   1140s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[03/07 11:21:39   1140s] WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
[03/07 11:21:39   1140s] WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
[03/07 11:21:39   1140s] WARNING   TECHLIB-436          1  Attribute '%s' on '%s' pin '%s' of cell ...
[03/07 11:21:39   1140s] *** Message Summary: 2472 warning(s), 9 error(s)
[03/07 11:21:39   1140s] 
[03/07 11:21:39   1140s] --- Ending "Innovus" (totcpu=0:19:01, real=0:29:12, mem=1837.5M) ---
