#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 30 11:04:14 2020
# Process ID: 12320
# Current directory: C:/Vivado documents/SEA_exp/lights/lights.runs/OV5647_Init_0_synth_1
# Command line: vivado.exe -log OV5647_Init_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV5647_Init_0.tcl
# Log file: C:/Vivado documents/SEA_exp/lights/lights.runs/OV5647_Init_0_synth_1/OV5647_Init_0.vds
# Journal file: C:/Vivado documents/SEA_exp/lights/lights.runs/OV5647_Init_0_synth_1\vivado.jou
#-----------------------------------------------------------
source OV5647_Init_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top OV5647_Init_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11988 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 518.684 ; gain = 184.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init_0' [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/synth/OV5647_Init_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/src/OV5647_Init.v:23]
WARNING: [Synth 8-6090] variable 'Write_Flag' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/src/OV5647_Init.v:71]
WARNING: [Synth 8-6014] Unused sequential element Write_Req_reg was removed.  [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/src/OV5647_Init.v:57]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (1#1) [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/src/OV5647_Init.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init_0' (2#1) [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/synth/OV5647_Init_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 582.617 ; gain = 248.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 582.617 ; gain = 248.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 582.617 ; gain = 248.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-4471] merging register 'Ctrl_IIC_reg' into 'Enable_reg' [c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/OV5647_Init_0/src/OV5647_Init.v:170]
INFO: [Synth 8-802] inferred FSM for state register 'Write_State_reg' in module 'OV5647_Init'
INFO: [Synth 8-5546] ROM "Reg_Addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 582.617 ; gain = 248.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  89 Input     15 Bit        Muxes := 1     
	  89 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  89 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OV5647_Init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  89 Input     15 Bit        Muxes := 1     
	  89 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  89 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[7] driven by constant 0
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[6] driven by constant 1
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[5] driven by constant 1
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[4] driven by constant 0
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[3] driven by constant 1
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[2] driven by constant 1
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[1] driven by constant 0
INFO: [Synth 8-3917] design OV5647_Init_0 has port Addr[0] driven by constant 0
INFO: [Synth 8-3917] design OV5647_Init_0 has port Reg2Addr driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/Write_State_reg[7]' (FDE_1) to 'inst/Reg_Addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_Addr_reg[7]' (FDE_1) to 'inst/Reg_Addr_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Reg_Addr_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 692.512 ; gain = 358.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 698.070 ; gain = 364.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |     1|
|4     |LUT4  |     1|
|5     |LUT5  |    14|
|6     |LUT6  |    38|
|7     |MUXF7 |    16|
|8     |FDRE  |    35|
+------+------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   110|
|2     |  inst   |OV5647_Init |   110|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 698.246 ; gain = 364.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 805.406 ; gain = 471.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado documents/SEA_exp/lights/lights.runs/OV5647_Init_0_synth_1/OV5647_Init_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1159.109 ; gain = 353.703
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP OV5647_Init_0, cache-ID = 7721db3c3f05e101
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado documents/SEA_exp/lights/lights.runs/OV5647_Init_0_synth_1/OV5647_Init_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OV5647_Init_0_utilization_synth.rpt -pb OV5647_Init_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 11:04:59 2020...
