<stg><name>B_PE_dummy_in134</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln816"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten95 = phi i16 [ 0, %0 ], [ %add_ln816, %hls_label_19 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten95"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:1  %icmp_ln816 = icmp eq i16 %indvar_flatten95, -32768

]]></Node>
<StgValue><ssdm name="icmp_ln816"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %add_ln816 = add i16 %indvar_flatten95, 1

]]></Node>
<StgValue><ssdm name="add_ln816"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln816, label %1, label %hls_label_19

]]></Node>
<StgValue><ssdm name="br_ln816"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_19:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32768, i64 32768, i64 32768)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_19:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_19:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln826"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_19:3  %tmp_V_0 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_B_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_0"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_19:4  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
hls_label_19:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln825"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln833"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="fifo_B_in_V_V" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="30" from="fifo_B_in_V_V" to="specinterface_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="32" from="ap_fifo_str" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="35" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="37" from="p_str" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="40" from="p_str" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="41" from="p_str" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="42" from="p_str" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="p_str" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="50" from="p_str" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="fifo_B_in_V_V" to="specmemcore_ln0" fromId="27" toId="6">
</dataflow>
<dataflow id="54" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="56" from="p_str40" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="60" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="61" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="62" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="63" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="64" from="p_str" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_65" to="indvar_flatten95" fromId="65" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln816" to="indvar_flatten95" fromId="7" toId="8">
</dataflow>
<dataflow id="68" from="add_ln816" to="indvar_flatten95" fromId="10" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="br_ln825" to="indvar_flatten95" fromId="17" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="70" from="indvar_flatten95" to="icmp_ln816" fromId="8" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln816" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="indvar_flatten95" to="add_ln816" fromId="8" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln816" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="icmp_ln816" to="br_ln816" fromId="9" toId="11">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="83" toId="13">
</dataflow>
<dataflow id="86" from="p_str22" to="tmp" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecPipeline" to="specpipeline_ln826" fromId="87" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specpipeline_ln826" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specpipeline_ln826" fromId="89" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_89" to="specpipeline_ln826" fromId="89" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_33" to="specpipeline_ln826" fromId="33" toId="14">
</dataflow>
<dataflow id="94" from="p_str" to="specpipeline_ln826" fromId="36" toId="14">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_fifo.volatile.i64P" to="tmp_V_0" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="fifo_B_in_V_V" to="tmp_V_0" fromId="27" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecRegionEnd" to="empty_105" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="p_str22" to="empty_105" fromId="85" toId="16">
</dataflow>
<dataflow id="101" from="tmp" to="empty_105" fromId="13" toId="16">
</dataflow>
<dataflow id="102" from="icmp_ln816" to="StgValue_3" fromId="9" toId="3">
</dataflow>
<dataflow id="103" from="icmp_ln816" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
