<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c9a8895599294b9ba222bad646e81315"/>
    <Option Name="Part" Val="xcku040-ffva1156-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../sources/ip_package"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../sources/ip_package/hw_sgl_prepare_v1_0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/kcu105_2x10G/kcu105_2x10G.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_axi_lite_interconnect_1_0/kcu105_2x10G_axi_lite_interconnect_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_rs_0/kcu105_2x10G_auto_rs_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_pc_0/kcu105_2x10G_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_ds_5/kcu105_2x10G_auto_ds_5.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_ds_4/kcu105_2x10G_auto_ds_4.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_ds_3/kcu105_2x10G_auto_ds_3.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_cc_1/kcu105_2x10G_auto_cc_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_ds_2/kcu105_2x10G_auto_ds_2.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_cc_0/kcu105_2x10G_auto_cc_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_ds_1/kcu105_2x10G_auto_ds_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_auto_ds_0/kcu105_2x10G_auto_ds_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m02_data_fifo_0/kcu105_2x10G_m02_data_fifo_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m01_data_fifo_0/kcu105_2x10G_m01_data_fifo_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m00_regslice_1/kcu105_2x10G_m00_regslice_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_s00_data_fifo_0/kcu105_2x10G_s00_data_fifo_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m04_regslice_0/kcu105_2x10G_m04_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m03_regslice_0/kcu105_2x10G_m03_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m02_regslice_0/kcu105_2x10G_m02_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m01_regslice_0/kcu105_2x10G_m01_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_m00_regslice_0/kcu105_2x10G_m00_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_user_axilite_control_0_0/kcu105_2x10G_user_axilite_control_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_util_vector_logic_0_0/kcu105_2x10G_util_vector_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_proc_sys_reset_0_0/kcu105_2x10G_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_pvtmon_axi_slave_0_0/kcu105_2x10G_pvtmon_axi_slave_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_pcie_mon_gen3_128bit_0_0/kcu105_2x10G_pcie_mon_gen3_128bit_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_pcie3_ultrascale_0_0/kcu105_2x10G_pcie3_ultrascale_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_nwl_dma_x8g2_wrapper_0_0/kcu105_2x10G_nwl_dma_x8g2_wrapper_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_xbar_1/kcu105_2x10G_xbar_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_main_interconnect_0_0/kcu105_2x10G_main_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_xlconcat_1_0/kcu105_2x10G_xlconcat_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_xlconcat_0_0/kcu105_2x10G_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_sgl_error_3_2_0/kcu105_2x10G_sgl_error_3_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_sgl_error_1_0_0/kcu105_2x10G_sgl_error_1_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_sgl_done_3_2_0/kcu105_2x10G_sgl_done_3_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_sgl_done_1_0_0/kcu105_2x10G_sgl_done_1_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_hw_sgl_submit_0_0/kcu105_2x10G_hw_sgl_submit_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_hw_sgl_prepare_1_0/kcu105_2x10G_hw_sgl_prepare_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_hw_sgl_prepare_0_0/kcu105_2x10G_hw_sgl_prepare_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_tx_packet_fifo_1/kcu105_2x10G_tx_packet_fifo_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_dwidth_128_to_64bit_1/kcu105_2x10G_dwidth_128_to_64bit_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_clk_250_to_156_1/kcu105_2x10G_clk_250_to_156_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_reset_156_inv_1/kcu105_2x10G_reset_156_inv_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_xlconstant_high_2_0_0/kcu105_2x10G_xlconstant_high_2_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ten_gig_eth_pcs_pma_ch1_0/kcu105_2x10G_ten_gig_eth_pcs_pma_ch1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ten_gig_eth_mac_ch1_0/kcu105_2x10G_ten_gig_eth_mac_ch1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_logic_low_8bit_1/kcu105_2x10G_logic_low_8bit_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_logic_low_1/kcu105_2x10G_logic_low_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_logic_high_1/kcu105_2x10G_logic_high_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_rx_interface_0_1/kcu105_2x10G_rx_interface_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_axis_dwidth_converter_0_1/kcu105_2x10G_axis_dwidth_converter_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_axis_clock_converter_0_1/kcu105_2x10G_axis_clock_converter_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_tx_packet_fifo_0/kcu105_2x10G_tx_packet_fifo_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_dwidth_128_to_64bit_0/kcu105_2x10G_dwidth_128_to_64bit_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_clk_250_to_156_0/kcu105_2x10G_clk_250_to_156_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_reset_156_inv_0/kcu105_2x10G_reset_156_inv_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ten_gig_eth_pcs_pma_ch0_0/kcu105_2x10G_ten_gig_eth_pcs_pma_ch0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ten_gig_eth_mac_ch0_0/kcu105_2x10G_ten_gig_eth_mac_ch0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_logic_low_8bit_0/kcu105_2x10G_logic_low_8bit_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_logic_low_0/kcu105_2x10G_logic_low_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_logic_high_0/kcu105_2x10G_logic_high_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_rx_interface_0_0/kcu105_2x10G_rx_interface_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_axis_dwidth_converter_0_0/kcu105_2x10G_axis_dwidth_converter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_axis_clock_converter_0_0/kcu105_2x10G_axis_clock_converter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ch_reset_3_0/kcu105_2x10G_ch_reset_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ch_reset_2_0/kcu105_2x10G_ch_reset_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ch_reset_1_0/kcu105_2x10G_ch_reset_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_ch_reset_0_0/kcu105_2x10G_ch_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_axi_perf_mon_1_0/kcu105_2x10G_axi_perf_mon_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="kcu105_2x10G.bd" FileRelPathName="ip/kcu105_2x10G_xbar_0/kcu105_2x10G_xbar_0.xci"/>
      </File>
      <File Path="$PPRDIR/../../../sources/hdl/kcu105_2x10G_top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_hw_sgl_prepare_0_0/kcu105_2x10G_hw_sgl_prepare_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_hw_sgl_prepare_1_0/kcu105_2x10G_hw_sgl_prepare_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_rx_interface_0_0/kcu105_2x10G_rx_interface_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_rx_interface_0_1/kcu105_2x10G_rx_interface_0_1.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="kcu105_2x10g_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../../sources/constraints/kcu105_2x10G.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="kcu105_2x10g_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcku040-ffva1156-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xcku040-ffva1156-2-e" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
