

================================================================
== Synthesis Summary Report of 'wrapper_function'
================================================================
+ General Information: 
    * Date:           Mon Jun  3 03:27:03 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        logic_op
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+-----------+-----+
    |+ wrapper_function  |     -|  5.16|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  574 (~0%)|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------------+---------+-----------+----------+
| Port        | Mode    | Direction | Bitwidth |
+-------------+---------+-----------+----------+
| A_bool      | ap_none | in        | 1        |
| A_int       | ap_none | in        | 32       |
| B_bool      | ap_none | in        | 1        |
| B_int       | ap_none | in        | 32       |
| op          | ap_none | in        | 32       |
| result_bool | ap_vld  | out       | 1        |
| result_int  | ap_vld  | out       | 32       |
+-------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------+
| Argument    | Direction | Datatype      |
+-------------+-----------+---------------+
| A_bool      | in        | bool          |
| B_bool      | in        | bool          |
| A_int       | in        | int           |
| B_int       | in        | int           |
| op          | in        | LogicOperator |
| result_bool | out       | bool&         |
| result_int  | out       | int&          |
+-------------+-----------+---------------+

* SW-to-HW Mapping
+-------------+--------------------+---------+
| Argument    | HW Interface       | HW Type |
+-------------+--------------------+---------+
| A_bool      | A_bool             | port    |
| B_bool      | B_bool             | port    |
| A_int       | A_int              | port    |
| B_int       | B_int              | port    |
| op          | op                 | port    |
| result_bool | result_bool        | port    |
| result_bool | result_bool_ap_vld | port    |
| result_int  | result_int         | port    |
| result_int  | result_int_ap_vld  | port    |
+-------------+--------------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

