
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 10.27

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.32 source latency ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK ^
  -0.32 target latency ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vtype.internal_data[10]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.16    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.16    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.64    0.18    0.14    4.32 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.18    0.00    4.33 ^ stage_vtype.internal_data[10]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01    0.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.07    0.14    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.01    0.32 ^ stage_vtype.internal_data[10]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.32   clock reconvergence pessimism
                          0.25    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -4.33   data arrival time
-----------------------------------------------------------------------------
                                  3.76   slack (MET)


Startpoint: stage_vl.internal_data[8]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vl.internal_data[8]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.14    0.08    0.15    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.01    0.33 ^ stage_vl.internal_data[8]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.06    0.37    0.70 v stage_vl.internal_data[8]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net122 (net)
                  0.06    0.00    0.70 v _134_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.20    0.90 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _012_ (net)
                  0.06    0.00    0.90 v stage_vl.internal_data[8]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.14    0.08    0.15    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.01    0.33 ^ stage_vl.internal_data[8]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.33   clock reconvergence pessimism
                          0.05    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.16    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.16    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.64    0.18    0.14    4.32 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.36    0.12    4.44 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.44   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.15    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16   20.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01   20.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.14    0.08    0.15   20.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   20.32 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.32   clock reconvergence pessimism
                          0.05   20.37   library recovery time
                                 20.37   data required time
-----------------------------------------------------------------------------
                                 20.37   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                 15.93   slack (MET)


Startpoint: ext_data_in_exe[8] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v ext_data_in_exe[8] (in)
                                         ext_data_in_exe[8] (net)
                  0.00    0.00    4.00 v input10/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    4.76 v input10/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net10 (net)
                  0.23    0.00    4.76 v _214_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.27    0.21    4.97 ^ _214_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _087_ (net)
                  0.27    0.00    4.97 ^ _215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    5.03 v _215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net91 (net)
                  0.08    0.00    5.03 v output91/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    5.73 v output91/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         csr_wr_data_vsstatus_exe[8] (net)
                  0.15    0.00    5.73 v csr_wr_data_vsstatus_exe[8] (out)
                                  5.73   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                 10.27   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.16    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.16    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.64    0.18    0.14    4.32 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.36    0.12    4.44 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.44   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.15    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.14    0.16   20.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.15    0.01   20.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.14    0.08    0.15   20.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   20.32 ^ ext_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.32   clock reconvergence pessimism
                          0.05   20.37   library recovery time
                                 20.37   data required time
-----------------------------------------------------------------------------
                                 20.37   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                 15.93   slack (MET)


Startpoint: ext_data_in_exe[8] (input port clocked by clk)
Endpoint: csr_wr_data_vsstatus_exe[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v ext_data_in_exe[8] (in)
                                         ext_data_in_exe[8] (net)
                  0.00    0.00    4.00 v input10/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    4.76 v input10/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net10 (net)
                  0.23    0.00    4.76 v _214_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.27    0.21    4.97 ^ _214_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _087_ (net)
                  0.27    0.00    4.97 ^ _215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    5.03 v _215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net91 (net)
                  0.08    0.00    5.03 v output91/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    5.73 v output91/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         csr_wr_data_vsstatus_exe[8] (net)
                  0.15    0.00    5.73 v csr_wr_data_vsstatus_exe[8] (out)
                                  5.73   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                 10.27   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.4168494939804077

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5060

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.5215539932250977

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.5432999730110168

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9600

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.32 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.83    1.15 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.20    1.34 ^ _119_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    1.48 ^ _120_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.48 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.48   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.17   20.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15   20.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   20.32 ^ ext_stage_wr_vstart.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   20.32   clock reconvergence pessimism
  -0.13   20.19   library setup time
          20.19   data required time
---------------------------------------------------------
          20.19   data required time
          -1.48   data arrival time
---------------------------------------------------------
          18.71   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vl.internal_data[8]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vl.internal_data[8]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ stage_vl.internal_data[8]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.70 v stage_vl.internal_data[8]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.90 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.90 v stage_vl.internal_data[8]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.90   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ stage_vl.internal_data[8]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.33   clock reconvergence pessimism
   0.05    0.38   library hold time
           0.38   data required time
---------------------------------------------------------
           0.38   data required time
          -0.90   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3199

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3199

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.7313

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
10.2687

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
179.168775

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.90e-03   2.84e-04   2.98e-08   3.19e-03  34.8%
Combinational          2.00e-03   4.83e-04   6.82e-08   2.48e-03  27.0%
Clock                  2.20e-03   1.31e-03   1.51e-07   3.50e-03  38.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.10e-03   2.07e-03   2.49e-07   9.17e-03 100.0%
                          77.4%      22.6%       0.0%
