#-----------------------------------------------------------
# PlanAhead v14.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
# Start of session at: Tue Dec 19 15:50:23 2017
# Process ID: 5684
# Log file: C:/Kwon_proj/planAhead_run_1/planAhead.log
# Journal file: C:/Kwon_proj/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1479 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Kwon_proj/pa.fromNetlist.tcl
# create_project -name Kwon_proj -dir "C:/Kwon_proj/planAhead_run_1" -part xc3s200ft256-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Kwon_proj/cpu_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Kwon_proj} }
# set_property target_constrs_file "cpu_top.ucf" [current_fileset -constrset]
Adding file 'C:/Kwon_proj/cpu_top.ucf' to fileset 'constrs_1'
# add_files [list {cpu_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-4
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu_top.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cpu_top.edif ...
ngc2edif: Total memory usage is 83168 kilobytes

Parsing EDIF File [./planAhead_run_1/Kwon_proj.data/cache/cpu_top_ngc_192f0c86.edif]
Finished Parsing EDIF File [./planAhead_run_1/Kwon_proj.data/cache/cpu_top_ngc_192f0c86.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Kwon_proj/cpu_top.ucf]
Finished Parsing UCF File [C:/Kwon_proj/cpu_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 414f2b47
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 493.027 ; gain = 113.520
exit
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 19 15:50:49 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
