<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: cpu/thread_context.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cpu/thread_context.hh</h1><code>#include &lt;iostream&gt;</code><br/>
<code>#include &lt;string&gt;</code><br/>
<code>#include &quot;arch/registers.hh&quot;</code><br/>
<code>#include &quot;arch/types.hh&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>
<code>#include &quot;config/the_isa.hh&quot;</code><br/>

<p><a href="thread__context_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html">ThreadContext</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProxyThreadContext.html">ProxyThreadContext&lt; TC &gt;</a></td></tr>
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceTheISA.html">TheISA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceTheISA_1_1Kernel.html">TheISA::Kernel</a></td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="thread__context_8hh.html#a5f8808341daf3a8e3d0deb3852b1855f">takeOverFrom</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> &amp;new_tc, <a class="el" href="classThreadContext.html">ThreadContext</a> &amp;old_tc)</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="thread__context_8hh.html#a40792bd7060f1fdd6c31469ce46d0a95">serialize</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> &amp;tc, std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="thread__context_8hh.html#aab2bbbf3710db70a2886ed6c49038af7">unserialize</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> &amp;tc, <a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
</table>
<hr/><h2>関数</h2>
<a class="anchor" id="a40792bd7060f1fdd6c31469ce46d0a95"></a><!-- doxytag: member="thread_context.hh::serialize" ref="a40792bd7060f1fdd6c31469ce46d0a95" args="(ThreadContext &amp;tc, std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Thread context serialization helpers</p>
<p>These helper functions provide a way to the data in a <a class="el" href="classThreadContext.html">ThreadContext</a>. They are provided as separate helper function since implementing them as members of the <a class="el" href="classThreadContext.html">ThreadContext</a> interface would be confusing when the <a class="el" href="classThreadContext.html">ThreadContext</a> is exported via a proxy. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00108"></a>00108 {
<a name="l00109"></a>00109     <span class="keyword">using namespace </span>TheISA;
<a name="l00110"></a>00110 
<a name="l00111"></a>00111     <a class="code" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">FloatRegBits</a> floatRegs[<a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a>];
<a name="l00112"></a>00112     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>)
<a name="l00113"></a>00113         floatRegs[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = tc.<a class="code" href="classThreadContext.html#a3715f0deff5e4aeb64a8cf3ca293068b">readFloatRegBitsFlat</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00114"></a>00114     <span class="comment">// This is a bit ugly, but needed to maintain backwards</span>
<a name="l00115"></a>00115     <span class="comment">// compatibility.</span>
<a name="l00116"></a>00116     <a class="code" href="serialize_8cc.html#a1dfe0fd5d936a18e30db1851b378bb41">arrayParamOut</a>(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="stringliteral">&quot;floatRegs.i&quot;</span>, floatRegs, NumFloatRegs);
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <a class="code" href="namespaceAlphaISA.html#a0e080577527fb3e9685399f75b5caf15">IntReg</a> intRegs[<a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>];
<a name="l00119"></a>00119     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>)
<a name="l00120"></a>00120         intRegs[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = tc.<a class="code" href="classThreadContext.html#aebc14d23082a9095e0f641a6c5c8b083">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00121"></a>00121     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(intRegs, NumIntRegs);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>    <a class="code" href="namespaceAlphaISA.html#a5834599c0196ce4accda8049e7320621">CCReg</a> ccRegs[<a class="code" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a>];
<a name="l00125"></a>00125     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a>; ++<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>)
<a name="l00126"></a>00126         ccRegs[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = tc.<a class="code" href="classThreadContext.html#aa6d1af2db95563430c5ce31b38838a93">readCCRegFlat</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>);
<a name="l00127"></a>00127     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(ccRegs, NumCCRegs);
<a name="l00128"></a>00128 <span class="preprocessor">#endif</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130     tc.<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>().serialize(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>);
<a name="l00131"></a>00131 
<a name="l00132"></a>00132     <span class="comment">// thread_num and cpu_id are deterministic from the config</span>
<a name="l00133"></a>00133 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5f8808341daf3a8e3d0deb3852b1855f"></a><!-- doxytag: member="thread_context.hh::takeOverFrom" ref="a5f8808341daf3a8e3d0deb3852b1855f" args="(ThreadContext &amp;new_tc, ThreadContext &amp;old_tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void takeOverFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>new_tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>old_tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Copy state between thread contexts in preparation for CPU handover.</p>
<dl class="note"><dt><b>覚え書き:</b></dt><dd>This method modifies the old thread contexts as well as the new thread context. The old thread context will have its quiesce event descheduled if it is scheduled and its status set to halted.</dd></dl>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>new_tc</em>&nbsp;</td><td>Destination <a class="el" href="classThreadContext.html">ThreadContext</a>. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>old_tc</em>&nbsp;</td><td>Source <a class="el" href="classThreadContext.html">ThreadContext</a>. </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00168"></a>00168 {
<a name="l00169"></a>00169     assert(ntc.getProcessPtr() == otc.getProcessPtr());
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     ntc.setStatus(otc.status());
<a name="l00172"></a>00172     ntc.copyArchRegs(&amp;otc);
<a name="l00173"></a>00173     ntc.setContextId(otc.contextId());
<a name="l00174"></a>00174     ntc.setThreadId(otc.threadId());
<a name="l00175"></a>00175 
<a name="l00176"></a>00176     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {
<a name="l00177"></a>00177         assert(ntc.getSystemPtr() == otc.getSystemPtr());
<a name="l00178"></a>00178 
<a name="l00179"></a>00179         <a class="code" href="classBaseCPU.html">BaseCPU</a> *ncpu(ntc.getCpuPtr());
<a name="l00180"></a>00180         assert(ncpu);
<a name="l00181"></a>00181         <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *oqe(otc.getQuiesceEvent());
<a name="l00182"></a>00182         assert(oqe);
<a name="l00183"></a>00183         assert(oqe-&gt;tc == &amp;otc);
<a name="l00184"></a>00184 
<a name="l00185"></a>00185         <a class="code" href="classBaseCPU.html">BaseCPU</a> *ocpu(otc.getCpuPtr());
<a name="l00186"></a>00186         assert(ocpu);
<a name="l00187"></a>00187         <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *nqe(ntc.getQuiesceEvent());
<a name="l00188"></a>00188         assert(nqe);
<a name="l00189"></a>00189         assert(nqe-&gt;tc == &amp;ntc);
<a name="l00190"></a>00190 
<a name="l00191"></a>00191         <span class="keywordflow">if</span> (oqe-&gt;scheduled()) {
<a name="l00192"></a>00192             ncpu-&gt;schedule(nqe, oqe-&gt;when());
<a name="l00193"></a>00193             ocpu-&gt;deschedule(oqe);
<a name="l00194"></a>00194         }
<a name="l00195"></a>00195     }
<a name="l00196"></a>00196 
<a name="l00197"></a>00197     otc.setStatus(<a class="code" href="classThreadContext.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba185a75df63e845aec97632afd6a34d6a">ThreadContext::Halted</a>);
<a name="l00198"></a>00198 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aab2bbbf3710db70a2886ed6c49038af7"></a><!-- doxytag: member="thread_context.hh::unserialize" ref="aab2bbbf3710db70a2886ed6c49038af7" args="(ThreadContext &amp;tc, Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keyword">using namespace </span>TheISA;
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <a class="code" href="namespaceAlphaISA.html#a6905e424d12491fe126e1a22a9c8d655">FloatRegBits</a> floatRegs[<a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a>];
<a name="l00141"></a>00141     <span class="comment">// This is a bit ugly, but needed to maintain backwards</span>
<a name="l00142"></a>00142     <span class="comment">// compatibility.</span>
<a name="l00143"></a>00143     <a class="code" href="serialize_8cc.html#a20ca99a4b0b51976ea5acc22dbf034b1">arrayParamIn</a>(cp, section, <span class="stringliteral">&quot;floatRegs.i&quot;</span>, floatRegs, <a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a>);
<a name="l00144"></a>00144     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>)
<a name="l00145"></a>00145         tc.<a class="code" href="classThreadContext.html#a2964ca7e974bf80017ee30d832b32a35">setFloatRegBitsFlat</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, floatRegs[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00146"></a>00146 
<a name="l00147"></a>00147     <a class="code" href="namespaceAlphaISA.html#a0e080577527fb3e9685399f75b5caf15">IntReg</a> intRegs[<a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>];
<a name="l00148"></a>00148     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(intRegs, <a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>);
<a name="l00149"></a>00149     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="namespaceAlphaISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a>; ++i)
<a name="l00150"></a>00150         tc.<a class="code" href="classThreadContext.html#a017c099cd6087484b0eb1892809b0572">setIntRegFlat</a>(i, intRegs[i]);
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>    <a class="code" href="namespaceAlphaISA.html#a5834599c0196ce4accda8049e7320621">CCReg</a> ccRegs[<a class="code" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a>];
<a name="l00154"></a>00154     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(ccRegs, <a class="code" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a>);
<a name="l00155"></a>00155     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="namespaceAlphaISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a>; ++i)
<a name="l00156"></a>00156         tc.<a class="code" href="classThreadContext.html#ab1028831649236bd6f229a4561663fd9">setCCRegFlat</a>(i, ccRegs[i]);
<a name="l00157"></a>00157 <span class="preprocessor">#endif</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> pcState;
<a name="l00160"></a>00160     pcState.unserialize(cp, section);
<a name="l00161"></a>00161     tc.<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(pcState);
<a name="l00162"></a>00162 
<a name="l00163"></a>00163     <span class="comment">// thread_num and cpu_id are deterministic from the config</span>
<a name="l00164"></a>00164 }
</pre></div></p>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
