INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.sim/sim_1/synth/timing/xsim/Convolution_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-311] analyzing module glbl
