#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 11 14:40:58 2023
# Process ID: 1524
# Current directory: D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8756 D:\Documents\University\fpga\lab4\pulpino_students\pulpino_nexys_a7_100t\pulpino_nexys_a7_100t.xpr
# Log file: D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/vivado.log
# Journal file: D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.xpr
update_compile_order -fileset sources_1
generate_target all [get_files D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.xci]
export_ip_user_files -of_objects [get_files D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.xci] -directory D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.ip_user_files/sim_scripts -ip_user_files_dir D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.ip_user_files -ipstatic_source_dir D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.cache/compile_simlib/modelsim} {questa=D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.cache/compile_simlib/questa} {riviera=D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.cache/compile_simlib/riviera} {activehdl=D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset xilinx_mmcm
set_property top xilinx_mmcm [get_fileset xilinx_mmcm]
move_files -fileset [get_fileset xilinx_mmcm] [get_files -of_objects [get_fileset sources_1] D:/Documents/University/fpga/lab4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.xci]
launch_run xilinx_mmcm_synth_1
wait_on_run xilinx_mmcm_synth_1

launch_simulation
source pulpino_nexys_a7_tb.tcl
run 100 ms
relaunch_sim
run 100 ms
close_sim
close_project
