Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 01:20:02 2017
| Host         : QIJUNWEN77B9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Tracking_IP_v1_0_control_sets_placed.rpt
| Design       : Tracking_IP_v1_0
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             358 |          138 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                        Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/axi_arready_i_1_n_0          | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                2 |              3 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/axi_awaddr[4]_i_2_n_0        | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                2 |              3 |
|  s00_axi_aclk_IBUF_BUFG |                                                            | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                5 |              7 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0         | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0         | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                5 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0         | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0          | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0         | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0         | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0         | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0          | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/p_1_in[7]                    | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/p_1_in[15]                   | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/p_1_in[23]                   | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/p_1_in[31]                   | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/track_0/datapath/x0/enable_y | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/reset_y         |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/slv_reg_rden__0              | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/ps_reg[1]_0[0]  |               15 |             32 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/enable_x         | Tracking_IP_v1_0_S00_AXI_inst/track_0/datapath/x0/reset_x |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/enable_x_pos     | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/SR[0]           |               35 |             64 |
|  s00_axi_aclk_IBUF_BUFG |                                                            |                                                           |               30 |             65 |
|  s00_axi_aclk_IBUF_BUFG | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/enable_count     | Tracking_IP_v1_0_S00_AXI_inst/track_0/fsm/reset_count     |               24 |             96 |
+-------------------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


