
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.13+15 (git sha1 bc027b2ca, clang 13.0.0-2 -fPIC -Os)


-- Executing script file `spi_master.ys' --

1. Executing Verilog-2005 frontend: ../MODEL/SPI_MASTER/spi_master.sv
Parsing SystemVerilog input from `../MODEL/SPI_MASTER/spi_master.sv' to AST representation.
Generating RTLIL representation for module `\spi_master'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../MODEL/SPI_MASTER/shifter.sv
Parsing SystemVerilog input from `../MODEL/SPI_MASTER/shifter.sv' to AST representation.
Generating RTLIL representation for module `\shifter'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../MODEL/SPI_MASTER/watchdog.sv
Parsing SystemVerilog input from `../MODEL/SPI_MASTER/watchdog.sv' to AST representation.
Generating RTLIL representation for module `\watchdog'.
Successfully finished Verilog frontend.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).
Parameter \N = 6

4.1.1. Executing AST frontend in derive mode using pre-parsed AST for module `\watchdog'.
Parameter \N = 6
Generating RTLIL representation for module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Parameter \N = 28

4.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
Parameter \N = 28
Generating RTLIL representation for module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Warning: Resizing cell port spi_master.watchdog.i_cycles from 32 bits to 6 bits.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/shifter.sv:37$25 in module $paramod\shifter\N=s32'00000000000000000000000000011100.
Marked 2 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/shifter.sv:18$24 in module $paramod\shifter\N=s32'00000000000000000000000000011100.
Marked 3 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/watchdog.sv:35$20 in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/watchdog.sv:20$18 in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Marked 3 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/watchdog.sv:35$14 in module watchdog.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/watchdog.sv:20$12 in module watchdog.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/shifter.sv:37$10 in module shifter.
Marked 2 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/shifter.sv:18$9 in module shifter.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/spi_master.sv:145$7 in module spi_master.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/spi_master.sv:137$5 in module spi_master.
Marked 1 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/spi_master.sv:123$3 in module spi_master.
Marked 3 switch rules as full_case in process $proc$../MODEL/SPI_MASTER/spi_master.sv:52$2 in module spi_master.
Removed a total of 0 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 20 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).

4.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_n in `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:37$25'.
Found async reset \i_rst_n in `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$18'.
Found async reset \i_rst_n in `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$12'.
Found async reset \i_rst_n in `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:37$10'.
Found async reset \i_rst in `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:145$7'.
Found async reset \i_rst in `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:137$5'.
Found async reset \i_rst in `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:123$3'.

4.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:37$25'.
     1/1: $0\s_shifter[27:0]
Creating decoders for process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:18$24'.
     1/2: $2\s_shifter_next[27:0]
     2/2: $1\s_shifter_next[27:0]
Creating decoders for process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$20'.
     1/6: $3\o_inter[0:0]
     2/6: $2\s_count_next[5:0]
     3/6: $2\o_inter[0:0]
     4/6: $1\s_count_next[5:0]
     5/6: $1\s_cycles_next[5:0]
     6/6: $1\o_inter[0:0]
Creating decoders for process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$18'.
     1/2: $0\s_cycles[5:0]
     2/2: $0\s_count[5:0]
Creating decoders for process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$14'.
     1/6: $3\o_inter[0:0]
     2/6: $2\s_count_next[3:0]
     3/6: $2\o_inter[0:0]
     4/6: $1\s_count_next[3:0]
     5/6: $1\s_cycles_next[3:0]
     6/6: $1\o_inter[0:0]
Creating decoders for process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$12'.
     1/2: $0\s_cycles[3:0]
     2/2: $0\s_count[3:0]
Creating decoders for process `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:37$10'.
     1/1: $0\s_shifter[3:0]
Creating decoders for process `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:18$9'.
     1/2: $2\s_shifter_next[3:0]
     2/2: $1\s_shifter_next[3:0]
Creating decoders for process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:145$7'.
     1/1: $0\s_bit_in[0:0]
Creating decoders for process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:137$5'.
     1/1: $0\o_mosi[0:0]
Creating decoders for process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:123$3'.
     1/1: $0\s_state[2:0]
Creating decoders for process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
     1/9: $3\s_state_next[2:0]
     2/9: $2\s_state_next[2:0]
     3/9: $1\s_state_next[2:0]
     4/9: $1\s_watchdog_we[0:0]
     5/9: $1\s_sout_wrt[0:0]
     6/9: $1\s_sout_en[0:0]
     7/9: $1\o_ss[0:0]
     8/9: $1\o_sclk[0:0]
     9/9: $1\o_busy[0:0]

4.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\shifter\N=s32'00000000000000000000000000011100.\o_data' from process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:18$24'.
No latch inferred for signal `$paramod\shifter\N=s32'00000000000000000000000000011100.\o_bit' from process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:18$24'.
No latch inferred for signal `$paramod\shifter\N=s32'00000000000000000000000000011100.\s_shifter_next' from process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:18$24'.
No latch inferred for signal `$paramod\watchdog\N=s32'00000000000000000000000000000110.\o_inter' from process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$20'.
No latch inferred for signal `$paramod\watchdog\N=s32'00000000000000000000000000000110.\s_count_next' from process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$20'.
No latch inferred for signal `$paramod\watchdog\N=s32'00000000000000000000000000000110.\s_cycles_next' from process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$20'.
No latch inferred for signal `\watchdog.\o_inter' from process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$14'.
No latch inferred for signal `\watchdog.\s_count_next' from process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$14'.
No latch inferred for signal `\watchdog.\s_cycles_next' from process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$14'.
No latch inferred for signal `\shifter.\o_data' from process `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:18$9'.
No latch inferred for signal `\shifter.\o_bit' from process `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:18$9'.
No latch inferred for signal `\shifter.\s_shifter_next' from process `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:18$9'.
No latch inferred for signal `\spi_master.\o_busy' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\o_sclk' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\o_ss' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\s_sout_en' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\s_sout_wrt' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\s_sin_en' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\s_sin_wrt' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\s_watchdog_we' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
No latch inferred for signal `\spi_master.\s_state_next' from process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.

4.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\shifter\N=s32'00000000000000000000000000011100.\s_shifter' using process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:37$25'.
  created $adff cell `$procdff$160' with positive edge clock and negative level reset.
Creating register for signal `$paramod\watchdog\N=s32'00000000000000000000000000000110.\s_count' using process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$18'.
  created $adff cell `$procdff$161' with positive edge clock and negative level reset.
Creating register for signal `$paramod\watchdog\N=s32'00000000000000000000000000000110.\s_cycles' using process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$18'.
  created $adff cell `$procdff$162' with positive edge clock and negative level reset.
Creating register for signal `\watchdog.\s_count' using process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$12'.
  created $adff cell `$procdff$163' with positive edge clock and negative level reset.
Creating register for signal `\watchdog.\s_cycles' using process `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$12'.
  created $adff cell `$procdff$164' with positive edge clock and negative level reset.
Creating register for signal `\shifter.\s_shifter' using process `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:37$10'.
  created $adff cell `$procdff$165' with positive edge clock and negative level reset.
Creating register for signal `\spi_master.\s_bit_in' using process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:145$7'.
  created $adff cell `$procdff$166' with positive edge clock and negative level reset.
Creating register for signal `\spi_master.\o_mosi' using process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:137$5'.
  created $adff cell `$procdff$167' with negative edge clock and negative level reset.
Creating register for signal `\spi_master.\s_state' using process `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:123$3'.
  created $adff cell `$procdff$168' with positive edge clock and negative level reset.

4.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:37$25'.
Found and cleaned up 2 empty switches in `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:18$24'.
Removing empty process `$paramod\shifter\N=s32'00000000000000000000000000011100.$proc$../MODEL/SPI_MASTER/shifter.sv:18$24'.
Found and cleaned up 3 empty switches in `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$20'.
Removing empty process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$20'.
Removing empty process `$paramod\watchdog\N=s32'00000000000000000000000000000110.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$18'.
Found and cleaned up 3 empty switches in `\watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$14'.
Removing empty process `watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:35$14'.
Removing empty process `watchdog.$proc$../MODEL/SPI_MASTER/watchdog.sv:20$12'.
Removing empty process `shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:37$10'.
Found and cleaned up 2 empty switches in `\shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:18$9'.
Removing empty process `shifter.$proc$../MODEL/SPI_MASTER/shifter.sv:18$9'.
Removing empty process `spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:145$7'.
Removing empty process `spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:137$5'.
Removing empty process `spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:123$3'.
Found and cleaned up 3 empty switches in `\spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
Removing empty process `spi_master.$proc$../MODEL/SPI_MASTER/spi_master.sv:52$2'.
Cleaned up 13 empty switches.

4.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
<suppressed ~1 debug messages>
Optimizing module watchdog.
<suppressed ~1 debug messages>
Optimizing module shifter.
Optimizing module spi_master.
<suppressed ~2 debug messages>

4.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module watchdog.
Optimizing module shifter.
Optimizing module spi_master.

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \watchdog..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Removed 7 unused cells and 102 unused wires.
<suppressed ~12 debug messages>

4.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\shifter\N=s32'00000000000000000000000000011100...
Checking module $paramod\watchdog\N=s32'00000000000000000000000000000110...
Checking module shifter...
Checking module spi_master...
Checking module watchdog...
Found and reported 0 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
<suppressed ~60 debug messages>
Finding identical cells in module `\watchdog'.
Removed a total of 20 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$43.
    dead port 1/2 on $mux $procmux$49.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$88.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$109.
    dead port 2/2 on $mux $procmux$98.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$67.
    dead port 1/2 on $mux $procmux$73.
Removed 8 multiplexer ports.
<suppressed ~15 debug messages>

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
    New ctrl vector for $pmux cell $procmux$142: $auto$opt_reduce.cc:134:opt_mux$170
    New ctrl vector for $pmux cell $procmux$123: $auto$opt_reduce.cc:134:opt_mux$172
    New ctrl vector for $pmux cell $procmux$150: $auto$opt_reduce.cc:134:opt_mux$174
    New ctrl vector for $pmux cell $procmux$154: $auto$opt_reduce.cc:134:opt_mux$176
    New ctrl vector for $pmux cell $procmux$130: $auto$opt_reduce.cc:134:opt_mux$178
    New ctrl vector for $pmux cell $procmux$113: { $procmux$110_CMP $procmux$117_CMP $auto$opt_reduce.cc:134:opt_mux$180 $procmux$114_CMP }
    New ctrl vector for $pmux cell $procmux$135: $auto$opt_reduce.cc:134:opt_mux$182
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 7 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
<suppressed ~12 debug messages>
Finding identical cells in module `\watchdog'.
Removed a total of 4 cells.

4.6.6. Executing OPT_DFF pass (perform DFF optimizations).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 0 unused cells and 31 unused wires.
<suppressed ~5 debug messages>

4.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.6.9. Rerunning OPT passes. (Maybe there is more to do..)

4.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 0 changes.

4.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.6.13. Executing OPT_DFF pass (perform DFF optimizations).

4.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.6.16. Finished OPT passes. (There is nothing left to do.)

4.7. Executing FSM pass (extract and optimize FSM).

4.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_master.s_state as FSM state register:
    Circuit seems to be self-resetting.

4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.8. Executing OPT pass (performing simple optimizations).

4.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 0 changes.

4.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$160 ($adff) from module $paramod\shifter\N=s32'00000000000000000000000000011100 (D = $2\s_shifter_next[27:0], Q = \s_shifter).
Adding EN signal on $procdff$162 ($adff) from module $paramod\watchdog\N=s32'00000000000000000000000000000110 (D = \i_cycles, Q = \s_cycles).
Adding EN signal on $procdff$165 ($adff) from module shifter (D = $2\s_shifter_next[3:0], Q = \s_shifter).
Adding EN signal on $procdff$168 ($adff) from module spi_master (D = \s_state_next, Q = \s_state).
Adding EN signal on $procdff$164 ($adff) from module watchdog (D = \i_cycles, Q = \s_cycles).

4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 4 unused cells and 4 unused wires.
<suppressed ~8 debug messages>

4.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.8.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 0 changes.

4.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.8.13. Executing OPT_DFF pass (perform DFF optimizations).

4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.8.16. Finished OPT passes. (There is nothing left to do.)

4.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod\watchdog\N=s32'00000000000000000000000000000110.$gt$../MODEL/SPI_MASTER/watchdog.sv:53$21 ($gt).
Removed top 31 bits (of 32) from port B of cell $paramod\watchdog\N=s32'00000000000000000000000000000110.$sub$../MODEL/SPI_MASTER/watchdog.sv:54$22 ($sub).
Removed top 26 bits (of 32) from port Y of cell $paramod\watchdog\N=s32'00000000000000000000000000000110.$sub$../MODEL/SPI_MASTER/watchdog.sv:54$22 ($sub).
Removed top 26 bits (of 32) from wire $paramod\watchdog\N=s32'00000000000000000000000000000110.$sub$../MODEL/SPI_MASTER/watchdog.sv:54$22_Y.
Removed cell spi_master.$procmux$107 ($mux).
Removed top 1 bits (of 3) from port B of cell spi_master.$procmux$114_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell spi_master.$procmux$115_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell spi_master.$procmux$116_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell watchdog.$gt$../MODEL/SPI_MASTER/watchdog.sv:53$15 ($gt).
Removed top 31 bits (of 32) from port B of cell watchdog.$sub$../MODEL/SPI_MASTER/watchdog.sv:54$16 ($sub).
Removed top 28 bits (of 32) from port Y of cell watchdog.$sub$../MODEL/SPI_MASTER/watchdog.sv:54$16 ($sub).
Removed top 28 bits (of 32) from wire watchdog.$sub$../MODEL/SPI_MASTER/watchdog.sv:54$16_Y.

4.10. Executing PEEPOPT pass (run peephole optimizers).

4.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

4.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\shifter\N=s32'00000000000000000000000000011100:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110:
  creating $macc model for $sub$../MODEL/SPI_MASTER/watchdog.sv:54$22 ($sub).
  creating $alu model for $macc $sub$../MODEL/SPI_MASTER/watchdog.sv:54$22.
  creating $alu model for $gt$../MODEL/SPI_MASTER/watchdog.sv:53$21 ($gt): new $alu
  creating $alu cell for $gt$../MODEL/SPI_MASTER/watchdog.sv:53$21: $auto$alumacc.cc:485:replace_alu$193
  creating $alu cell for $sub$../MODEL/SPI_MASTER/watchdog.sv:54$22: $auto$alumacc.cc:485:replace_alu$198
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module shifter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module spi_master:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module watchdog:
  creating $macc model for $sub$../MODEL/SPI_MASTER/watchdog.sv:54$16 ($sub).
  creating $alu model for $macc $sub$../MODEL/SPI_MASTER/watchdog.sv:54$16.
  creating $alu model for $gt$../MODEL/SPI_MASTER/watchdog.sv:53$15 ($gt): new $alu
  creating $alu cell for $gt$../MODEL/SPI_MASTER/watchdog.sv:53$15: $auto$alumacc.cc:485:replace_alu$202
  creating $alu cell for $sub$../MODEL/SPI_MASTER/watchdog.sv:54$16: $auto$alumacc.cc:485:replace_alu$207
  created 2 $alu and 0 $macc cells.

4.13. Executing SHARE pass (SAT-based resource sharing).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
<suppressed ~2 debug messages>
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.
<suppressed ~2 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 2 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 0 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.14.16. Finished OPT passes. (There is nothing left to do.)

4.15. Executing MEMORY pass.

4.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.17. Executing OPT pass (performing simple optimizations).

4.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
<suppressed ~1 debug messages>
Optimizing module shifter.
Optimizing module spi_master.
<suppressed ~5 debug messages>
Optimizing module watchdog.
<suppressed ~1 debug messages>

4.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.17.3. Executing OPT_DFF pass (perform DFF optimizations).

4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.17.5. Finished fast OPT passes.

4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
    Consolidated identical input bits for $mux cell $procmux$96:
      Old ports: A=3'010, B=3'100, Y=$3\s_state_next[2:0]
      New ports: A=2'01, B=2'10, Y=$3\s_state_next[2:0] [2:1]
      New connections: $3\s_state_next[2:0] [0] = 1'0
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 1 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.19.6. Executing OPT_SHARE pass.

4.19.7. Executing OPT_DFF pass (perform DFF optimizations).

4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.19.10. Rerunning OPT passes. (Maybe there is more to do..)

4.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\shifter\N=s32'00000000000000000000000000011100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\watchdog\N=s32'00000000000000000000000000000110..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spi_master..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\shifter\N=s32'00000000000000000000000000011100.
  Optimizing cells in module $paramod\watchdog\N=s32'00000000000000000000000000000110.
  Optimizing cells in module \shifter.
  Optimizing cells in module \spi_master.
  Optimizing cells in module \watchdog.
Performed a total of 0 changes.

4.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
Removed a total of 0 cells.

4.19.14. Executing OPT_SHARE pass.

4.19.15. Executing OPT_DFF pass (perform DFF optimizations).

4.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..

4.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
Optimizing module watchdog.

4.19.18. Finished OPT passes. (There is nothing left to do.)

4.20. Executing TECHMAP pass (map to technology primitives).

4.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.20.2. Continuing TECHMAP pass.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
No more expansions possible.
<suppressed ~506 debug messages>

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
<suppressed ~61 debug messages>
Optimizing module shifter.
Optimizing module spi_master.
<suppressed ~34 debug messages>
Optimizing module watchdog.
<suppressed ~43 debug messages>

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
<suppressed ~24 debug messages>
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
<suppressed ~33 debug messages>
Finding identical cells in module `\watchdog'.
<suppressed ~15 debug messages>
Removed a total of 24 cells.

4.21.3. Executing OPT_DFF pass (perform DFF optimizations).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 21 unused cells and 195 unused wires.
<suppressed ~24 debug messages>

4.21.5. Finished fast OPT passes.

4.22. Executing ABC pass (technology mapping using ABC).

4.22.1. Extracting gate netlist of module `$paramod\shifter\N=s32'00000000000000000000000000011100' to `<abc-temp-dir>/input.blif'..
Extracted 28 gates and 85 wires to a netlist network with 57 inputs and 28 outputs.

4.22.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       28
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       28
Removing temp directory.

4.22.2. Extracting gate netlist of module `$paramod\watchdog\N=s32'00000000000000000000000000000110' to `<abc-temp-dir>/input.blif'..
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 7 outputs.

4.22.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:       39
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:        7
Removing temp directory.

4.22.3. Extracting gate netlist of module `\shifter' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 13 wires to a netlist network with 9 inputs and 4 outputs.

4.22.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.3.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

4.22.4. Extracting gate netlist of module `\spi_master' to `<abc-temp-dir>/input.blif'..
Extracted 38 gates and 44 wires to a netlist network with 5 inputs and 9 outputs.

4.22.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.4.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        9
Removing temp directory.

4.22.5. Extracting gate netlist of module `\watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 27 gates and 41 wires to a netlist network with 13 inputs and 5 outputs.

4.22.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.5.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        5
Removing temp directory.

4.23. Executing OPT pass (performing simple optimizations).

4.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\shifter\N=s32'00000000000000000000000000011100.
Optimizing module $paramod\watchdog\N=s32'00000000000000000000000000000110.
Optimizing module shifter.
Optimizing module spi_master.
<suppressed ~1 debug messages>
Optimizing module watchdog.

4.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\shifter\N=s32'00000000000000000000000000011100'.
Finding identical cells in module `$paramod\watchdog\N=s32'00000000000000000000000000000110'.
<suppressed ~6 debug messages>
Finding identical cells in module `\shifter'.
Finding identical cells in module `\spi_master'.
Finding identical cells in module `\watchdog'.
<suppressed ~3 debug messages>
Removed a total of 3 cells.

4.23.3. Executing OPT_DFF pass (perform DFF optimizations).

4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 0 unused cells and 211 unused wires.
<suppressed ~5 debug messages>

4.23.5. Finished fast OPT passes.

4.24. Executing HIERARCHY pass (managing design hierarchy).

4.25. Printing statistics.

=== $paramod\shifter\N=s32'00000000000000000000000000011100 ===

   Number of wires:                 10
   Number of wire bits:            118
   Number of public wires:           9
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $_DFFE_PN0P_                   28
     $_MUX_                         28

=== $paramod\watchdog\N=s32'00000000000000000000000000000110 ===

   Number of wires:                 36
   Number of wire bits:             56
   Number of public wires:           8
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $_ANDNOT_                       8
     $_DFFE_PN0P_                    6
     $_DFF_PN0_                      6
     $_MUX_                         12
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          2
     $_ORNOT_                        1
     $_OR_                           2
     $_XNOR_                         1
     $_XOR_                          4

=== shifter ===

   Number of wires:                 10
   Number of wire bits:             22
   Number of public wires:           9
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFFE_PN0P_                    4
     $_MUX_                          4

=== spi_master ===

   Number of wires:                 39
   Number of wire bits:             97
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $_ANDNOT_                       9
     $_DFFE_PN0P_                    3
     $_DFF_NN0_                      1
     $_DFF_PN0_                      1
     $_MUX_                          3
     $_NAND_                         2
     $_NOT_                          3
     $_ORNOT_                        3
     $_OR_                           7
     $paramod\shifter\N=s32'00000000000000000000000000011100      1
     $paramod\watchdog\N=s32'00000000000000000000000000000110      1

=== watchdog ===

   Number of wires:                 25
   Number of wire bits:             37
   Number of public wires:           8
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       5
     $_DFFE_PN0P_                    4
     $_DFF_PN0_                      4
     $_MUX_                          8
     $_NOR_                          2
     $_NOT_                          2
     $_OR_                           2
     $_XNOR_                         1
     $_XOR_                          2

4.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\shifter\N=s32'00000000000000000000000000011100...
Checking module $paramod\watchdog\N=s32'00000000000000000000000000000110...
Checking module shifter...
Checking module spi_master...
Checking module watchdog...
Found and reported 0 problems.

5. Executing ABC pass (technology mapping using ABC).

5.1. Extracting gate netlist of module `$paramod\shifter\N=s32'00000000000000000000000000011100' to `<abc-temp-dir>/input.blif'..
Extracted 28 gates and 85 wires to a netlist network with 57 inputs and 28 outputs.

5.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       56
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       28
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       28
Removing temp directory.

5.2. Extracting gate netlist of module `$paramod\watchdog\N=s32'00000000000000000000000000000110' to `<abc-temp-dir>/input.blif'..
Extracted 35 gates and 54 wires to a netlist network with 19 inputs and 7 outputs.

5.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       22
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       27
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:        7
Removing temp directory.

5.3. Extracting gate netlist of module `\shifter' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 13 wires to a netlist network with 9 inputs and 4 outputs.

5.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

5.4. Extracting gate netlist of module `\spi_master' to `<abc-temp-dir>/input.blif'..
Extracted 27 gates and 32 wires to a netlist network with 5 inputs and 9 outputs.

5.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       10
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:        7
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        9
Removing temp directory.

5.5. Extracting gate netlist of module `\watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 22 gates and 35 wires to a netlist network with 13 inputs and 5 outputs.

5.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       14
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:       19
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        5
Removing temp directory.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\shifter\N=s32'00000000000000000000000000011100..
Finding unused cells or wires in module $paramod\watchdog\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \shifter..
Finding unused cells or wires in module \spi_master..
Finding unused cells or wires in module \watchdog..
Removed 0 unused cells and 219 unused wires.
<suppressed ~5 debug messages>

7. Executing FLATTEN pass (flatten design).
<suppressed ~2 debug messages>

8. Executing Verilog backend.
Dumping module `\spi_master_rtl'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: be2450b8dc, CPU: user 0.46s system 0.01s, MEM: 15.24 MB peak
Yosys 0.13+15 (git sha1 bc027b2ca, clang 13.0.0-2 -fPIC -Os)
Time spent: 68% 2x abc (0 sec), 6% 21x opt_expr (0 sec), ...
