;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <9, @902
	SUB <9, @902
	ADD 270, 60
	ADD 210, 69
	MOV -7, <20
	ADD -219, 30
	MOV -6, <20
	SPL 600, #60
	SUB @127, 106
	SUB @127, 196
	MOV -7, <20
	MOV <-7, <-20
	SPL 100, <-32
	MOV <-7, <-20
	SPL 100, <-32
	SUB @121, 103
	MOV -7, <20
	MOV #-307, <-20
	MOV -7, <20
	SLT <530, -9
	SUB <0, @2
	MOV #-307, <-20
	SUB @121, 106
	SLT <530, -9
	JMP @12, #200
	SUB @127, 106
	ADD @130, 9
	CMP @121, 103
	SUB @127, 196
	SPL 0, <-22
	CMP @127, 106
	MOV -7, <-20
	JMP @12, #200
	SUB @121, 106
	MOV -7, <20
	MOV -7, <20
	SUB @127, 106
	JMP @72, #200
	SUB @127, 106
	SUB @127, 106
	SUB <9, @902
	SPL 0, <-22
	MOV -7, <-20
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <9, @902
