m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/modelsim/examples/cpu
vaccess_instruction_memory
!s110 1738021553
!i10b 1
!s100 =64>0RFO;H?GOOAT;fH@i1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHR<iFImd@eB9]UOnADPhM2
Z1 dC:/modelsim/examples/single-cycle-cpu-rsicv
w1738021549
8C:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v
!i122 103
L0 1 113
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2020.4;71
r1
!s85 0
31
!s108 1738021553.000000
!s107 C:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/access_instruction_memory.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 tCvgOpt 0
vaccess_register_file
Z6 !s110 1738020795
!i10b 1
!s100 UbhOkH<T]4P@LW7VQLEF51
R0
IOk2^hMJMmUgJ5<bR:]1?01
R1
w1738020166
8C:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v
!i122 98
L0 1 20
R2
R3
r1
!s85 0
31
Z7 !s108 1738020795.000000
!s107 C:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/access_register_file.v|
!i113 0
R4
R5
vdecode
!s110 1738021673
!i10b 1
!s100 j63OBQCb^_mz9XCa0cf622
R0
IaZ?2[6W353GIU4Kc2Sz?H2
R1
w1738021668
8C:/modelsim/examples/single-cycle-cpu-rsicv/decode.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/decode.v
!i122 105
L0 2 30
R2
R3
r1
!s85 0
31
!s108 1738021673.000000
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/decode.v|
!i113 0
R4
R5
vexceute
!s110 1738008467
!i10b 1
!s100 ee9HWlWT4ikDD@30c2R<K0
R0
IjaWgRcLgfa5KYkce9i78k0
R1
w1738008465
8C:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v
!i122 84
L0 2 66
R2
R3
r1
!s85 0
31
!s108 1738008467.000000
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/exceute.v|
!i113 0
R4
R5
vexecute
!s110 1738020796
!i10b 1
!s100 SOoUW1`EbRmDlg`1W1<>T0
R0
ICW6PSZO5JnRji0P29BmOY2
R1
w1738020380
8C:/modelsim/examples/single-cycle-cpu-rsicv/execute.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/execute.v
!i122 102
L0 2 56
R2
R3
r1
!s85 0
31
!s108 1738020796.000000
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/execute.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/execute.v|
!i113 0
R4
R5
vfetch
!s110 1738020793
!i10b 1
!s100 gkg73EEfid@OKbn<Efl7W0
R0
Ia;oK5J0c_^lhi`>j3DjB:0
R1
w1738020031
8C:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v
!i122 95
L0 2 73
R2
R3
r1
!s85 0
31
!s108 1738020793.000000
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/fetch.v|
!i113 0
R4
R5
vmemory_access
R6
!i10b 1
!s100 Gi2I[=Xa7@HFc@kd@n^Ph0
R0
ImnnnmL01D4_NA?5ZbSUK21
R1
w1738020394
8C:/modelsim/examples/single-cycle-cpu-rsicv/memory_access.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/memory_access.v
!i122 99
L0 2 36
R2
R3
r1
!s85 0
31
R7
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/memory_access.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/memory_access.v|
!i113 0
R4
R5
vram
R6
!i10b 1
!s100 I;YY=[aae<D7DQf`>GjMR2
R0
I_X0DDEOiOFFCcCBfi5>^90
R1
w1738020655
8C:/modelsim/examples/single-cycle-cpu-rsicv/ram.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/ram.v
!i122 100
L0 2 41
R2
R3
r1
!s85 0
31
R7
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/ram.v|
!i113 0
R4
R5
vriscv32i_tb
!s110 1738021555
!i10b 1
!s100 o3iciO>Ib<CM^<Mh;Bh;c1
R0
IJD7MJzPa]fbD?oEk@UkSI3
R1
w1738020968
8C:/modelsim/examples/single-cycle-cpu-rsicv/main.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/main.v
!i122 104
L0 4 89
R2
R3
r1
!s85 0
31
!s108 1738021555.000000
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/main.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/main.v|
!i113 0
R4
R5
vselect_pc
R6
!i10b 1
!s100 0WbDGRV1fgHKe=21IhmRH2
R0
IKZeSWzfLSDHIiD?o`XoC^2
R1
w1738020404
8C:/modelsim/examples/single-cycle-cpu-rsicv/select_pc.v
FC:/modelsim/examples/single-cycle-cpu-rsicv/select_pc.v
!i122 101
L0 2 21
R2
R3
r1
!s85 0
31
R7
!s107 define.v|C:/modelsim/examples/single-cycle-cpu-rsicv/select_pc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/modelsim/examples/single-cycle-cpu-rsicv/select_pc.v|
!i113 0
R4
R5
