
03_uart_loopback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7d4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  0800d960  0800d960  0001d960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dea4  0800dea4  0002037c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dea4  0800dea4  0001dea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800deac  0800deac  0002037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800deac  0800deac  0001deac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800deb0  0800deb0  0001deb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000037c  20000000  0800deb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014d0  2000037c  0800e230  0002037c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000184c  0800e230  0002184c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002037c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a3c  00000000  00000000  000203a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037ef  00000000  00000000  00031de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  000355d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e40  00000000  00000000  000365c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024af4  00000000  00000000  00037408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a1b7  00000000  00000000  0005befc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bfc49  00000000  00000000  000760b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135cfc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000546c  00000000  00000000  00135d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000037c 	.word	0x2000037c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d944 	.word	0x0800d944

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000380 	.word	0x20000380
 80001c4:	0800d944 	.word	0x0800d944

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b9ae 	b.w	8000f54 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f83e 	bl	8000c80 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2lz>:
 8000c10:	b538      	push	{r3, r4, r5, lr}
 8000c12:	4605      	mov	r5, r0
 8000c14:	460c      	mov	r4, r1
 8000c16:	2200      	movs	r2, #0
 8000c18:	2300      	movs	r3, #0
 8000c1a:	4628      	mov	r0, r5
 8000c1c:	4621      	mov	r1, r4
 8000c1e:	f7ff ff09 	bl	8000a34 <__aeabi_dcmplt>
 8000c22:	b928      	cbnz	r0, 8000c30 <__aeabi_d2lz+0x20>
 8000c24:	4628      	mov	r0, r5
 8000c26:	4621      	mov	r1, r4
 8000c28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c2c:	f000 b80a 	b.w	8000c44 <__aeabi_d2ulz>
 8000c30:	4628      	mov	r0, r5
 8000c32:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c36:	f000 f805 	bl	8000c44 <__aeabi_d2ulz>
 8000c3a:	4240      	negs	r0, r0
 8000c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c40:	bd38      	pop	{r3, r4, r5, pc}
 8000c42:	bf00      	nop

08000c44 <__aeabi_d2ulz>:
 8000c44:	b5d0      	push	{r4, r6, r7, lr}
 8000c46:	2200      	movs	r2, #0
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <__aeabi_d2ulz+0x34>)
 8000c4a:	4606      	mov	r6, r0
 8000c4c:	460f      	mov	r7, r1
 8000c4e:	f7ff fc7f 	bl	8000550 <__aeabi_dmul>
 8000c52:	f7ff ff55 	bl	8000b00 <__aeabi_d2uiz>
 8000c56:	4604      	mov	r4, r0
 8000c58:	f7ff fc00 	bl	800045c <__aeabi_ui2d>
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <__aeabi_d2ulz+0x38>)
 8000c60:	f7ff fc76 	bl	8000550 <__aeabi_dmul>
 8000c64:	4602      	mov	r2, r0
 8000c66:	460b      	mov	r3, r1
 8000c68:	4630      	mov	r0, r6
 8000c6a:	4639      	mov	r1, r7
 8000c6c:	f7ff fab8 	bl	80001e0 <__aeabi_dsub>
 8000c70:	f7ff ff46 	bl	8000b00 <__aeabi_d2uiz>
 8000c74:	4621      	mov	r1, r4
 8000c76:	bdd0      	pop	{r4, r6, r7, pc}
 8000c78:	3df00000 	.word	0x3df00000
 8000c7c:	41f00000 	.word	0x41f00000

08000c80 <__udivmoddi4>:
 8000c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c84:	9e08      	ldr	r6, [sp, #32]
 8000c86:	460d      	mov	r5, r1
 8000c88:	4604      	mov	r4, r0
 8000c8a:	4688      	mov	r8, r1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d14d      	bne.n	8000d2c <__udivmoddi4+0xac>
 8000c90:	428a      	cmp	r2, r1
 8000c92:	4694      	mov	ip, r2
 8000c94:	d968      	bls.n	8000d68 <__udivmoddi4+0xe8>
 8000c96:	fab2 f282 	clz	r2, r2
 8000c9a:	b152      	cbz	r2, 8000cb2 <__udivmoddi4+0x32>
 8000c9c:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca0:	f1c2 0120 	rsb	r1, r2, #32
 8000ca4:	fa20 f101 	lsr.w	r1, r0, r1
 8000ca8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cac:	ea41 0803 	orr.w	r8, r1, r3
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000cb6:	fbb8 f7f1 	udiv	r7, r8, r1
 8000cba:	fa1f fe8c 	uxth.w	lr, ip
 8000cbe:	fb01 8817 	mls	r8, r1, r7, r8
 8000cc2:	fb07 f00e 	mul.w	r0, r7, lr
 8000cc6:	0c23      	lsrs	r3, r4, #16
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	d90a      	bls.n	8000ce6 <__udivmoddi4+0x66>
 8000cd0:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd4:	f107 35ff 	add.w	r5, r7, #4294967295
 8000cd8:	f080 811e 	bcs.w	8000f18 <__udivmoddi4+0x298>
 8000cdc:	4298      	cmp	r0, r3
 8000cde:	f240 811b 	bls.w	8000f18 <__udivmoddi4+0x298>
 8000ce2:	3f02      	subs	r7, #2
 8000ce4:	4463      	add	r3, ip
 8000ce6:	1a1b      	subs	r3, r3, r0
 8000ce8:	fbb3 f0f1 	udiv	r0, r3, r1
 8000cec:	fb01 3310 	mls	r3, r1, r0, r3
 8000cf0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cf4:	b2a4      	uxth	r4, r4
 8000cf6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	d90a      	bls.n	8000d14 <__udivmoddi4+0x94>
 8000cfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8109 	bcs.w	8000f1c <__udivmoddi4+0x29c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8106 	bls.w	8000f1c <__udivmoddi4+0x29c>
 8000d10:	4464      	add	r4, ip
 8000d12:	3802      	subs	r0, #2
 8000d14:	2100      	movs	r1, #0
 8000d16:	eba4 040e 	sub.w	r4, r4, lr
 8000d1a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa8>
 8000d20:	2300      	movs	r3, #0
 8000d22:	40d4      	lsrs	r4, r2
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d908      	bls.n	8000d42 <__udivmoddi4+0xc2>
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	f000 80ee 	beq.w	8000f12 <__udivmoddi4+0x292>
 8000d36:	2100      	movs	r1, #0
 8000d38:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d14a      	bne.n	8000de0 <__udivmoddi4+0x160>
 8000d4a:	42ab      	cmp	r3, r5
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xd4>
 8000d4e:	4282      	cmp	r2, r0
 8000d50:	f200 80fc 	bhi.w	8000f4c <__udivmoddi4+0x2cc>
 8000d54:	1a84      	subs	r4, r0, r2
 8000d56:	eb65 0303 	sbc.w	r3, r5, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d0e2      	beq.n	8000d28 <__udivmoddi4+0xa8>
 8000d62:	e9c6 4800 	strd	r4, r8, [r6]
 8000d66:	e7df      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000d68:	b902      	cbnz	r2, 8000d6c <__udivmoddi4+0xec>
 8000d6a:	deff      	udf	#255	; 0xff
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	f040 8091 	bne.w	8000e98 <__udivmoddi4+0x218>
 8000d76:	eba1 000c 	sub.w	r0, r1, ip
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d88:	fb07 0013 	mls	r0, r7, r3, r0
 8000d8c:	0c25      	lsrs	r5, r4, #16
 8000d8e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d92:	fb0e f003 	mul.w	r0, lr, r3
 8000d96:	42a8      	cmp	r0, r5
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x12c>
 8000d9a:	eb1c 0505 	adds.w	r5, ip, r5
 8000d9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x12a>
 8000da4:	42a8      	cmp	r0, r5
 8000da6:	f200 80ce 	bhi.w	8000f46 <__udivmoddi4+0x2c6>
 8000daa:	4643      	mov	r3, r8
 8000dac:	1a2d      	subs	r5, r5, r0
 8000dae:	fbb5 f0f7 	udiv	r0, r5, r7
 8000db2:	fb07 5510 	mls	r5, r7, r0, r5
 8000db6:	fb0e fe00 	mul.w	lr, lr, r0
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x156>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x154>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80b6 	bhi.w	8000f40 <__udivmoddi4+0x2c0>
 8000dd4:	4628      	mov	r0, r5
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dde:	e79e      	b.n	8000d1e <__udivmoddi4+0x9e>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa25 fa07 	lsr.w	sl, r5, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fbba f8f9 	udiv	r8, sl, r9
 8000dfa:	fa20 f307 	lsr.w	r3, r0, r7
 8000dfe:	fb09 aa18 	mls	sl, r9, r8, sl
 8000e02:	408d      	lsls	r5, r1
 8000e04:	fa1f fe8c 	uxth.w	lr, ip
 8000e08:	431d      	orrs	r5, r3
 8000e0a:	fa00 f301 	lsl.w	r3, r0, r1
 8000e0e:	fb08 f00e 	mul.w	r0, r8, lr
 8000e12:	0c2c      	lsrs	r4, r5, #16
 8000e14:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000e18:	42a0      	cmp	r0, r4
 8000e1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b8>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2bc>
 8000e2c:	42a0      	cmp	r0, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2bc>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1a24      	subs	r4, r4, r0
 8000e3a:	fbb4 f0f9 	udiv	r0, r4, r9
 8000e3e:	fb09 4410 	mls	r4, r9, r0, r4
 8000e42:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e46:	b2ad      	uxth	r5, r5
 8000e48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1e2>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2b4>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2b4>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e66:	fba0 9502 	umull	r9, r5, r0, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x2a4>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x2a0>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2d0>
 8000e7c:	ebb3 0208 	subs.w	r2, r3, r8
 8000e80:	eb64 040e 	sbc.w	r4, r4, lr
 8000e84:	fa22 f301 	lsr.w	r3, r2, r1
 8000e88:	fa04 f707 	lsl.w	r7, r4, r7
 8000e8c:	431f      	orrs	r7, r3
 8000e8e:	40cc      	lsrs	r4, r1
 8000e90:	e9c6 7400 	strd	r7, r4, [r6]
 8000e94:	2100      	movs	r1, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	f1c2 0120 	rsb	r1, r2, #32
 8000ea0:	fa25 f301 	lsr.w	r3, r5, r1
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa20 f101 	lsr.w	r1, r0, r1
 8000eac:	4095      	lsls	r5, r2
 8000eae:	430d      	orrs	r5, r1
 8000eb0:	fbb3 f1f7 	udiv	r1, r3, r7
 8000eb4:	fb07 3311 	mls	r3, r7, r1, r3
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	0c28      	lsrs	r0, r5, #16
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	fb01 f30e 	mul.w	r3, r1, lr
 8000ec6:	4283      	cmp	r3, r0
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x260>
 8000ece:	eb1c 0000 	adds.w	r0, ip, r0
 8000ed2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b8>
 8000ed8:	4283      	cmp	r3, r0
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b8>
 8000edc:	3902      	subs	r1, #2
 8000ede:	4460      	add	r0, ip
 8000ee0:	1ac0      	subs	r0, r0, r3
 8000ee2:	fbb0 f3f7 	udiv	r3, r0, r7
 8000ee6:	fb07 0013 	mls	r0, r7, r3, r0
 8000eea:	b2ad      	uxth	r5, r5
 8000eec:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000ef0:	fb03 f00e 	mul.w	r0, r3, lr
 8000ef4:	42a8      	cmp	r0, r5
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x28a>
 8000ef8:	eb1c 0505 	adds.w	r5, ip, r5
 8000efc:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2b0>
 8000f02:	42a8      	cmp	r0, r5
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2b0>
 8000f06:	3b02      	subs	r3, #2
 8000f08:	4465      	add	r5, ip
 8000f0a:	1a28      	subs	r0, r5, r0
 8000f0c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0x104>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e707      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000f18:	462f      	mov	r7, r5
 8000f1a:	e6e4      	b.n	8000ce6 <__udivmoddi4+0x66>
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	e6f9      	b.n	8000d14 <__udivmoddi4+0x94>
 8000f20:	454b      	cmp	r3, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f8>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f8>
 8000f30:	4643      	mov	r3, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x28a>
 8000f34:	4628      	mov	r0, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1e2>
 8000f38:	4641      	mov	r1, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x260>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b8>
 8000f40:	4464      	add	r4, ip
 8000f42:	3802      	subs	r0, #2
 8000f44:	e747      	b.n	8000dd6 <__udivmoddi4+0x156>
 8000f46:	3b02      	subs	r3, #2
 8000f48:	4465      	add	r5, ip
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x12c>
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	e706      	b.n	8000d5e <__udivmoddi4+0xde>
 8000f50:	4631      	mov	r1, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa8>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <apInit>:


#include "ap.h"

void apInit(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  uartOpen(_DEF_UART1, 115200);
 8000f5c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f60:	2000      	movs	r0, #0
 8000f62:	f000 fb99 	bl	8001698 <uartOpen>
  uartOpen(_DEF_UART2, 115200);
 8000f66:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	f000 fb94 	bl	8001698 <uartOpen>
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <apMain>:

void apMain(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
  uint32_t pre_time;
  uint8_t data;

  pre_time = millis();
 8000f7a:	f000 f8b2 	bl	80010e2 <millis>
 8000f7e:	6078      	str	r0, [r7, #4]
  //  baud  .

  while(1)
  {
    if(millis() - pre_time >= 500)
 8000f80:	f000 f8af 	bl	80010e2 <millis>
 8000f84:	4602      	mov	r2, r0
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f8e:	d305      	bcc.n	8000f9c <apMain+0x28>
    {
      pre_time = millis();
 8000f90:	f000 f8a7 	bl	80010e2 <millis>
 8000f94:	6078      	str	r0, [r7, #4]
      ledToggle(_DEF_LED1);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 fb4c 	bl	8001634 <ledToggle>
    }

    if(uartAvailable(_DEF_UART1) > 0)
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	f000 fc1d 	bl	80017dc <uartAvailable>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00e      	beq.n	8000fc6 <apMain+0x52>
    {
      data = uartRead(_DEF_UART1);
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f000 fc49 	bl	8001840 <uartRead>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	70fb      	strb	r3, [r7, #3]

      uartPrintf(_DEF_UART1, "uart ch1 : received!!\r\n");
 8000fb2:	490e      	ldr	r1, [pc, #56]	; (8000fec <apMain+0x78>)
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f000 fc93 	bl	80018e0 <uartPrintf>
      uartPrintf(_DEF_UART2, "uart ch2 tx : 0x%X\r\n", data);
 8000fba:	78fb      	ldrb	r3, [r7, #3]
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	490c      	ldr	r1, [pc, #48]	; (8000ff0 <apMain+0x7c>)
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f000 fc8d 	bl	80018e0 <uartPrintf>
    }

    if(uartAvailable(_DEF_UART2) > 0)
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f000 fc08 	bl	80017dc <uartAvailable>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d0d6      	beq.n	8000f80 <apMain+0xc>
    {
      data = uartRead(_DEF_UART2);
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	f000 fc34 	bl	8001840 <uartRead>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	70fb      	strb	r3, [r7, #3]

      uartPrintf(_DEF_UART1, "%c\r\n", data);
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	4904      	ldr	r1, [pc, #16]	; (8000ff4 <apMain+0x80>)
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 fc7c 	bl	80018e0 <uartPrintf>
    if(millis() - pre_time >= 500)
 8000fe8:	e7ca      	b.n	8000f80 <apMain+0xc>
 8000fea:	bf00      	nop
 8000fec:	0800d960 	.word	0x0800d960
 8000ff0:	0800d978 	.word	0x0800d978
 8000ff4:	0800d990 	.word	0x0800d990

08000ff8 <bspInit>:

void SystemClock_Config(void);
void Error_Handler(void);

void bspInit(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
  HAL_Init();
 8000ffe:	f000 fd6f 	bl	8001ae0 <HAL_Init>
  SystemClock_Config();
 8001002:	f000 f875 	bl	80010f0 <SystemClock_Config>

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]

  //LED Port Clock Enable
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	4b2a      	ldr	r3, [pc, #168]	; (80010c4 <bspInit+0xcc>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4a29      	ldr	r2, [pc, #164]	; (80010c4 <bspInit+0xcc>)
 8001020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4b27      	ldr	r3, [pc, #156]	; (80010c4 <bspInit+0xcc>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	4b23      	ldr	r3, [pc, #140]	; (80010c4 <bspInit+0xcc>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a22      	ldr	r2, [pc, #136]	; (80010c4 <bspInit+0xcc>)
 800103c:	f043 0304 	orr.w	r3, r3, #4
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b20      	ldr	r3, [pc, #128]	; (80010c4 <bspInit+0xcc>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0304 	and.w	r3, r3, #4
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	603b      	str	r3, [r7, #0]
 8001052:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <bspInit+0xcc>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a1b      	ldr	r2, [pc, #108]	; (80010c4 <bspInit+0xcc>)
 8001058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <bspInit+0xcc>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001066:	603b      	str	r3, [r7, #0]
 8001068:	683b      	ldr	r3, [r7, #0]
   *  USB_DP   .
   * ==>     PC USB    .
   */

  //
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800106a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001070:	2311      	movs	r3, #17
 8001072:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001078:	2302      	movs	r3, #2
 800107a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	4619      	mov	r1, r3
 8001082:	4811      	ldr	r0, [pc, #68]	; (80010c8 <bspInit+0xd0>)
 8001084:	f001 fb5a 	bl	800273c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001088:	2200      	movs	r2, #0
 800108a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800108e:	480e      	ldr	r0, [pc, #56]	; (80010c8 <bspInit+0xd0>)
 8001090:	f001 fdf0 	bl	8002c74 <HAL_GPIO_WritePin>
  delay(300);
 8001094:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001098:	f000 f818 	bl	80010cc <delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a2:	4809      	ldr	r0, [pc, #36]	; (80010c8 <bspInit+0xd0>)
 80010a4:	f001 fde6 	bl	8002c74 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4619      	mov	r1, r3
 80010b2:	4805      	ldr	r0, [pc, #20]	; (80010c8 <bspInit+0xd0>)
 80010b4:	f001 fb42 	bl	800273c <HAL_GPIO_Init>

  MX_USB_DEVICE_Init();
 80010b8:	f007 f968 	bl	800838c <MX_USB_DEVICE_Init>
}
 80010bc:	bf00      	nop
 80010be:	3720      	adds	r7, #32
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020000 	.word	0x40020000

080010cc <delay>:

void delay(uint32_t ms)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f000 fd71 	bl	8001bbc <HAL_Delay>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <millis>:

uint32_t millis(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80010e6:	f000 fd5f 	bl	8001ba8 <HAL_GetTick>
 80010ea:	4603      	mov	r3, r0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <SystemClock_Config>:


void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b092      	sub	sp, #72	; 0x48
 80010f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f6:	f107 0318 	add.w	r3, r7, #24
 80010fa:	2230      	movs	r2, #48	; 0x30
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f007 ffb6 	bl	8009070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
 8001110:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001112:	2301      	movs	r3, #1
 8001114:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001116:	2301      	movs	r3, #1
 8001118:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001122:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 20;
 8001124:	2314      	movs	r3, #20
 8001126:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001128:	23c0      	movs	r3, #192	; 0xc0
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001130:	2305      	movs	r3, #5
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0318 	add.w	r3, r7, #24
 8001138:	4618      	mov	r0, r3
 800113a:	f002 ff21 	bl	8003f80 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001144:	f000 f81a 	bl	800117c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114c:	2302      	movs	r3, #2
 800114e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001154:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001158:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800115a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800115e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	2103      	movs	r1, #3
 8001164:	4618      	mov	r0, r3
 8001166:	f003 f959 	bl	800441c <HAL_RCC_ClockConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001170:	f000 f804 	bl	800117c <Error_Handler>
  }
}
 8001174:	bf00      	nop
 8001176:	3748      	adds	r7, #72	; 0x48
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <Error_Handler>:

void Error_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001180:	b672      	cpsid	i
}
 8001182:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001184:	e7fe      	b.n	8001184 <Error_Handler+0x8>
	...

08001188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <HAL_MspInit+0x48>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	4a0e      	ldr	r2, [pc, #56]	; (80011d0 <HAL_MspInit+0x48>)
 8001198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800119c:	6453      	str	r3, [r2, #68]	; 0x44
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <HAL_MspInit+0x48>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <HAL_MspInit+0x48>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	4a07      	ldr	r2, [pc, #28]	; (80011d0 <HAL_MspInit+0x48>)
 80011b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ba:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <HAL_MspInit+0x48>)
 80011bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr
 80011d0:	40023800 	.word	0x40023800

080011d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <NMI_Handler+0x4>

080011da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011de:	e7fe      	b.n	80011de <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <MemManage_Handler+0x4>

080011e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ea:	e7fe      	b.n	80011ea <BusFault_Handler+0x4>

080011ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <UsageFault_Handler+0x4>

080011f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f2:	b480      	push	{r7}
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr

0800120a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr

08001216 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121a:	f000 fcb3 	bl	8001b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001228:	4802      	ldr	r0, [pc, #8]	; (8001234 <DMA1_Stream1_IRQHandler+0x10>)
 800122a:	f001 f821 	bl	8002270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000504 	.word	0x20000504

08001238 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800123c:	4802      	ldr	r0, [pc, #8]	; (8001248 <USART3_IRQHandler+0x10>)
 800123e:	f003 fc2b 	bl	8004a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200004c0 	.word	0x200004c0

0800124c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001250:	4802      	ldr	r0, [pc, #8]	; (800125c <OTG_FS_IRQHandler+0x10>)
 8001252:	f001 fe7f 	bl	8002f54 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	2000143c 	.word	0x2000143c

08001260 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return 1;
 8001264:	2301      	movs	r3, #1
}
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	bc80      	pop	{r7}
 800126c:	4770      	bx	lr

0800126e <_kill>:

int _kill(int pid, int sig)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001278:	f007 fec0 	bl	8008ffc <__errno>
 800127c:	4603      	mov	r3, r0
 800127e:	2216      	movs	r2, #22
 8001280:	601a      	str	r2, [r3, #0]
  return -1;
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <_exit>:

void _exit (int status)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001296:	f04f 31ff 	mov.w	r1, #4294967295
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ffe7 	bl	800126e <_kill>
  while (1) {}    /* Make sure we hang here */
 80012a0:	e7fe      	b.n	80012a0 <_exit+0x12>

080012a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b086      	sub	sp, #24
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	60f8      	str	r0, [r7, #12]
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	e00a      	b.n	80012ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012b4:	f3af 8000 	nop.w
 80012b8:	4601      	mov	r1, r0
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	1c5a      	adds	r2, r3, #1
 80012be:	60ba      	str	r2, [r7, #8]
 80012c0:	b2ca      	uxtb	r2, r1
 80012c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	3301      	adds	r3, #1
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	697a      	ldr	r2, [r7, #20]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	dbf0      	blt.n	80012b4 <_read+0x12>
  }

  return len;
 80012d2:	687b      	ldr	r3, [r7, #4]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	e009      	b.n	8001302 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	1c5a      	adds	r2, r3, #1
 80012f2:	60ba      	str	r2, [r7, #8]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	3301      	adds	r3, #1
 8001300:	617b      	str	r3, [r7, #20]
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	429a      	cmp	r2, r3
 8001308:	dbf1      	blt.n	80012ee <_write+0x12>
  }
  return len;
 800130a:	687b      	ldr	r3, [r7, #4]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <_close>:

int _close(int file)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001320:	4618      	mov	r0, r3
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr

0800132a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800133a:	605a      	str	r2, [r3, #4]
  return 0;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <_isatty>:

int _isatty(int file)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001350:	2301      	movs	r3, #1
}
 8001352:	4618      	mov	r0, r3
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800137c:	4a14      	ldr	r2, [pc, #80]	; (80013d0 <_sbrk+0x5c>)
 800137e:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <_sbrk+0x60>)
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001388:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <_sbrk+0x64>)
 8001392:	4a12      	ldr	r2, [pc, #72]	; (80013dc <_sbrk+0x68>)
 8001394:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d207      	bcs.n	80013b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a4:	f007 fe2a 	bl	8008ffc <__errno>
 80013a8:	4603      	mov	r3, r0
 80013aa:	220c      	movs	r2, #12
 80013ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
 80013b2:	e009      	b.n	80013c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <_sbrk+0x64>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ba:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a05      	ldr	r2, [pc, #20]	; (80013d8 <_sbrk+0x64>)
 80013c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013c6:	68fb      	ldr	r3, [r7, #12]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20020000 	.word	0x20020000
 80013d4:	00000400 	.word	0x00000400
 80013d8:	20000398 	.word	0x20000398
 80013dc:	20001850 	.word	0x20001850

080013e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80013ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001424 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f0:	480d      	ldr	r0, [pc, #52]	; (8001428 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013f2:	490e      	ldr	r1, [pc, #56]	; (800142c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013f4:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f8:	e002      	b.n	8001400 <LoopCopyDataInit>

080013fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fe:	3304      	adds	r3, #4

08001400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001404:	d3f9      	bcc.n	80013fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001406:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001408:	4c0b      	ldr	r4, [pc, #44]	; (8001438 <LoopFillZerobss+0x26>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800140c:	e001      	b.n	8001412 <LoopFillZerobss>

0800140e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001410:	3204      	adds	r2, #4

08001412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001414:	d3fb      	bcc.n	800140e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001416:	f7ff ffe3 	bl	80013e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141a:	f007 fdf5 	bl	8009008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800141e:	f007 fde1 	bl	8008fe4 <main>
  bx  lr
 8001422:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001424:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	2000037c 	.word	0x2000037c
  ldr r2, =_sidata
 8001430:	0800deb4 	.word	0x0800deb4
  ldr r2, =_sbss
 8001434:	2000037c 	.word	0x2000037c
  ldr r4, =_ebss
 8001438:	2000184c 	.word	0x2000184c

0800143c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC_IRQHandler>

0800143e <qbufferCreate>:
void qbufferInit(void)
{

}
bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 800143e:	b480      	push	{r7}
 8001440:	b087      	sub	sp, #28
 8001442:	af00      	add	r7, sp, #0
 8001444:	60f8      	str	r0, [r7, #12]
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800144a:	2301      	movs	r3, #1
 800144c:	75fb      	strb	r3, [r7, #23]
  p_node->in  = 0;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2200      	movs	r2, #0
 8001458:	605a      	str	r2, [r3, #4]
  p_node->len = length;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	60da      	str	r2, [r3, #12]

  return ret;
 8001466:	7dfb      	ldrb	r3, [r7, #23]
}
 8001468:	4618      	mov	r0, r3
 800146a:	371c      	adds	r7, #28
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr

08001472 <qbufferRead>:
  }
  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001472:	b480      	push	{r7}
 8001474:	b087      	sub	sp, #28
 8001476:	af00      	add	r7, sp, #0
 8001478:	60f8      	str	r0, [r7, #12]
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800147e:	2301      	movs	r3, #1
 8001480:	75fb      	strb	r3, [r7, #23]

  for(int i=0;i<length;i++)
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	e026      	b.n	80014d6 <qbufferRead+0x64>
  {
    if(p_node->p_buf != NULL)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	441a      	add	r2, r3
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	440b      	add	r3, r1
 80014a0:	7812      	ldrb	r2, [r2, #0]
 80014a2:	701a      	strb	r2, [r3, #0]
    }

    if(p_node->out != p_node->in) //   
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d00c      	beq.n	80014ca <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;  //out  1.
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	3301      	adds	r3, #1
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	6892      	ldr	r2, [r2, #8]
 80014ba:	fbb3 f1f2 	udiv	r1, r3, r2
 80014be:	fb01 f202 	mul.w	r2, r1, r2
 80014c2:	1a9a      	subs	r2, r3, r2
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	e002      	b.n	80014d0 <qbufferRead+0x5e>
    }
    else  //   
    {
      ret = false;  //
 80014ca:	2300      	movs	r3, #0
 80014cc:	75fb      	strb	r3, [r7, #23]
      break;        //for .
 80014ce:	e006      	b.n	80014de <qbufferRead+0x6c>
  for(int i=0;i<length;i++)
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	3301      	adds	r3, #1
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d8d4      	bhi.n	8001488 <qbufferRead+0x16>
    }
  }

  return ret;
 80014de:	7dfb      	ldrb	r3, [r7, #23]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	371c      	adds	r7, #28
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b085      	sub	sp, #20
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  ret = (p_node->in - p_node->out) % p_node->len;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	6892      	ldr	r2, [r2, #8]
 8001500:	fbb3 f1f2 	udiv	r1, r3, r2
 8001504:	fb01 f202 	mul.w	r2, r1, r2
 8001508:	1a9b      	subs	r3, r3, r2
 800150a:	60fb      	str	r3, [r7, #12]

  return ret;
 800150c:	68fb      	ldr	r3, [r7, #12]
}
 800150e:	4618      	mov	r0, r3
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr

08001518 <cdcInit>:

#include "cdc.h"


bool cdcInit(void)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
  bool ret = true;
 800151e:	2301      	movs	r3, #1
 8001520:	71fb      	strb	r3, [r7, #7]



  return ret;
 8001522:	79fb      	ldrb	r3, [r7, #7]
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
	...

08001530 <ledInit>:
        {GPIOC, GPIO_PIN_7, GPIO_PIN_SET, GPIO_PIN_RESET}
    };


bool ledInit(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	; 0x28
 8001534:	af00      	add	r7, sp, #0
  bool ret = true;
 8001536:	2301      	movs	r3, #1
 8001538:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 030c 	add.w	r3, r7, #12
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]

  //LED Port Clock Enable
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800154c:	2300      	movs	r3, #0
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	4b28      	ldr	r3, [pc, #160]	; (80015f4 <ledInit+0xc4>)
 8001552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001554:	4a27      	ldr	r2, [pc, #156]	; (80015f4 <ledInit+0xc4>)
 8001556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800155a:	6313      	str	r3, [r2, #48]	; 0x30
 800155c:	4b25      	ldr	r3, [pc, #148]	; (80015f4 <ledInit+0xc4>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001568:	2300      	movs	r3, #0
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	4b21      	ldr	r3, [pc, #132]	; (80015f4 <ledInit+0xc4>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001570:	4a20      	ldr	r2, [pc, #128]	; (80015f4 <ledInit+0xc4>)
 8001572:	f043 0304 	orr.w	r3, r3, #4
 8001576:	6313      	str	r3, [r2, #48]	; 0x30
 8001578:	4b1e      	ldr	r3, [pc, #120]	; (80015f4 <ledInit+0xc4>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001584:	2300      	movs	r3, #0
 8001586:	603b      	str	r3, [r7, #0]
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <ledInit+0xc4>)
 800158a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158c:	4a19      	ldr	r2, [pc, #100]	; (80015f4 <ledInit+0xc4>)
 800158e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001592:	6313      	str	r3, [r2, #48]	; 0x30
 8001594:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <ledInit+0xc4>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	683b      	ldr	r3, [r7, #0]

  //LED    
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a8:	2302      	movs	r3, #2
 80015aa:	61bb      	str	r3, [r7, #24]

  for(int i=0;i<LED_MAX_CH;i++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
 80015b0:	e017      	b.n	80015e2 <ledInit+0xb2>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 80015b2:	4a11      	ldr	r2, [pc, #68]	; (80015f8 <ledInit+0xc8>)
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	4413      	add	r3, r2
 80015ba:	889b      	ldrh	r3, [r3, #4]
 80015bc:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 80015be:	4a0e      	ldr	r2, [pc, #56]	; (80015f8 <ledInit+0xc8>)
 80015c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80015c6:	f107 020c 	add.w	r2, r7, #12
 80015ca:	4611      	mov	r1, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f001 f8b5 	bl	800273c <HAL_GPIO_Init>

    ledOff(i);
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f810 	bl	80015fc <ledOff>
  for(int i=0;i<LED_MAX_CH;i++)
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	3301      	adds	r3, #1
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
 80015e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	dde4      	ble.n	80015b2 <ledInit+0x82>
  }

  return ret;
 80015e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3728      	adds	r7, #40	; 0x28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40023800 	.word	0x40023800
 80015f8:	20000004 	.word	0x20000004

080015fc <ledOff>:
{
  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	4a09      	ldr	r2, [pc, #36]	; (8001630 <ledOff+0x34>)
 800160a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	4a07      	ldr	r2, [pc, #28]	; (8001630 <ledOff+0x34>)
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4413      	add	r3, r2
 8001616:	8899      	ldrh	r1, [r3, #4]
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	4a05      	ldr	r2, [pc, #20]	; (8001630 <ledOff+0x34>)
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	4413      	add	r3, r2
 8001620:	79db      	ldrb	r3, [r3, #7]
 8001622:	461a      	mov	r2, r3
 8001624:	f001 fb26 	bl	8002c74 <HAL_GPIO_WritePin>
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000004 	.word	0x20000004

08001634 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	4a07      	ldr	r2, [pc, #28]	; (8001660 <ledToggle+0x2c>)
 8001642:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	4905      	ldr	r1, [pc, #20]	; (8001660 <ledToggle+0x2c>)
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	440b      	add	r3, r1
 800164e:	889b      	ldrh	r3, [r3, #4]
 8001650:	4619      	mov	r1, r3
 8001652:	4610      	mov	r0, r2
 8001654:	f001 fb26 	bl	8002ca4 <HAL_GPIO_TogglePin>
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000004 	.word	0x20000004

08001664 <uartInit>:


void Error_Handler(void);

bool uartInit(void)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
  bool ret = true;
 800166a:	2301      	movs	r3, #1
 800166c:	71bb      	strb	r3, [r7, #6]

  for(uint8_t i=0;i<UART_MAX_CH;i++)
 800166e:	2300      	movs	r3, #0
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	e006      	b.n	8001682 <uartInit+0x1e>
  {
    is_open[i] = false;
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	4a07      	ldr	r2, [pc, #28]	; (8001694 <uartInit+0x30>)
 8001678:	2100      	movs	r1, #0
 800167a:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i=0;i<UART_MAX_CH;i++)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	3301      	adds	r3, #1
 8001680:	71fb      	strb	r3, [r7, #7]
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d9f5      	bls.n	8001674 <uartInit+0x10>
  }

  return ret;
 8001688:	79bb      	ldrb	r3, [r7, #6]
}
 800168a:	4618      	mov	r0, r3
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr
 8001694:	2000039c 	.word	0x2000039c

08001698 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	6039      	str	r1, [r7, #0]
 80016a2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d002      	beq.n	80016b4 <uartOpen+0x1c>
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d007      	beq.n	80016c2 <uartOpen+0x2a>
 80016b2:	e07d      	b.n	80017b0 <uartOpen+0x118>
  {
    case _DEF_UART1:
      is_open[ch] = true;
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	4a41      	ldr	r2, [pc, #260]	; (80017bc <uartOpen+0x124>)
 80016b8:	2101      	movs	r1, #1
 80016ba:	54d1      	strb	r1, [r2, r3]

      ret = true;
 80016bc:	2301      	movs	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
      break;
 80016c0:	e076      	b.n	80017b0 <uartOpen+0x118>
    case _DEF_UART2:
      huart3.Instance         = USART3;
 80016c2:	4b3f      	ldr	r3, [pc, #252]	; (80017c0 <uartOpen+0x128>)
 80016c4:	4a3f      	ldr	r2, [pc, #252]	; (80017c4 <uartOpen+0x12c>)
 80016c6:	601a      	str	r2, [r3, #0]
      huart3.Init.BaudRate    = baud;
 80016c8:	4a3d      	ldr	r2, [pc, #244]	; (80017c0 <uartOpen+0x128>)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	6053      	str	r3, [r2, #4]
      huart3.Init.WordLength  = UART_WORDLENGTH_8B;
 80016ce:	4b3c      	ldr	r3, [pc, #240]	; (80017c0 <uartOpen+0x128>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
      huart3.Init.StopBits    = UART_STOPBITS_1;
 80016d4:	4b3a      	ldr	r3, [pc, #232]	; (80017c0 <uartOpen+0x128>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
      huart3.Init.Parity      = UART_PARITY_NONE;
 80016da:	4b39      	ldr	r3, [pc, #228]	; (80017c0 <uartOpen+0x128>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
      huart3.Init.Mode        = UART_MODE_TX_RX;
 80016e0:	4b37      	ldr	r3, [pc, #220]	; (80017c0 <uartOpen+0x128>)
 80016e2:	220c      	movs	r2, #12
 80016e4:	615a      	str	r2, [r3, #20]
      huart3.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 80016e6:	4b36      	ldr	r3, [pc, #216]	; (80017c0 <uartOpen+0x128>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
      huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ec:	4b34      	ldr	r3, [pc, #208]	; (80017c0 <uartOpen+0x128>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]

      qbufferCreate(&qbuffer[_DEF_UART2], &rx_buf[0], 256);
 80016f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016f6:	4934      	ldr	r1, [pc, #208]	; (80017c8 <uartOpen+0x130>)
 80016f8:	4834      	ldr	r0, [pc, #208]	; (80017cc <uartOpen+0x134>)
 80016fa:	f7ff fea0 	bl	800143e <qbufferCreate>

      //UART Init  DAM 
      __HAL_RCC_DMA1_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <uartOpen+0x138>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a32      	ldr	r2, [pc, #200]	; (80017d0 <uartOpen+0x138>)
 8001708:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <uartOpen+0x138>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
      HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	200c      	movs	r0, #12
 8001720:	f000 fb6b 	bl	8001dfa <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001724:	200c      	movs	r0, #12
 8001726:	f000 fb84 	bl	8001e32 <HAL_NVIC_EnableIRQ>

      //
      if (HAL_UART_DeInit(&huart3) == HAL_OK)
 800172a:	4825      	ldr	r0, [pc, #148]	; (80017c0 <uartOpen+0x128>)
 800172c:	f003 f8c3 	bl	80048b6 <HAL_UART_DeInit>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d102      	bne.n	800173c <uartOpen+0xa4>
      {
        ret = true;
 8001736:	2301      	movs	r3, #1
 8001738:	73fb      	strb	r3, [r7, #15]
 800173a:	e001      	b.n	8001740 <uartOpen+0xa8>
      }
      else
      {
        ret = false;
 800173c:	2300      	movs	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]
      }

      if(ret == true)
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d033      	beq.n	80017ae <uartOpen+0x116>
      {
        if (HAL_UART_Init(&huart3) != HAL_OK)
 8001746:	481e      	ldr	r0, [pc, #120]	; (80017c0 <uartOpen+0x128>)
 8001748:	f003 f868 	bl	800481c <HAL_UART_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <uartOpen+0xc0>
        {
          ret = false;
 8001752:	2300      	movs	r3, #0
 8001754:	73fb      	strb	r3, [r7, #15]
        }
      }



      break;
 8001756:	e02a      	b.n	80017ae <uartOpen+0x116>
          is_open[ch] = true;
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	4a18      	ldr	r2, [pc, #96]	; (80017bc <uartOpen+0x124>)
 800175c:	2101      	movs	r1, #1
 800175e:	54d1      	strb	r1, [r2, r3]
          ret = true;
 8001760:	2301      	movs	r3, #1
 8001762:	73fb      	strb	r3, [r7, #15]
          if(HAL_UART_Receive_DMA(&huart3, (uint8_t *)&rx_buf[0], 256)!=HAL_OK)
 8001764:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001768:	4917      	ldr	r1, [pc, #92]	; (80017c8 <uartOpen+0x130>)
 800176a:	4815      	ldr	r0, [pc, #84]	; (80017c0 <uartOpen+0x128>)
 800176c:	f003 f964 	bl	8004a38 <HAL_UART_Receive_DMA>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <uartOpen+0xe2>
            ret = false;
 8001776:	2300      	movs	r3, #0
 8001778:	73fb      	strb	r3, [r7, #15]
          qbuffer[ch].in = qbuffer[ch].len - hdma_usart3_rx.Instance->NDTR;
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	4a15      	ldr	r2, [pc, #84]	; (80017d4 <uartOpen+0x13c>)
 800177e:	011b      	lsls	r3, r3, #4
 8001780:	4413      	add	r3, r2
 8001782:	3308      	adds	r3, #8
 8001784:	6819      	ldr	r1, [r3, #0]
 8001786:	4b14      	ldr	r3, [pc, #80]	; (80017d8 <uartOpen+0x140>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	1a8a      	subs	r2, r1, r2
 8001790:	4910      	ldr	r1, [pc, #64]	; (80017d4 <uartOpen+0x13c>)
 8001792:	011b      	lsls	r3, r3, #4
 8001794:	440b      	add	r3, r1
 8001796:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	490d      	ldr	r1, [pc, #52]	; (80017d4 <uartOpen+0x13c>)
 800179e:	0112      	lsls	r2, r2, #4
 80017a0:	440a      	add	r2, r1
 80017a2:	6812      	ldr	r2, [r2, #0]
 80017a4:	490b      	ldr	r1, [pc, #44]	; (80017d4 <uartOpen+0x13c>)
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	440b      	add	r3, r1
 80017aa:	3304      	adds	r3, #4
 80017ac:	601a      	str	r2, [r3, #0]
      break;
 80017ae:	bf00      	nop
  }

  return ret;
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	2000039c 	.word	0x2000039c
 80017c0:	200004c0 	.word	0x200004c0
 80017c4:	40004800 	.word	0x40004800
 80017c8:	200003c0 	.word	0x200003c0
 80017cc:	200003b0 	.word	0x200003b0
 80017d0:	40023800 	.word	0x40023800
 80017d4:	200003a0 	.word	0x200003a0
 80017d8:	20000504 	.word	0x20000504

080017dc <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <uartAvailable+0x1a>
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d004      	beq.n	80017fe <uartAvailable+0x22>
      //                           256 - 256...265...254...
      qbuffer[ch].in = qbuffer[ch].len - hdma_usart3_rx.Instance->NDTR;
      ret = qbufferAvailable(&qbuffer[ch]);
      break;

    default:break;
 80017f4:	e01b      	b.n	800182e <uartAvailable+0x52>
      ret = cdcAvailable();
 80017f6:	f006 fdf9 	bl	80083ec <cdcAvailable>
 80017fa:	60f8      	str	r0, [r7, #12]
      break;
 80017fc:	e017      	b.n	800182e <uartAvailable+0x52>
      qbuffer[ch].in = qbuffer[ch].len - hdma_usart3_rx.Instance->NDTR;
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <uartAvailable+0x5c>)
 8001802:	011b      	lsls	r3, r3, #4
 8001804:	4413      	add	r3, r2
 8001806:	3308      	adds	r3, #8
 8001808:	6819      	ldr	r1, [r3, #0]
 800180a:	4b0c      	ldr	r3, [pc, #48]	; (800183c <uartAvailable+0x60>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	1a8a      	subs	r2, r1, r2
 8001814:	4908      	ldr	r1, [pc, #32]	; (8001838 <uartAvailable+0x5c>)
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	440b      	add	r3, r1
 800181a:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	011b      	lsls	r3, r3, #4
 8001820:	4a05      	ldr	r2, [pc, #20]	; (8001838 <uartAvailable+0x5c>)
 8001822:	4413      	add	r3, r2
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fe60 	bl	80014ea <qbufferAvailable>
 800182a:	60f8      	str	r0, [r7, #12]
      break;
 800182c:	bf00      	nop
  }

  return ret;
 800182e:	68fb      	ldr	r3, [r7, #12]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200003a0 	.word	0x200003a0
 800183c:	20000504 	.word	0x20000504

08001840 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d002      	beq.n	800185a <uartRead+0x1a>
 8001854:	2b01      	cmp	r3, #1
 8001856:	d005      	beq.n	8001864 <uartRead+0x24>

    case _DEF_UART2:
      qbufferRead(&qbuffer[ch], &ret, 1);
      break;

    default:break;
 8001858:	e00f      	b.n	800187a <uartRead+0x3a>
      ret = cdcRead();
 800185a:	f006 fe07 	bl	800846c <cdcRead>
 800185e:	4603      	mov	r3, r0
 8001860:	73fb      	strb	r3, [r7, #15]
      break;
 8001862:	e00a      	b.n	800187a <uartRead+0x3a>
      qbufferRead(&qbuffer[ch], &ret, 1);
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	4a06      	ldr	r2, [pc, #24]	; (8001884 <uartRead+0x44>)
 800186a:	4413      	add	r3, r2
 800186c:	f107 010f 	add.w	r1, r7, #15
 8001870:	2201      	movs	r2, #1
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff fdfd 	bl	8001472 <qbufferRead>
      break;
 8001878:	bf00      	nop
  }

  return ret;
 800187a:	7bfb      	ldrb	r3, [r7, #15]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	200003a0 	.word	0x200003a0

08001888 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;
  switch(ch)
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <uartWrite+0x1e>
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d006      	beq.n	80018b2 <uartWrite+0x2a>
      {
        ret = length;
      }
      break;

    default:break;
 80018a4:	e014      	b.n	80018d0 <uartWrite+0x48>
      ret = cdcWrite(p_data, length);
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	68b8      	ldr	r0, [r7, #8]
 80018aa:	f006 fe31 	bl	8008510 <cdcWrite>
 80018ae:	6178      	str	r0, [r7, #20]
      break;
 80018b0:	e00e      	b.n	80018d0 <uartWrite+0x48>
      status = HAL_UART_Transmit(&huart3, p_data, length, 100);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	2364      	movs	r3, #100	; 0x64
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	4808      	ldr	r0, [pc, #32]	; (80018dc <uartWrite+0x54>)
 80018bc:	f003 f82a 	bl	8004914 <HAL_UART_Transmit>
 80018c0:	4603      	mov	r3, r0
 80018c2:	74fb      	strb	r3, [r7, #19]
      if(status == HAL_OK)
 80018c4:	7cfb      	ldrb	r3, [r7, #19]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <uartWrite+0x46>
        ret = length;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	617b      	str	r3, [r7, #20]
      break;
 80018ce:	bf00      	nop
  }
  return ret;
 80018d0:	697b      	ldr	r3, [r7, #20]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200004c0 	.word	0x200004c0

080018e0 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 80018e0:	b40e      	push	{r1, r2, r3}
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b0c7      	sub	sp, #284	; 0x11c
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4602      	mov	r2, r0
 80018ea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018ee:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80018f2:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 80018f4:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80018f8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018fc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001900:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8001902:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001906:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800190a:	f107 0010 	add.w	r0, r7, #16
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001914:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001918:	f009 f9ea 	bl	800acf0 <vsniprintf>
 800191c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8001920:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001924:	f107 0110 	add.w	r1, r7, #16
 8001928:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800192c:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff ffa8 	bl	8001888 <uartWrite>
 8001938:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);

  return ret;
 800193c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8001940:	4618      	mov	r0, r3
 8001942:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8001946:	46bd      	mov	sp, r7
 8001948:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800194c:	b003      	add	sp, #12
 800194e:	4770      	bx	lr

08001950 <HAL_UART_RxCpltCallback>:

  return ret;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
    qbufferWrite(&qbuffer[_DEF_UART2], (uint8_t *)&rx_data[_DEF_UART2], 1);
    //           .
    HAL_UART_Receive_IT(&huart3, (uint8_t *)&rx_data[_DEF_UART2], 1);
#endif
  }
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr

08001962 <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001962:	b480      	push	{r7}
 8001964:	b083      	sub	sp, #12
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART3)
  {

  }
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08a      	sub	sp, #40	; 0x28
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]
 800198a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a35      	ldr	r2, [pc, #212]	; (8001a68 <HAL_UART_MspInit+0xf4>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d163      	bne.n	8001a5e <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	4b34      	ldr	r3, [pc, #208]	; (8001a6c <HAL_UART_MspInit+0xf8>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	4a33      	ldr	r2, [pc, #204]	; (8001a6c <HAL_UART_MspInit+0xf8>)
 80019a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a4:	6413      	str	r3, [r2, #64]	; 0x40
 80019a6:	4b31      	ldr	r3, [pc, #196]	; (8001a6c <HAL_UART_MspInit+0xf8>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	4b2d      	ldr	r3, [pc, #180]	; (8001a6c <HAL_UART_MspInit+0xf8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a2c      	ldr	r2, [pc, #176]	; (8001a6c <HAL_UART_MspInit+0xf8>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b2a      	ldr	r3, [pc, #168]	; (8001a6c <HAL_UART_MspInit+0xf8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC11     ------> USART3_RX
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80019ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019dc:	2303      	movs	r3, #3
 80019de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019e0:	2307      	movs	r3, #7
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	4821      	ldr	r0, [pc, #132]	; (8001a70 <HAL_UART_MspInit+0xfc>)
 80019ec:	f000 fea6 	bl	800273c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80019f0:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <HAL_UART_MspInit+0x100>)
 80019f2:	4a21      	ldr	r2, [pc, #132]	; (8001a78 <HAL_UART_MspInit+0x104>)
 80019f4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80019f6:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <HAL_UART_MspInit+0x100>)
 80019f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019fc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019fe:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a10:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a12:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a18:	4b16      	ldr	r3, [pc, #88]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001a1e:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a24:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a26:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a2c:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001a32:	4810      	ldr	r0, [pc, #64]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a34:	f000 fa26 	bl	8001e84 <HAL_DMA_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001a3e:	f7ff fb9d 	bl	800117c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a46:	639a      	str	r2, [r3, #56]	; 0x38
 8001a48:	4a0a      	ldr	r2, [pc, #40]	; (8001a74 <HAL_UART_MspInit+0x100>)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2100      	movs	r1, #0
 8001a52:	2027      	movs	r0, #39	; 0x27
 8001a54:	f000 f9d1 	bl	8001dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a58:	2027      	movs	r0, #39	; 0x27
 8001a5a:	f000 f9ea 	bl	8001e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	; 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40004800 	.word	0x40004800
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020800 	.word	0x40020800
 8001a74:	20000504 	.word	0x20000504
 8001a78:	40026028 	.word	0x40026028

08001a7c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART3)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0c      	ldr	r2, [pc, #48]	; (8001abc <HAL_UART_MspDeInit+0x40>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d112      	bne.n	8001ab4 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART3_MspDeInit 0 */

  /* USER CODE END USART3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART3_CLK_DISABLE();
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <HAL_UART_MspDeInit+0x44>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <HAL_UART_MspDeInit+0x44>)
 8001a94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a98:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART3 GPIO Configuration
    PC11     ------> USART3_RX
    PC10     ------> USART3_TX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11|GPIO_PIN_10);
 8001a9a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001a9e:	4809      	ldr	r0, [pc, #36]	; (8001ac4 <HAL_UART_MspDeInit+0x48>)
 8001aa0:	f000 ffea 	bl	8002a78 <HAL_GPIO_DeInit>

    /* USART3 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fa99 	bl	8001fe0 <HAL_DMA_DeInit>

    /* USART3 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8001aae:	2027      	movs	r0, #39	; 0x27
 8001ab0:	f000 f9cd 	bl	8001e4e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40004800 	.word	0x40004800
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020800 	.word	0x40020800

08001ac8 <hwInit>:

#include "hw.h"


void hwInit(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  bspInit();
 8001acc:	f7ff fa94 	bl	8000ff8 <bspInit>
  ledInit();
 8001ad0:	f7ff fd2e 	bl	8001530 <ledInit>
  uartInit();
 8001ad4:	f7ff fdc6 	bl	8001664 <uartInit>
  cdcInit();
 8001ad8:	f7ff fd1e 	bl	8001518 <cdcInit>
}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ae4:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <HAL_Init+0x40>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a0d      	ldr	r2, [pc, #52]	; (8001b20 <HAL_Init+0x40>)
 8001aea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <HAL_Init+0x40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a0a      	ldr	r2, [pc, #40]	; (8001b20 <HAL_Init+0x40>)
 8001af6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001afa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001afc:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <HAL_Init+0x40>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a07      	ldr	r2, [pc, #28]	; (8001b20 <HAL_Init+0x40>)
 8001b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b08:	2003      	movs	r0, #3
 8001b0a:	f000 f96b 	bl	8001de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b0e:	200f      	movs	r0, #15
 8001b10:	f000 f808 	bl	8001b24 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001b14:	f7ff fb38 	bl	8001188 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40023c00 	.word	0x40023c00

08001b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <HAL_InitTick+0x54>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <HAL_InitTick+0x58>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	4619      	mov	r1, r3
 8001b36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b42:	4618      	mov	r0, r3
 8001b44:	f000 f991 	bl	8001e6a <HAL_SYSTICK_Config>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e00e      	b.n	8001b70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b0f      	cmp	r3, #15
 8001b56:	d80a      	bhi.n	8001b6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b60:	f000 f94b 	bl	8001dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b64:	4a06      	ldr	r2, [pc, #24]	; (8001b80 <HAL_InitTick+0x5c>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	e000      	b.n	8001b70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	20000028 	.word	0x20000028
 8001b80:	20000024 	.word	0x20000024

08001b84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_IncTick+0x1c>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <HAL_IncTick+0x20>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4413      	add	r3, r2
 8001b94:	4a03      	ldr	r2, [pc, #12]	; (8001ba4 <HAL_IncTick+0x20>)
 8001b96:	6013      	str	r3, [r2, #0]
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr
 8001ba0:	20000028 	.word	0x20000028
 8001ba4:	20000564 	.word	0x20000564

08001ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bac:	4b02      	ldr	r3, [pc, #8]	; (8001bb8 <HAL_GetTick+0x10>)
 8001bae:	681b      	ldr	r3, [r3, #0]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr
 8001bb8:	20000564 	.word	0x20000564

08001bbc <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bc4:	f7ff fff0 	bl	8001ba8 <HAL_GetTick>
 8001bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd4:	d005      	beq.n	8001be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <HAL_Delay+0x44>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	4413      	add	r3, r2
 8001be0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001be2:	bf00      	nop
 8001be4:	f7ff ffe0 	bl	8001ba8 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d8f7      	bhi.n	8001be4 <HAL_Delay+0x28>
  {
  }
}
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000028 	.word	0x20000028

08001c04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <__NVIC_SetPriorityGrouping+0x44>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c20:	4013      	ands	r3, r2
 8001c22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c36:	4a04      	ldr	r2, [pc, #16]	; (8001c48 <__NVIC_SetPriorityGrouping+0x44>)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	60d3      	str	r3, [r2, #12]
}
 8001c3c:	bf00      	nop
 8001c3e:	3714      	adds	r7, #20
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c50:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <__NVIC_GetPriorityGrouping+0x18>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	0a1b      	lsrs	r3, r3, #8
 8001c56:	f003 0307 	and.w	r3, r3, #7
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	db0b      	blt.n	8001c92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	f003 021f 	and.w	r2, r3, #31
 8001c80:	4906      	ldr	r1, [pc, #24]	; (8001c9c <__NVIC_EnableIRQ+0x34>)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	095b      	lsrs	r3, r3, #5
 8001c88:	2001      	movs	r0, #1
 8001c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	db12      	blt.n	8001cd8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f003 021f 	and.w	r2, r3, #31
 8001cb8:	490a      	ldr	r1, [pc, #40]	; (8001ce4 <__NVIC_DisableIRQ+0x44>)
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001cc6:	3320      	adds	r3, #32
 8001cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ccc:	f3bf 8f4f 	dsb	sy
}
 8001cd0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cd2:	f3bf 8f6f 	isb	sy
}
 8001cd6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000e100 	.word	0xe000e100

08001ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	db0a      	blt.n	8001d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	490c      	ldr	r1, [pc, #48]	; (8001d34 <__NVIC_SetPriority+0x4c>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	0112      	lsls	r2, r2, #4
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d10:	e00a      	b.n	8001d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4908      	ldr	r1, [pc, #32]	; (8001d38 <__NVIC_SetPriority+0x50>)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	3b04      	subs	r3, #4
 8001d20:	0112      	lsls	r2, r2, #4
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	440b      	add	r3, r1
 8001d26:	761a      	strb	r2, [r3, #24]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000e100 	.word	0xe000e100
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b089      	sub	sp, #36	; 0x24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f1c3 0307 	rsb	r3, r3, #7
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	bf28      	it	cs
 8001d5a:	2304      	movcs	r3, #4
 8001d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3304      	adds	r3, #4
 8001d62:	2b06      	cmp	r3, #6
 8001d64:	d902      	bls.n	8001d6c <NVIC_EncodePriority+0x30>
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3b03      	subs	r3, #3
 8001d6a:	e000      	b.n	8001d6e <NVIC_EncodePriority+0x32>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	f04f 32ff 	mov.w	r2, #4294967295
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	401a      	ands	r2, r3
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	43d9      	mvns	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	4313      	orrs	r3, r2
         );
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3724      	adds	r7, #36	; 0x24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001db0:	d301      	bcc.n	8001db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00f      	b.n	8001dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <SysTick_Config+0x40>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dbe:	210f      	movs	r1, #15
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f7ff ff90 	bl	8001ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <SysTick_Config+0x40>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dce:	4b04      	ldr	r3, [pc, #16]	; (8001de0 <SysTick_Config+0x40>)
 8001dd0:	2207      	movs	r2, #7
 8001dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	e000e010 	.word	0xe000e010

08001de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff ff09 	bl	8001c04 <__NVIC_SetPriorityGrouping>
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	4603      	mov	r3, r0
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
 8001e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e0c:	f7ff ff1e 	bl	8001c4c <__NVIC_GetPriorityGrouping>
 8001e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	68b9      	ldr	r1, [r7, #8]
 8001e16:	6978      	ldr	r0, [r7, #20]
 8001e18:	f7ff ff90 	bl	8001d3c <NVIC_EncodePriority>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e22:	4611      	mov	r1, r2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff5f 	bl	8001ce8 <__NVIC_SetPriority>
}
 8001e2a:	bf00      	nop
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff11 	bl	8001c68 <__NVIC_EnableIRQ>
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	4603      	mov	r3, r0
 8001e56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ff1f 	bl	8001ca0 <__NVIC_DisableIRQ>
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ff94 	bl	8001da0 <SysTick_Config>
 8001e78:	4603      	mov	r3, r0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e90:	f7ff fe8a 	bl	8001ba8 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d101      	bne.n	8001ea0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e099      	b.n	8001fd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ec0:	e00f      	b.n	8001ee2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ec2:	f7ff fe71 	bl	8001ba8 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b05      	cmp	r3, #5
 8001ece:	d908      	bls.n	8001ee2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2203      	movs	r2, #3
 8001eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e078      	b.n	8001fd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1e8      	bne.n	8001ec2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	4b38      	ldr	r3, [pc, #224]	; (8001fdc <HAL_DMA_Init+0x158>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f38:	2b04      	cmp	r3, #4
 8001f3a:	d107      	bne.n	8001f4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f44:	4313      	orrs	r3, r2
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f023 0307 	bic.w	r3, r3, #7
 8001f62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d117      	bne.n	8001fa6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00e      	beq.n	8001fa6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 fb5d 	bl	8002648 <DMA_CheckFifoParam>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d008      	beq.n	8001fa6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2240      	movs	r2, #64	; 0x40
 8001f98:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e016      	b.n	8001fd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 fb16 	bl	80025e0 <DMA_CalcBaseAndBitshift>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fbc:	223f      	movs	r2, #63	; 0x3f
 8001fbe:	409a      	lsls	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	f010803f 	.word	0xf010803f

08001fe0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e050      	b.n	8002094 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d101      	bne.n	8002002 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001ffe:	2302      	movs	r3, #2
 8002000:	e048      	b.n	8002094 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 0201 	bic.w	r2, r2, #1
 8002010:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2200      	movs	r2, #0
 8002020:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2200      	movs	r2, #0
 8002028:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2200      	movs	r2, #0
 8002030:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2221      	movs	r2, #33	; 0x21
 8002040:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 facc 	bl	80025e0 <DMA_CalcBaseAndBitshift>
 8002048:	4603      	mov	r3, r0
 800204a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002074:	223f      	movs	r2, #63	; 0x3f
 8002076:	409a      	lsls	r2, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
 80020a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_DMA_Start_IT+0x26>
 80020be:	2302      	movs	r3, #2
 80020c0:	e040      	b.n	8002144 <HAL_DMA_Start_IT+0xa8>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d12f      	bne.n	8002136 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2202      	movs	r2, #2
 80020da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2200      	movs	r2, #0
 80020e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f000 fa4a 	bl	8002584 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f4:	223f      	movs	r2, #63	; 0x3f
 80020f6:	409a      	lsls	r2, r3
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0216 	orr.w	r2, r2, #22
 800210a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	2b00      	cmp	r3, #0
 8002112:	d007      	beq.n	8002124 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 0208 	orr.w	r2, r2, #8
 8002122:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0201 	orr.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e005      	b.n	8002142 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800213e:	2302      	movs	r3, #2
 8002140:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002142:	7dfb      	ldrb	r3, [r7, #23]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800215a:	f7ff fd25 	bl	8001ba8 <HAL_GetTick>
 800215e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b02      	cmp	r3, #2
 800216a:	d008      	beq.n	800217e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2280      	movs	r2, #128	; 0x80
 8002170:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e052      	b.n	8002224 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0216 	bic.w	r2, r2, #22
 800218c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	695a      	ldr	r2, [r3, #20]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800219c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d103      	bne.n	80021ae <HAL_DMA_Abort+0x62>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d007      	beq.n	80021be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0208 	bic.w	r2, r2, #8
 80021bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0201 	bic.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ce:	e013      	b.n	80021f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021d0:	f7ff fcea 	bl	8001ba8 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b05      	cmp	r3, #5
 80021dc:	d90c      	bls.n	80021f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2220      	movs	r2, #32
 80021e2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2203      	movs	r2, #3
 80021e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e015      	b.n	8002224 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1e4      	bne.n	80021d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220a:	223f      	movs	r2, #63	; 0x3f
 800220c:	409a      	lsls	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d004      	beq.n	800224a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2280      	movs	r2, #128	; 0x80
 8002244:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e00c      	b.n	8002264 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2205      	movs	r2, #5
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 0201 	bic.w	r2, r2, #1
 8002260:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
	...

08002270 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800227c:	4b8e      	ldr	r3, [pc, #568]	; (80024b8 <HAL_DMA_IRQHandler+0x248>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a8e      	ldr	r2, [pc, #568]	; (80024bc <HAL_DMA_IRQHandler+0x24c>)
 8002282:	fba2 2303 	umull	r2, r3, r2, r3
 8002286:	0a9b      	lsrs	r3, r3, #10
 8002288:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800229a:	2208      	movs	r2, #8
 800229c:	409a      	lsls	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d01a      	beq.n	80022dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d013      	beq.n	80022dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f022 0204 	bic.w	r2, r2, #4
 80022c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	2208      	movs	r2, #8
 80022ca:	409a      	lsls	r2, r3
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d4:	f043 0201 	orr.w	r2, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e0:	2201      	movs	r2, #1
 80022e2:	409a      	lsls	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d012      	beq.n	8002312 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fe:	2201      	movs	r2, #1
 8002300:	409a      	lsls	r2, r3
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800230a:	f043 0202 	orr.w	r2, r3, #2
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002316:	2204      	movs	r2, #4
 8002318:	409a      	lsls	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4013      	ands	r3, r2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d012      	beq.n	8002348 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00b      	beq.n	8002348 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	2204      	movs	r2, #4
 8002336:	409a      	lsls	r2, r3
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002340:	f043 0204 	orr.w	r2, r3, #4
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234c:	2210      	movs	r2, #16
 800234e:	409a      	lsls	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d043      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d03c      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	2210      	movs	r2, #16
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d018      	beq.n	80023b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d108      	bne.n	80023a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	2b00      	cmp	r3, #0
 8002394:	d024      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	4798      	blx	r3
 800239e:	e01f      	b.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	4798      	blx	r3
 80023b0:	e016      	b.n	80023e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d107      	bne.n	80023d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0208 	bic.w	r2, r2, #8
 80023ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e4:	2220      	movs	r2, #32
 80023e6:	409a      	lsls	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 808f 	beq.w	8002510 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 8087 	beq.w	8002510 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002406:	2220      	movs	r2, #32
 8002408:	409a      	lsls	r2, r3
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b05      	cmp	r3, #5
 8002418:	d136      	bne.n	8002488 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0216 	bic.w	r2, r2, #22
 8002428:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002438:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	2b00      	cmp	r3, #0
 8002440:	d103      	bne.n	800244a <HAL_DMA_IRQHandler+0x1da>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0208 	bic.w	r2, r2, #8
 8002458:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245e:	223f      	movs	r2, #63	; 0x3f
 8002460:	409a      	lsls	r2, r3
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800247a:	2b00      	cmp	r3, #0
 800247c:	d07e      	beq.n	800257c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	4798      	blx	r3
        }
        return;
 8002486:	e079      	b.n	800257c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d01d      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10d      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d031      	beq.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	4798      	blx	r3
 80024b4:	e02c      	b.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
 80024b6:	bf00      	nop
 80024b8:	20000000 	.word	0x20000000
 80024bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d023      	beq.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	4798      	blx	r3
 80024d0:	e01e      	b.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10f      	bne.n	8002500 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0210 	bic.w	r2, r2, #16
 80024ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002514:	2b00      	cmp	r3, #0
 8002516:	d032      	beq.n	800257e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d022      	beq.n	800256a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2205      	movs	r2, #5
 8002528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0201 	bic.w	r2, r2, #1
 800253a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	3301      	adds	r3, #1
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	429a      	cmp	r2, r3
 8002546:	d307      	bcc.n	8002558 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f2      	bne.n	800253c <HAL_DMA_IRQHandler+0x2cc>
 8002556:	e000      	b.n	800255a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002558:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	4798      	blx	r3
 800257a:	e000      	b.n	800257e <HAL_DMA_IRQHandler+0x30e>
        return;
 800257c:	bf00      	nop
    }
  }
}
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b40      	cmp	r3, #64	; 0x40
 80025b0:	d108      	bne.n	80025c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025c2:	e007      	b.n	80025d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	60da      	str	r2, [r3, #12]
}
 80025d4:	bf00      	nop
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr
	...

080025e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	3b10      	subs	r3, #16
 80025f0:	4a13      	ldr	r2, [pc, #76]	; (8002640 <DMA_CalcBaseAndBitshift+0x60>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	091b      	lsrs	r3, r3, #4
 80025f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025fa:	4a12      	ldr	r2, [pc, #72]	; (8002644 <DMA_CalcBaseAndBitshift+0x64>)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4413      	add	r3, r2
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b03      	cmp	r3, #3
 800260c:	d909      	bls.n	8002622 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002616:	f023 0303 	bic.w	r3, r3, #3
 800261a:	1d1a      	adds	r2, r3, #4
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	659a      	str	r2, [r3, #88]	; 0x58
 8002620:	e007      	b.n	8002632 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800262a:	f023 0303 	bic.w	r3, r3, #3
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002636:	4618      	mov	r0, r3
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr
 8002640:	aaaaaaab 	.word	0xaaaaaaab
 8002644:	0800d9f8 	.word	0x0800d9f8

08002648 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002658:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11f      	bne.n	80026a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b03      	cmp	r3, #3
 8002666:	d856      	bhi.n	8002716 <DMA_CheckFifoParam+0xce>
 8002668:	a201      	add	r2, pc, #4	; (adr r2, 8002670 <DMA_CheckFifoParam+0x28>)
 800266a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800266e:	bf00      	nop
 8002670:	08002681 	.word	0x08002681
 8002674:	08002693 	.word	0x08002693
 8002678:	08002681 	.word	0x08002681
 800267c:	08002717 	.word	0x08002717
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002684:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d046      	beq.n	800271a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002690:	e043      	b.n	800271a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002696:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800269a:	d140      	bne.n	800271e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026a0:	e03d      	b.n	800271e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026aa:	d121      	bne.n	80026f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d837      	bhi.n	8002722 <DMA_CheckFifoParam+0xda>
 80026b2:	a201      	add	r2, pc, #4	; (adr r2, 80026b8 <DMA_CheckFifoParam+0x70>)
 80026b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b8:	080026c9 	.word	0x080026c9
 80026bc:	080026cf 	.word	0x080026cf
 80026c0:	080026c9 	.word	0x080026c9
 80026c4:	080026e1 	.word	0x080026e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]
      break;
 80026cc:	e030      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d025      	beq.n	8002726 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026de:	e022      	b.n	8002726 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026e8:	d11f      	bne.n	800272a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026ee:	e01c      	b.n	800272a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d903      	bls.n	80026fe <DMA_CheckFifoParam+0xb6>
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d003      	beq.n	8002704 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80026fc:	e018      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	73fb      	strb	r3, [r7, #15]
      break;
 8002702:	e015      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002708:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d00e      	beq.n	800272e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
      break;
 8002714:	e00b      	b.n	800272e <DMA_CheckFifoParam+0xe6>
      break;
 8002716:	bf00      	nop
 8002718:	e00a      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      break;
 800271a:	bf00      	nop
 800271c:	e008      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      break;
 800271e:	bf00      	nop
 8002720:	e006      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      break;
 8002722:	bf00      	nop
 8002724:	e004      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      break;
 8002726:	bf00      	nop
 8002728:	e002      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      break;   
 800272a:	bf00      	nop
 800272c:	e000      	b.n	8002730 <DMA_CheckFifoParam+0xe8>
      break;
 800272e:	bf00      	nop
    }
  } 
  
  return status; 
 8002730:	7bfb      	ldrb	r3, [r7, #15]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800273c:	b480      	push	{r7}
 800273e:	b087      	sub	sp, #28
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800274a:	e16f      	b.n	8002a2c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	2101      	movs	r1, #1
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	fa01 f303 	lsl.w	r3, r1, r3
 8002758:	4013      	ands	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 8161 	beq.w	8002a26 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0303 	and.w	r3, r3, #3
 800276c:	2b01      	cmp	r3, #1
 800276e:	d005      	beq.n	800277c <HAL_GPIO_Init+0x40>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d130      	bne.n	80027de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	2203      	movs	r2, #3
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027b2:	2201      	movs	r2, #1
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43db      	mvns	r3, r3
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	4013      	ands	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	091b      	lsrs	r3, r3, #4
 80027c8:	f003 0201 	and.w	r2, r3, #1
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	2b03      	cmp	r3, #3
 80027e8:	d017      	beq.n	800281a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	2203      	movs	r2, #3
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43db      	mvns	r3, r3
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4013      	ands	r3, r2
 8002800:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	689a      	ldr	r2, [r3, #8]
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	fa02 f303 	lsl.w	r3, r2, r3
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d123      	bne.n	800286e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	08da      	lsrs	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3208      	adds	r2, #8
 800282e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002832:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	220f      	movs	r2, #15
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4013      	ands	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	691a      	ldr	r2, [r3, #16]
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	4313      	orrs	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	08da      	lsrs	r2, r3, #3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3208      	adds	r2, #8
 8002868:	6939      	ldr	r1, [r7, #16]
 800286a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	2203      	movs	r2, #3
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f003 0203 	and.w	r2, r3, #3
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	4313      	orrs	r3, r2
 800289a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f000 80bb 	beq.w	8002a26 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028b0:	2300      	movs	r3, #0
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	4b64      	ldr	r3, [pc, #400]	; (8002a48 <HAL_GPIO_Init+0x30c>)
 80028b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b8:	4a63      	ldr	r2, [pc, #396]	; (8002a48 <HAL_GPIO_Init+0x30c>)
 80028ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028be:	6453      	str	r3, [r2, #68]	; 0x44
 80028c0:	4b61      	ldr	r3, [pc, #388]	; (8002a48 <HAL_GPIO_Init+0x30c>)
 80028c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028cc:	4a5f      	ldr	r2, [pc, #380]	; (8002a4c <HAL_GPIO_Init+0x310>)
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	089b      	lsrs	r3, r3, #2
 80028d2:	3302      	adds	r3, #2
 80028d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	220f      	movs	r2, #15
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a57      	ldr	r2, [pc, #348]	; (8002a50 <HAL_GPIO_Init+0x314>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d031      	beq.n	800295c <HAL_GPIO_Init+0x220>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a56      	ldr	r2, [pc, #344]	; (8002a54 <HAL_GPIO_Init+0x318>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d02b      	beq.n	8002958 <HAL_GPIO_Init+0x21c>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a55      	ldr	r2, [pc, #340]	; (8002a58 <HAL_GPIO_Init+0x31c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d025      	beq.n	8002954 <HAL_GPIO_Init+0x218>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a54      	ldr	r2, [pc, #336]	; (8002a5c <HAL_GPIO_Init+0x320>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d01f      	beq.n	8002950 <HAL_GPIO_Init+0x214>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a53      	ldr	r2, [pc, #332]	; (8002a60 <HAL_GPIO_Init+0x324>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d019      	beq.n	800294c <HAL_GPIO_Init+0x210>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a52      	ldr	r2, [pc, #328]	; (8002a64 <HAL_GPIO_Init+0x328>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d013      	beq.n	8002948 <HAL_GPIO_Init+0x20c>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a51      	ldr	r2, [pc, #324]	; (8002a68 <HAL_GPIO_Init+0x32c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d00d      	beq.n	8002944 <HAL_GPIO_Init+0x208>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a50      	ldr	r2, [pc, #320]	; (8002a6c <HAL_GPIO_Init+0x330>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d007      	beq.n	8002940 <HAL_GPIO_Init+0x204>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a4f      	ldr	r2, [pc, #316]	; (8002a70 <HAL_GPIO_Init+0x334>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d101      	bne.n	800293c <HAL_GPIO_Init+0x200>
 8002938:	2308      	movs	r3, #8
 800293a:	e010      	b.n	800295e <HAL_GPIO_Init+0x222>
 800293c:	2309      	movs	r3, #9
 800293e:	e00e      	b.n	800295e <HAL_GPIO_Init+0x222>
 8002940:	2307      	movs	r3, #7
 8002942:	e00c      	b.n	800295e <HAL_GPIO_Init+0x222>
 8002944:	2306      	movs	r3, #6
 8002946:	e00a      	b.n	800295e <HAL_GPIO_Init+0x222>
 8002948:	2305      	movs	r3, #5
 800294a:	e008      	b.n	800295e <HAL_GPIO_Init+0x222>
 800294c:	2304      	movs	r3, #4
 800294e:	e006      	b.n	800295e <HAL_GPIO_Init+0x222>
 8002950:	2303      	movs	r3, #3
 8002952:	e004      	b.n	800295e <HAL_GPIO_Init+0x222>
 8002954:	2302      	movs	r3, #2
 8002956:	e002      	b.n	800295e <HAL_GPIO_Init+0x222>
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <HAL_GPIO_Init+0x222>
 800295c:	2300      	movs	r3, #0
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	f002 0203 	and.w	r2, r2, #3
 8002964:	0092      	lsls	r2, r2, #2
 8002966:	4093      	lsls	r3, r2
 8002968:	461a      	mov	r2, r3
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4313      	orrs	r3, r2
 800296e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002970:	4936      	ldr	r1, [pc, #216]	; (8002a4c <HAL_GPIO_Init+0x310>)
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	089b      	lsrs	r3, r3, #2
 8002976:	3302      	adds	r3, #2
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800297e:	4b3d      	ldr	r3, [pc, #244]	; (8002a74 <HAL_GPIO_Init+0x338>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	43db      	mvns	r3, r3
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4013      	ands	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4313      	orrs	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80029a2:	4a34      	ldr	r2, [pc, #208]	; (8002a74 <HAL_GPIO_Init+0x338>)
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80029a8:	4b32      	ldr	r3, [pc, #200]	; (8002a74 <HAL_GPIO_Init+0x338>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4013      	ands	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80029cc:	4a29      	ldr	r2, [pc, #164]	; (8002a74 <HAL_GPIO_Init+0x338>)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029d2:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <HAL_GPIO_Init+0x338>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	43db      	mvns	r3, r3
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4013      	ands	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80029f6:	4a1f      	ldr	r2, [pc, #124]	; (8002a74 <HAL_GPIO_Init+0x338>)
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029fc:	4b1d      	ldr	r3, [pc, #116]	; (8002a74 <HAL_GPIO_Init+0x338>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	43db      	mvns	r3, r3
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d003      	beq.n	8002a20 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002a20:	4a14      	ldr	r2, [pc, #80]	; (8002a74 <HAL_GPIO_Init+0x338>)
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	fa22 f303 	lsr.w	r3, r2, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f47f ae88 	bne.w	800274c <HAL_GPIO_Init+0x10>
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	371c      	adds	r7, #28
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	40013800 	.word	0x40013800
 8002a50:	40020000 	.word	0x40020000
 8002a54:	40020400 	.word	0x40020400
 8002a58:	40020800 	.word	0x40020800
 8002a5c:	40020c00 	.word	0x40020c00
 8002a60:	40021000 	.word	0x40021000
 8002a64:	40021400 	.word	0x40021400
 8002a68:	40021800 	.word	0x40021800
 8002a6c:	40021c00 	.word	0x40021c00
 8002a70:	40022000 	.word	0x40022000
 8002a74:	40013c00 	.word	0x40013c00

08002a78 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002a86:	e0d1      	b.n	8002c2c <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002a88:	2201      	movs	r2, #1
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	4013      	ands	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80c4 	beq.w	8002c26 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002a9e:	4a6a      	ldr	r2, [pc, #424]	; (8002c48 <HAL_GPIO_DeInit+0x1d0>)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	089b      	lsrs	r3, r3, #2
 8002aa4:	3302      	adds	r3, #2
 8002aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aaa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	220f      	movs	r2, #15
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	4013      	ands	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a62      	ldr	r2, [pc, #392]	; (8002c4c <HAL_GPIO_DeInit+0x1d4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d031      	beq.n	8002b2c <HAL_GPIO_DeInit+0xb4>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a61      	ldr	r2, [pc, #388]	; (8002c50 <HAL_GPIO_DeInit+0x1d8>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d02b      	beq.n	8002b28 <HAL_GPIO_DeInit+0xb0>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a60      	ldr	r2, [pc, #384]	; (8002c54 <HAL_GPIO_DeInit+0x1dc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d025      	beq.n	8002b24 <HAL_GPIO_DeInit+0xac>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a5f      	ldr	r2, [pc, #380]	; (8002c58 <HAL_GPIO_DeInit+0x1e0>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d01f      	beq.n	8002b20 <HAL_GPIO_DeInit+0xa8>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a5e      	ldr	r2, [pc, #376]	; (8002c5c <HAL_GPIO_DeInit+0x1e4>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d019      	beq.n	8002b1c <HAL_GPIO_DeInit+0xa4>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a5d      	ldr	r2, [pc, #372]	; (8002c60 <HAL_GPIO_DeInit+0x1e8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d013      	beq.n	8002b18 <HAL_GPIO_DeInit+0xa0>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a5c      	ldr	r2, [pc, #368]	; (8002c64 <HAL_GPIO_DeInit+0x1ec>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d00d      	beq.n	8002b14 <HAL_GPIO_DeInit+0x9c>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a5b      	ldr	r2, [pc, #364]	; (8002c68 <HAL_GPIO_DeInit+0x1f0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d007      	beq.n	8002b10 <HAL_GPIO_DeInit+0x98>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a5a      	ldr	r2, [pc, #360]	; (8002c6c <HAL_GPIO_DeInit+0x1f4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d101      	bne.n	8002b0c <HAL_GPIO_DeInit+0x94>
 8002b08:	2308      	movs	r3, #8
 8002b0a:	e010      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b0c:	2309      	movs	r3, #9
 8002b0e:	e00e      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b10:	2307      	movs	r3, #7
 8002b12:	e00c      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b14:	2306      	movs	r3, #6
 8002b16:	e00a      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b18:	2305      	movs	r3, #5
 8002b1a:	e008      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b1c:	2304      	movs	r3, #4
 8002b1e:	e006      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b20:	2303      	movs	r3, #3
 8002b22:	e004      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e002      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_GPIO_DeInit+0xb6>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	f002 0203 	and.w	r2, r2, #3
 8002b34:	0092      	lsls	r2, r2, #2
 8002b36:	fa03 f202 	lsl.w	r2, r3, r2
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d132      	bne.n	8002ba6 <HAL_GPIO_DeInit+0x12e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b40:	4b4b      	ldr	r3, [pc, #300]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	43db      	mvns	r3, r3
 8002b48:	4949      	ldr	r1, [pc, #292]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b4e:	4b48      	ldr	r3, [pc, #288]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	4946      	ldr	r1, [pc, #280]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b58:	4013      	ands	r3, r2
 8002b5a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b5c:	4b44      	ldr	r3, [pc, #272]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	4942      	ldr	r1, [pc, #264]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b6a:	4b41      	ldr	r3, [pc, #260]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	493f      	ldr	r1, [pc, #252]	; (8002c70 <HAL_GPIO_DeInit+0x1f8>)
 8002b74:	4013      	ands	r3, r2
 8002b76:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	220f      	movs	r2, #15
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002b88:	4a2f      	ldr	r2, [pc, #188]	; (8002c48 <HAL_GPIO_DeInit+0x1d0>)
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	089b      	lsrs	r3, r3, #2
 8002b8e:	3302      	adds	r3, #2
 8002b90:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	43da      	mvns	r2, r3
 8002b98:	482b      	ldr	r0, [pc, #172]	; (8002c48 <HAL_GPIO_DeInit+0x1d0>)
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	400a      	ands	r2, r1
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	2103      	movs	r1, #3
 8002bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u));
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	08da      	lsrs	r2, r3, #3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3208      	adds	r2, #8
 8002bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	220f      	movs	r2, #15
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	08d2      	lsrs	r2, r2, #3
 8002bdc:	4019      	ands	r1, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3208      	adds	r2, #8
 8002be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68da      	ldr	r2, [r3, #12]
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	2103      	movs	r1, #3
 8002bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	2101      	movs	r1, #1
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	fa01 f303 	lsl.w	r3, r1, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	401a      	ands	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	2103      	movs	r1, #3
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	401a      	ands	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	fa22 f303 	lsr.w	r3, r2, r3
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f47f af27 	bne.w	8002a88 <HAL_GPIO_DeInit+0x10>
  }
}
 8002c3a:	bf00      	nop
 8002c3c:	bf00      	nop
 8002c3e:	371c      	adds	r7, #28
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40013800 	.word	0x40013800
 8002c4c:	40020000 	.word	0x40020000
 8002c50:	40020400 	.word	0x40020400
 8002c54:	40020800 	.word	0x40020800
 8002c58:	40020c00 	.word	0x40020c00
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	40021400 	.word	0x40021400
 8002c64:	40021800 	.word	0x40021800
 8002c68:	40021c00 	.word	0x40021c00
 8002c6c:	40022000 	.word	0x40022000
 8002c70:	40013c00 	.word	0x40013c00

08002c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	807b      	strh	r3, [r7, #2]
 8002c80:	4613      	mov	r3, r2
 8002c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c84:	787b      	ldrb	r3, [r7, #1]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c8a:	887a      	ldrh	r2, [r7, #2]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c90:	e003      	b.n	8002c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c92:	887b      	ldrh	r3, [r7, #2]
 8002c94:	041a      	lsls	r2, r3, #16
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	619a      	str	r2, [r3, #24]
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cb6:	887a      	ldrh	r2, [r7, #2]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	041a      	lsls	r2, r3, #16
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	43d9      	mvns	r1, r3
 8002cc2:	887b      	ldrh	r3, [r7, #2]
 8002cc4:	400b      	ands	r3, r1
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	619a      	str	r2, [r3, #24]
}
 8002ccc:	bf00      	nop
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002cd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cd8:	b08f      	sub	sp, #60	; 0x3c
 8002cda:	af0a      	add	r7, sp, #40	; 0x28
 8002cdc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e10f      	b.n	8002f08 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d106      	bne.n	8002d08 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f005 fe70 	bl	80089e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d102      	bne.n	8002d22 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f002 fd38 	bl	800579c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	603b      	str	r3, [r7, #0]
 8002d32:	687e      	ldr	r6, [r7, #4]
 8002d34:	466d      	mov	r5, sp
 8002d36:	f106 0410 	add.w	r4, r6, #16
 8002d3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d46:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d4a:	1d33      	adds	r3, r6, #4
 8002d4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d4e:	6838      	ldr	r0, [r7, #0]
 8002d50:	f002 fc1a 	bl	8005588 <USB_CoreInit>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e0d0      	b.n	8002f08 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f002 fd25 	bl	80057bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d72:	2300      	movs	r3, #0
 8002d74:	73fb      	strb	r3, [r7, #15]
 8002d76:	e04a      	b.n	8002e0e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d78:	7bfa      	ldrb	r2, [r7, #15]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	333d      	adds	r3, #61	; 0x3d
 8002d88:	2201      	movs	r2, #1
 8002d8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d8c:	7bfa      	ldrb	r2, [r7, #15]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	333c      	adds	r3, #60	; 0x3c
 8002d9c:	7bfa      	ldrb	r2, [r7, #15]
 8002d9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002da0:	7bfa      	ldrb	r2, [r7, #15]
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	b298      	uxth	r0, r3
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	3342      	adds	r3, #66	; 0x42
 8002db4:	4602      	mov	r2, r0
 8002db6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002db8:	7bfa      	ldrb	r2, [r7, #15]
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	333f      	adds	r3, #63	; 0x3f
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002dcc:	7bfa      	ldrb	r2, [r7, #15]
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	1a9b      	subs	r3, r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	3344      	adds	r3, #68	; 0x44
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002de0:	7bfa      	ldrb	r2, [r7, #15]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3348      	adds	r3, #72	; 0x48
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002df4:	7bfa      	ldrb	r2, [r7, #15]
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	1a9b      	subs	r3, r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	3350      	adds	r3, #80	; 0x50
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	73fb      	strb	r3, [r7, #15]
 8002e0e:	7bfa      	ldrb	r2, [r7, #15]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d3af      	bcc.n	8002d78 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e18:	2300      	movs	r3, #0
 8002e1a:	73fb      	strb	r3, [r7, #15]
 8002e1c:	e044      	b.n	8002ea8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002e1e:	7bfa      	ldrb	r2, [r7, #15]
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	1a9b      	subs	r3, r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002e30:	2200      	movs	r2, #0
 8002e32:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e34:	7bfa      	ldrb	r2, [r7, #15]
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	1a9b      	subs	r3, r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002e46:	7bfa      	ldrb	r2, [r7, #15]
 8002e48:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e4a:	7bfa      	ldrb	r2, [r7, #15]
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	1a9b      	subs	r3, r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	440b      	add	r3, r1
 8002e58:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e60:	7bfa      	ldrb	r2, [r7, #15]
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	1a9b      	subs	r3, r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e76:	7bfa      	ldrb	r2, [r7, #15]
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	1a9b      	subs	r3, r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002e88:	2200      	movs	r2, #0
 8002e8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e8c:	7bfa      	ldrb	r2, [r7, #15]
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	4613      	mov	r3, r2
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	73fb      	strb	r3, [r7, #15]
 8002ea8:	7bfa      	ldrb	r2, [r7, #15]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d3b5      	bcc.n	8002e1e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	687e      	ldr	r6, [r7, #4]
 8002eba:	466d      	mov	r5, sp
 8002ebc:	f106 0410 	add.w	r4, r6, #16
 8002ec0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ec2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ec4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ec6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ec8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ecc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ed0:	1d33      	adds	r3, r6, #4
 8002ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ed4:	6838      	ldr	r0, [r7, #0]
 8002ed6:	f002 fcbd 	bl	8005854 <USB_DevInit>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d005      	beq.n	8002eec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e00d      	b.n	8002f08 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f003 fd2e 	bl	8006962 <USB_DevDisconnect>

  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f10 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_PCD_Start+0x16>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e012      	b.n	8002f4c <HAL_PCD_Start+0x3c>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f002 fc22 	bl	800577c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f003 fcf0 	bl	8006922 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b08d      	sub	sp, #52	; 0x34
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f62:	6a3b      	ldr	r3, [r7, #32]
 8002f64:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f003 fda7 	bl	8006abe <USB_GetMode>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 838f 	bne.w	8003696 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f003 fd10 	bl	80069a2 <USB_ReadInterrupts>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 8385 	beq.w	8003694 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f003 fd07 	bl	80069a2 <USB_ReadInterrupts>
 8002f94:	4603      	mov	r3, r0
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d107      	bne.n	8002fae <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695a      	ldr	r2, [r3, #20]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f002 0202 	and.w	r2, r2, #2
 8002fac:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f003 fcf5 	bl	80069a2 <USB_ReadInterrupts>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b10      	cmp	r3, #16
 8002fc0:	d161      	bne.n	8003086 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699a      	ldr	r2, [r3, #24]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0210 	bic.w	r2, r2, #16
 8002fd0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	f003 020f 	and.w	r2, r3, #15
 8002fde:	4613      	mov	r3, r2
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	4413      	add	r3, r2
 8002fee:	3304      	adds	r3, #4
 8002ff0:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	0c5b      	lsrs	r3, r3, #17
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d124      	bne.n	8003048 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003004:	4013      	ands	r3, r2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d035      	beq.n	8003076 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003018:	b29b      	uxth	r3, r3
 800301a:	461a      	mov	r2, r3
 800301c:	6a38      	ldr	r0, [r7, #32]
 800301e:	f003 fb32 	bl	8006686 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	091b      	lsrs	r3, r3, #4
 800302a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800302e:	441a      	add	r2, r3
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	699a      	ldr	r2, [r3, #24]
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	091b      	lsrs	r3, r3, #4
 800303c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003040:	441a      	add	r2, r3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	619a      	str	r2, [r3, #24]
 8003046:	e016      	b.n	8003076 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	0c5b      	lsrs	r3, r3, #17
 800304c:	f003 030f 	and.w	r3, r3, #15
 8003050:	2b06      	cmp	r3, #6
 8003052:	d110      	bne.n	8003076 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800305a:	2208      	movs	r2, #8
 800305c:	4619      	mov	r1, r3
 800305e:	6a38      	ldr	r0, [r7, #32]
 8003060:	f003 fb11 	bl	8006686 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	699a      	ldr	r2, [r3, #24]
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003070:	441a      	add	r2, r3
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699a      	ldr	r2, [r3, #24]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0210 	orr.w	r2, r2, #16
 8003084:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f003 fc89 	bl	80069a2 <USB_ReadInterrupts>
 8003090:	4603      	mov	r3, r0
 8003092:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003096:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800309a:	d16e      	bne.n	800317a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f003 fc8e 	bl	80069c6 <USB_ReadDevAllOutEpInterrupt>
 80030aa:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80030ac:	e062      	b.n	8003174 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80030ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d057      	beq.n	8003168 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	4611      	mov	r1, r2
 80030c2:	4618      	mov	r0, r3
 80030c4:	f003 fcb1 	bl	8006a2a <USB_ReadDevOutEPInterrupt>
 80030c8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00c      	beq.n	80030ee <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	015a      	lsls	r2, r3, #5
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	4413      	add	r3, r2
 80030dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030e0:	461a      	mov	r2, r3
 80030e2:	2301      	movs	r3, #1
 80030e4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80030e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 fda1 	bl	8003c30 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	f003 0308 	and.w	r3, r3, #8
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00c      	beq.n	8003112 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80030f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fa:	015a      	lsls	r2, r3, #5
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	4413      	add	r3, r2
 8003100:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003104:	461a      	mov	r2, r3
 8003106:	2308      	movs	r3, #8
 8003108:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800310a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f000 fe9b 	bl	8003e48 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f003 0310 	and.w	r3, r3, #16
 8003118:	2b00      	cmp	r3, #0
 800311a:	d008      	beq.n	800312e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	015a      	lsls	r2, r3, #5
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	4413      	add	r3, r2
 8003124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003128:	461a      	mov	r2, r3
 800312a:	2310      	movs	r3, #16
 800312c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b00      	cmp	r3, #0
 8003136:	d008      	beq.n	800314a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	015a      	lsls	r2, r3, #5
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	4413      	add	r3, r2
 8003140:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003144:	461a      	mov	r2, r3
 8003146:	2320      	movs	r3, #32
 8003148:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d009      	beq.n	8003168 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	015a      	lsls	r2, r3, #5
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	4413      	add	r3, r2
 800315c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003160:	461a      	mov	r2, r3
 8003162:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003166:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316a:	3301      	adds	r3, #1
 800316c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800316e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003170:	085b      	lsrs	r3, r3, #1
 8003172:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003176:	2b00      	cmp	r3, #0
 8003178:	d199      	bne.n	80030ae <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f003 fc0f 	bl	80069a2 <USB_ReadInterrupts>
 8003184:	4603      	mov	r3, r0
 8003186:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800318a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800318e:	f040 80c0 	bne.w	8003312 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f003 fc2e 	bl	80069f8 <USB_ReadDevAllInEpInterrupt>
 800319c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80031a2:	e0b2      	b.n	800330a <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80031a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f000 80a7 	beq.w	80032fe <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	4611      	mov	r1, r2
 80031ba:	4618      	mov	r0, r3
 80031bc:	f003 fc52 	bl	8006a64 <USB_ReadDevInEPInterrupt>
 80031c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d057      	beq.n	800327c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	2201      	movs	r2, #1
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69f9      	ldr	r1, [r7, #28]
 80031e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80031ec:	4013      	ands	r3, r2
 80031ee:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	015a      	lsls	r2, r3, #5
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	4413      	add	r3, r2
 80031f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031fc:	461a      	mov	r2, r3
 80031fe:	2301      	movs	r3, #1
 8003200:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d132      	bne.n	8003270 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800320e:	4613      	mov	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	1a9b      	subs	r3, r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	440b      	add	r3, r1
 8003218:	3348      	adds	r3, #72	; 0x48
 800321a:	6819      	ldr	r1, [r3, #0]
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003220:	4613      	mov	r3, r2
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	1a9b      	subs	r3, r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4403      	add	r3, r0
 800322a:	3344      	adds	r3, #68	; 0x44
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4419      	add	r1, r3
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003234:	4613      	mov	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	1a9b      	subs	r3, r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4403      	add	r3, r0
 800323e:	3348      	adds	r3, #72	; 0x48
 8003240:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	2b00      	cmp	r3, #0
 8003246:	d113      	bne.n	8003270 <HAL_PCD_IRQHandler+0x31c>
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800324c:	4613      	mov	r3, r2
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	3350      	adds	r3, #80	; 0x50
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d108      	bne.n	8003270 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6818      	ldr	r0, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003268:	461a      	mov	r2, r3
 800326a:	2101      	movs	r1, #1
 800326c:	f003 fc56 	bl	8006b1c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003272:	b2db      	uxtb	r3, r3
 8003274:	4619      	mov	r1, r3
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f005 fc37 	bl	8008aea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	f003 0308 	and.w	r3, r3, #8
 8003282:	2b00      	cmp	r3, #0
 8003284:	d008      	beq.n	8003298 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003288:	015a      	lsls	r2, r3, #5
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	4413      	add	r3, r2
 800328e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003292:	461a      	mov	r2, r3
 8003294:	2308      	movs	r3, #8
 8003296:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	f003 0310 	and.w	r3, r3, #16
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d008      	beq.n	80032b4 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	015a      	lsls	r2, r3, #5
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	4413      	add	r3, r2
 80032aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032ae:	461a      	mov	r2, r3
 80032b0:	2310      	movs	r3, #16
 80032b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d008      	beq.n	80032d0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	015a      	lsls	r2, r3, #5
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	4413      	add	r3, r2
 80032c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032ca:	461a      	mov	r2, r3
 80032cc:	2340      	movs	r3, #64	; 0x40
 80032ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d008      	beq.n	80032ec <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80032da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032dc:	015a      	lsls	r2, r3, #5
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	4413      	add	r3, r2
 80032e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032e6:	461a      	mov	r2, r3
 80032e8:	2302      	movs	r3, #2
 80032ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80032f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 fc0c 	bl	8003b16 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	3301      	adds	r3, #1
 8003302:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003306:	085b      	lsrs	r3, r3, #1
 8003308:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	2b00      	cmp	r3, #0
 800330e:	f47f af49 	bne.w	80031a4 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f003 fb43 	bl	80069a2 <USB_ReadInterrupts>
 800331c:	4603      	mov	r3, r0
 800331e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003322:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003326:	d114      	bne.n	8003352 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	69fa      	ldr	r2, [r7, #28]
 8003332:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003336:	f023 0301 	bic.w	r3, r3, #1
 800333a:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f005 fc4b 	bl	8008bd8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695a      	ldr	r2, [r3, #20]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003350:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f003 fb23 	bl	80069a2 <USB_ReadInterrupts>
 800335c:	4603      	mov	r3, r0
 800335e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003362:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003366:	d112      	bne.n	800338e <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	2b01      	cmp	r3, #1
 8003376:	d102      	bne.n	800337e <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f005 fc07 	bl	8008b8c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	695a      	ldr	r2, [r3, #20]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800338c:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f003 fb05 	bl	80069a2 <USB_ReadInterrupts>
 8003398:	4603      	mov	r3, r0
 800339a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800339e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033a2:	f040 80c7 	bne.w	8003534 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	69fa      	ldr	r2, [r7, #28]
 80033b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2110      	movs	r1, #16
 80033c0:	4618      	mov	r0, r3
 80033c2:	f002 fbab 	bl	8005b1c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033c6:	2300      	movs	r3, #0
 80033c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033ca:	e056      	b.n	800347a <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80033cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033d8:	461a      	mov	r2, r3
 80033da:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80033de:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80033e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e2:	015a      	lsls	r2, r3, #5
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	4413      	add	r3, r2
 80033e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033f0:	0151      	lsls	r1, r2, #5
 80033f2:	69fa      	ldr	r2, [r7, #28]
 80033f4:	440a      	add	r2, r1
 80033f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80033fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80033fe:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	4413      	add	r3, r2
 8003408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003410:	0151      	lsls	r1, r2, #5
 8003412:	69fa      	ldr	r2, [r7, #28]
 8003414:	440a      	add	r2, r1
 8003416:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800341a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800341e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003422:	015a      	lsls	r2, r3, #5
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	4413      	add	r3, r2
 8003428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800342c:	461a      	mov	r2, r3
 800342e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003432:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003436:	015a      	lsls	r2, r3, #5
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	4413      	add	r3, r2
 800343c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003444:	0151      	lsls	r1, r2, #5
 8003446:	69fa      	ldr	r2, [r7, #28]
 8003448:	440a      	add	r2, r1
 800344a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800344e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003452:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003456:	015a      	lsls	r2, r3, #5
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	4413      	add	r3, r2
 800345c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003464:	0151      	lsls	r1, r2, #5
 8003466:	69fa      	ldr	r2, [r7, #28]
 8003468:	440a      	add	r2, r1
 800346a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800346e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003472:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003476:	3301      	adds	r3, #1
 8003478:	62fb      	str	r3, [r7, #44]	; 0x2c
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003480:	429a      	cmp	r2, r3
 8003482:	d3a3      	bcc.n	80033cc <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800348a:	69db      	ldr	r3, [r3, #28]
 800348c:	69fa      	ldr	r2, [r7, #28]
 800348e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003492:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003496:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349c:	2b00      	cmp	r3, #0
 800349e:	d016      	beq.n	80034ce <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034aa:	69fa      	ldr	r2, [r7, #28]
 80034ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034b0:	f043 030b 	orr.w	r3, r3, #11
 80034b4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c0:	69fa      	ldr	r2, [r7, #28]
 80034c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034c6:	f043 030b 	orr.w	r3, r3, #11
 80034ca:	6453      	str	r3, [r2, #68]	; 0x44
 80034cc:	e015      	b.n	80034fa <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	69fa      	ldr	r2, [r7, #28]
 80034d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80034e0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80034e4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	69fa      	ldr	r2, [r7, #28]
 80034f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034f4:	f043 030b 	orr.w	r3, r3, #11
 80034f8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	69fa      	ldr	r2, [r7, #28]
 8003504:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003508:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800350c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6818      	ldr	r0, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800351e:	461a      	mov	r2, r3
 8003520:	f003 fafc 	bl	8006b1c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695a      	ldr	r2, [r3, #20]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003532:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4618      	mov	r0, r3
 800353a:	f003 fa32 	bl	80069a2 <USB_ReadInterrupts>
 800353e:	4603      	mov	r3, r0
 8003540:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003548:	d124      	bne.n	8003594 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f003 fac2 	bl	8006ad8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f002 fb3b 	bl	8005bd4 <USB_GetDevSpeed>
 800355e:	4603      	mov	r3, r0
 8003560:	461a      	mov	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681c      	ldr	r4, [r3, #0]
 800356a:	f001 f909 	bl	8004780 <HAL_RCC_GetHCLKFreq>
 800356e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003574:	b2db      	uxtb	r3, r3
 8003576:	461a      	mov	r2, r3
 8003578:	4620      	mov	r0, r4
 800357a:	f002 f85d 	bl	8005638 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f005 fadb 	bl	8008b3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	695a      	ldr	r2, [r3, #20]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003592:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f003 fa02 	bl	80069a2 <USB_ReadInterrupts>
 800359e:	4603      	mov	r3, r0
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d10a      	bne.n	80035be <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f005 fab8 	bl	8008b1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695a      	ldr	r2, [r3, #20]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f002 0208 	and.w	r2, r2, #8
 80035bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f003 f9ed 	bl	80069a2 <USB_ReadInterrupts>
 80035c8:	4603      	mov	r3, r0
 80035ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035d2:	d10f      	bne.n	80035f4 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80035d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	4619      	mov	r1, r3
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f005 fb1a 	bl	8008c18 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695a      	ldr	r2, [r3, #20]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80035f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f003 f9d2 	bl	80069a2 <USB_ReadInterrupts>
 80035fe:	4603      	mov	r3, r0
 8003600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003604:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003608:	d10f      	bne.n	800362a <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	b2db      	uxtb	r3, r3
 8003612:	4619      	mov	r1, r3
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f005 faed 	bl	8008bf4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003628:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f003 f9b7 	bl	80069a2 <USB_ReadInterrupts>
 8003634:	4603      	mov	r3, r0
 8003636:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800363a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800363e:	d10a      	bne.n	8003656 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f005 fafb 	bl	8008c3c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695a      	ldr	r2, [r3, #20]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003654:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f003 f9a1 	bl	80069a2 <USB_ReadInterrupts>
 8003660:	4603      	mov	r3, r0
 8003662:	f003 0304 	and.w	r3, r3, #4
 8003666:	2b04      	cmp	r3, #4
 8003668:	d115      	bne.n	8003696 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d002      	beq.n	8003682 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f005 faeb 	bl	8008c58 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6859      	ldr	r1, [r3, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	430a      	orrs	r2, r1
 8003690:	605a      	str	r2, [r3, #4]
 8003692:	e000      	b.n	8003696 <HAL_PCD_IRQHandler+0x742>
      return;
 8003694:	bf00      	nop
    }
  }
}
 8003696:	3734      	adds	r7, #52	; 0x34
 8003698:	46bd      	mov	sp, r7
 800369a:	bd90      	pop	{r4, r7, pc}

0800369c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	460b      	mov	r3, r1
 80036a6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d101      	bne.n	80036b6 <HAL_PCD_SetAddress+0x1a>
 80036b2:	2302      	movs	r3, #2
 80036b4:	e013      	b.n	80036de <HAL_PCD_SetAddress+0x42>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	78fa      	ldrb	r2, [r7, #3]
 80036c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	78fa      	ldrb	r2, [r7, #3]
 80036cc:	4611      	mov	r1, r2
 80036ce:	4618      	mov	r0, r3
 80036d0:	f003 f902 	bl	80068d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b084      	sub	sp, #16
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
 80036ee:	4608      	mov	r0, r1
 80036f0:	4611      	mov	r1, r2
 80036f2:	461a      	mov	r2, r3
 80036f4:	4603      	mov	r3, r0
 80036f6:	70fb      	strb	r3, [r7, #3]
 80036f8:	460b      	mov	r3, r1
 80036fa:	803b      	strh	r3, [r7, #0]
 80036fc:	4613      	mov	r3, r2
 80036fe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003700:	2300      	movs	r3, #0
 8003702:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003708:	2b00      	cmp	r3, #0
 800370a:	da0f      	bge.n	800372c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800370c:	78fb      	ldrb	r3, [r7, #3]
 800370e:	f003 020f 	and.w	r2, r3, #15
 8003712:	4613      	mov	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	3338      	adds	r3, #56	; 0x38
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	4413      	add	r3, r2
 8003720:	3304      	adds	r3, #4
 8003722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	705a      	strb	r2, [r3, #1]
 800372a:	e00f      	b.n	800374c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800372c:	78fb      	ldrb	r3, [r7, #3]
 800372e:	f003 020f 	and.w	r2, r3, #15
 8003732:	4613      	mov	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	1a9b      	subs	r3, r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	4413      	add	r3, r2
 8003742:	3304      	adds	r3, #4
 8003744:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800374c:	78fb      	ldrb	r3, [r7, #3]
 800374e:	f003 030f 	and.w	r3, r3, #15
 8003752:	b2da      	uxtb	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003758:	883a      	ldrh	r2, [r7, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	78ba      	ldrb	r2, [r7, #2]
 8003762:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	785b      	ldrb	r3, [r3, #1]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d004      	beq.n	8003776 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003776:	78bb      	ldrb	r3, [r7, #2]
 8003778:	2b02      	cmp	r3, #2
 800377a:	d102      	bne.n	8003782 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_PCD_EP_Open+0xaa>
 800378c:	2302      	movs	r3, #2
 800378e:	e00e      	b.n	80037ae <HAL_PCD_EP_Open+0xc8>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68f9      	ldr	r1, [r7, #12]
 800379e:	4618      	mov	r0, r3
 80037a0:	f002 fa3c 	bl	8005c1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80037ac:	7afb      	ldrb	r3, [r7, #11]
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b084      	sub	sp, #16
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
 80037be:	460b      	mov	r3, r1
 80037c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80037c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	da0f      	bge.n	80037ea <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037ca:	78fb      	ldrb	r3, [r7, #3]
 80037cc:	f003 020f 	and.w	r2, r3, #15
 80037d0:	4613      	mov	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	3338      	adds	r3, #56	; 0x38
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	4413      	add	r3, r2
 80037de:	3304      	adds	r3, #4
 80037e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	705a      	strb	r2, [r3, #1]
 80037e8:	e00f      	b.n	800380a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037ea:	78fb      	ldrb	r3, [r7, #3]
 80037ec:	f003 020f 	and.w	r2, r3, #15
 80037f0:	4613      	mov	r3, r2
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	4413      	add	r3, r2
 8003800:	3304      	adds	r3, #4
 8003802:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800380a:	78fb      	ldrb	r3, [r7, #3]
 800380c:	f003 030f 	and.w	r3, r3, #15
 8003810:	b2da      	uxtb	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_PCD_EP_Close+0x6e>
 8003820:	2302      	movs	r3, #2
 8003822:	e00e      	b.n	8003842 <HAL_PCD_EP_Close+0x8c>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68f9      	ldr	r1, [r7, #12]
 8003832:	4618      	mov	r0, r3
 8003834:	f002 fa78 	bl	8005d28 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b086      	sub	sp, #24
 800384e:	af00      	add	r7, sp, #0
 8003850:	60f8      	str	r0, [r7, #12]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
 8003856:	460b      	mov	r3, r1
 8003858:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800385a:	7afb      	ldrb	r3, [r7, #11]
 800385c:	f003 020f 	and.w	r2, r3, #15
 8003860:	4613      	mov	r3, r2
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4413      	add	r3, r2
 8003870:	3304      	adds	r3, #4
 8003872:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	2200      	movs	r2, #0
 8003884:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2200      	movs	r2, #0
 800388a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800388c:	7afb      	ldrb	r3, [r7, #11]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	b2da      	uxtb	r2, r3
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d102      	bne.n	80038a6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80038a6:	7afb      	ldrb	r3, [r7, #11]
 80038a8:	f003 030f 	and.w	r3, r3, #15
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d109      	bne.n	80038c4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6818      	ldr	r0, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	461a      	mov	r2, r3
 80038bc:	6979      	ldr	r1, [r7, #20]
 80038be:	f002 fd53 	bl	8006368 <USB_EP0StartXfer>
 80038c2:	e008      	b.n	80038d6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6818      	ldr	r0, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	461a      	mov	r2, r3
 80038d0:	6979      	ldr	r1, [r7, #20]
 80038d2:	f002 fb05 	bl	8005ee0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	460b      	mov	r3, r1
 80038ea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	f003 020f 	and.w	r2, r3, #15
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	4613      	mov	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	1a9b      	subs	r3, r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	440b      	add	r3, r1
 80038fe:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003902:	681b      	ldr	r3, [r3, #0]
}
 8003904:	4618      	mov	r0, r3
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b086      	sub	sp, #24
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	607a      	str	r2, [r7, #4]
 8003918:	603b      	str	r3, [r7, #0]
 800391a:	460b      	mov	r3, r1
 800391c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800391e:	7afb      	ldrb	r3, [r7, #11]
 8003920:	f003 020f 	and.w	r2, r3, #15
 8003924:	4613      	mov	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	3338      	adds	r3, #56	; 0x38
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4413      	add	r3, r2
 8003932:	3304      	adds	r3, #4
 8003934:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	2200      	movs	r2, #0
 8003946:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	2201      	movs	r2, #1
 800394c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800394e:	7afb      	ldrb	r3, [r7, #11]
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	b2da      	uxtb	r2, r3
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d102      	bne.n	8003968 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003968:	7afb      	ldrb	r3, [r7, #11]
 800396a:	f003 030f 	and.w	r3, r3, #15
 800396e:	2b00      	cmp	r3, #0
 8003970:	d109      	bne.n	8003986 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6818      	ldr	r0, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	461a      	mov	r2, r3
 800397e:	6979      	ldr	r1, [r7, #20]
 8003980:	f002 fcf2 	bl	8006368 <USB_EP0StartXfer>
 8003984:	e008      	b.n	8003998 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6818      	ldr	r0, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	6979      	ldr	r1, [r7, #20]
 8003994:	f002 faa4 	bl	8005ee0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
 80039aa:	460b      	mov	r3, r1
 80039ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80039ae:	78fb      	ldrb	r3, [r7, #3]
 80039b0:	f003 020f 	and.w	r2, r3, #15
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d901      	bls.n	80039c0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e050      	b.n	8003a62 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	da0f      	bge.n	80039e8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	f003 020f 	and.w	r2, r3, #15
 80039ce:	4613      	mov	r3, r2
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	3338      	adds	r3, #56	; 0x38
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	4413      	add	r3, r2
 80039dc:	3304      	adds	r3, #4
 80039de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2201      	movs	r2, #1
 80039e4:	705a      	strb	r2, [r3, #1]
 80039e6:	e00d      	b.n	8003a04 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80039e8:	78fa      	ldrb	r2, [r7, #3]
 80039ea:	4613      	mov	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	4413      	add	r3, r2
 80039fa:	3304      	adds	r3, #4
 80039fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2201      	movs	r2, #1
 8003a08:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a0a:	78fb      	ldrb	r3, [r7, #3]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	b2da      	uxtb	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d101      	bne.n	8003a24 <HAL_PCD_EP_SetStall+0x82>
 8003a20:	2302      	movs	r3, #2
 8003a22:	e01e      	b.n	8003a62 <HAL_PCD_EP_SetStall+0xc0>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68f9      	ldr	r1, [r7, #12]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f002 fe7e 	bl	8006734 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a38:	78fb      	ldrb	r3, [r7, #3]
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10a      	bne.n	8003a58 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	b2d9      	uxtb	r1, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003a52:	461a      	mov	r2, r3
 8003a54:	f003 f862 	bl	8006b1c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b084      	sub	sp, #16
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
 8003a72:	460b      	mov	r3, r1
 8003a74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003a76:	78fb      	ldrb	r3, [r7, #3]
 8003a78:	f003 020f 	and.w	r2, r3, #15
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d901      	bls.n	8003a88 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e042      	b.n	8003b0e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	da0f      	bge.n	8003ab0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a90:	78fb      	ldrb	r3, [r7, #3]
 8003a92:	f003 020f 	and.w	r2, r3, #15
 8003a96:	4613      	mov	r3, r2
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	1a9b      	subs	r3, r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	3338      	adds	r3, #56	; 0x38
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3304      	adds	r3, #4
 8003aa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	705a      	strb	r2, [r3, #1]
 8003aae:	e00f      	b.n	8003ad0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ab0:	78fb      	ldrb	r3, [r7, #3]
 8003ab2:	f003 020f 	and.w	r2, r3, #15
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	1a9b      	subs	r3, r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ad6:	78fb      	ldrb	r3, [r7, #3]
 8003ad8:	f003 030f 	and.w	r3, r3, #15
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_PCD_EP_ClrStall+0x86>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e00e      	b.n	8003b0e <HAL_PCD_EP_ClrStall+0xa4>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68f9      	ldr	r1, [r7, #12]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f002 fe85 	bl	800680e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b08a      	sub	sp, #40	; 0x28
 8003b1a:	af02      	add	r7, sp, #8
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	3338      	adds	r3, #56	; 0x38
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	4413      	add	r3, r2
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	699a      	ldr	r2, [r3, #24]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d901      	bls.n	8003b4e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e06c      	b.n	8003c28 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	695a      	ldr	r2, [r3, #20]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	69fa      	ldr	r2, [r7, #28]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d902      	bls.n	8003b6a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	3303      	adds	r3, #3
 8003b6e:	089b      	lsrs	r3, r3, #2
 8003b70:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b72:	e02b      	b.n	8003bcc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	695a      	ldr	r2, [r3, #20]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	69fa      	ldr	r2, [r7, #28]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d902      	bls.n	8003b90 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	3303      	adds	r3, #3
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	68d9      	ldr	r1, [r3, #12]
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	b2da      	uxtb	r2, r3
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	9300      	str	r3, [sp, #0]
 8003bac:	4603      	mov	r3, r0
 8003bae:	6978      	ldr	r0, [r7, #20]
 8003bb0:	f002 fd2c 	bl	800660c <USB_WritePacket>

    ep->xfer_buff  += len;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	68da      	ldr	r2, [r3, #12]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	441a      	add	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	699a      	ldr	r2, [r3, #24]
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	441a      	add	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	015a      	lsls	r2, r3, #5
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d809      	bhi.n	8003bf6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	699a      	ldr	r2, [r3, #24]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d203      	bcs.n	8003bf6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1be      	bne.n	8003b74 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d811      	bhi.n	8003c26 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	f003 030f 	and.w	r3, r3, #15
 8003c08:	2201      	movs	r2, #1
 8003c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	6939      	ldr	r1, [r7, #16]
 8003c1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c22:	4013      	ands	r3, r2
 8003c24:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3720      	adds	r7, #32
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	333c      	adds	r3, #60	; 0x3c
 8003c48:	3304      	adds	r3, #4
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	015a      	lsls	r2, r3, #5
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	4413      	add	r3, r2
 8003c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	f040 80a0 	bne.w	8003da8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d015      	beq.n	8003c9e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	4a72      	ldr	r2, [pc, #456]	; (8003e40 <PCD_EP_OutXfrComplete_int+0x210>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	f240 80dd 	bls.w	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 80d7 	beq.w	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	015a      	lsls	r2, r3, #5
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	4413      	add	r3, r2
 8003c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c94:	461a      	mov	r2, r3
 8003c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c9a:	6093      	str	r3, [r2, #8]
 8003c9c:	e0cb      	b.n	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	015a      	lsls	r2, r3, #5
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	4413      	add	r3, r2
 8003cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	2320      	movs	r3, #32
 8003cb8:	6093      	str	r3, [r2, #8]
 8003cba:	e0bc      	b.n	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f040 80b7 	bne.w	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4a5d      	ldr	r2, [pc, #372]	; (8003e40 <PCD_EP_OutXfrComplete_int+0x210>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d90f      	bls.n	8003cf0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	015a      	lsls	r2, r3, #5
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cec:	6093      	str	r3, [r2, #8]
 8003cee:	e0a2      	b.n	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	1a9b      	subs	r3, r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	440b      	add	r3, r1
 8003cfe:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003d02:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	0159      	lsls	r1, r3, #5
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	440b      	add	r3, r1
 8003d0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003d16:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	1a9b      	subs	r3, r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4403      	add	r3, r0
 8003d26:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003d2a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003d3e:	6819      	ldr	r1, [r3, #0]
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	4613      	mov	r3, r2
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	1a9b      	subs	r3, r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4403      	add	r3, r0
 8003d4e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4419      	add	r1, r3
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	4403      	add	r3, r0
 8003d64:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003d68:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d114      	bne.n	8003d9a <PCD_EP_OutXfrComplete_int+0x16a>
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d108      	bne.n	8003d9a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6818      	ldr	r0, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d92:	461a      	mov	r2, r3
 8003d94:	2101      	movs	r1, #1
 8003d96:	f002 fec1 	bl	8006b1c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	4619      	mov	r1, r3
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f004 fe87 	bl	8008ab4 <HAL_PCD_DataOutStageCallback>
 8003da6:	e046      	b.n	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4a26      	ldr	r2, [pc, #152]	; (8003e44 <PCD_EP_OutXfrComplete_int+0x214>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d124      	bne.n	8003dfa <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	015a      	lsls	r2, r3, #5
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dcc:	6093      	str	r3, [r2, #8]
 8003dce:	e032      	b.n	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d008      	beq.n	8003dec <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003de6:	461a      	mov	r2, r3
 8003de8:	2320      	movs	r3, #32
 8003dea:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	4619      	mov	r1, r3
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f004 fe5e 	bl	8008ab4 <HAL_PCD_DataOutStageCallback>
 8003df8:	e01d      	b.n	8003e36 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d114      	bne.n	8003e2a <PCD_EP_OutXfrComplete_int+0x1fa>
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	4613      	mov	r3, r2
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	1a9b      	subs	r3, r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d108      	bne.n	8003e2a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6818      	ldr	r0, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003e22:	461a      	mov	r2, r3
 8003e24:	2100      	movs	r1, #0
 8003e26:	f002 fe79 	bl	8006b1c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	4619      	mov	r1, r3
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f004 fe3f 	bl	8008ab4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3718      	adds	r7, #24
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	4f54300a 	.word	0x4f54300a
 8003e44:	4f54310a 	.word	0x4f54310a

08003e48 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	333c      	adds	r3, #60	; 0x3c
 8003e60:	3304      	adds	r3, #4
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	4a15      	ldr	r2, [pc, #84]	; (8003ed0 <PCD_EP_OutSetupPacket_int+0x88>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d90e      	bls.n	8003e9c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d009      	beq.n	8003e9c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	015a      	lsls	r2, r3, #5
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	4413      	add	r3, r2
 8003e90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e94:	461a      	mov	r2, r3
 8003e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e9a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f004 fdf7 	bl	8008a90 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4a0a      	ldr	r2, [pc, #40]	; (8003ed0 <PCD_EP_OutSetupPacket_int+0x88>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d90c      	bls.n	8003ec4 <PCD_EP_OutSetupPacket_int+0x7c>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d108      	bne.n	8003ec4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6818      	ldr	r0, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	f002 fe2c 	bl	8006b1c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	4f54300a 	.word	0x4f54300a

08003ed4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	70fb      	strb	r3, [r7, #3]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003eec:	78fb      	ldrb	r3, [r7, #3]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d107      	bne.n	8003f02 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003ef2:	883b      	ldrh	r3, [r7, #0]
 8003ef4:	0419      	lsls	r1, r3, #16
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	629a      	str	r2, [r3, #40]	; 0x28
 8003f00:	e028      	b.n	8003f54 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f08:	0c1b      	lsrs	r3, r3, #16
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003f10:	2300      	movs	r3, #0
 8003f12:	73fb      	strb	r3, [r7, #15]
 8003f14:	e00d      	b.n	8003f32 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	7bfb      	ldrb	r3, [r7, #15]
 8003f1c:	3340      	adds	r3, #64	; 0x40
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4413      	add	r3, r2
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	68ba      	ldr	r2, [r7, #8]
 8003f28:	4413      	add	r3, r2
 8003f2a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	3301      	adds	r3, #1
 8003f30:	73fb      	strb	r3, [r7, #15]
 8003f32:	7bfa      	ldrb	r2, [r7, #15]
 8003f34:	78fb      	ldrb	r3, [r7, #3]
 8003f36:	3b01      	subs	r3, #1
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d3ec      	bcc.n	8003f16 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003f3c:	883b      	ldrh	r3, [r7, #0]
 8003f3e:	0418      	lsls	r0, r3, #16
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6819      	ldr	r1, [r3, #0]
 8003f44:	78fb      	ldrb	r3, [r7, #3]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	68ba      	ldr	r2, [r7, #8]
 8003f4a:	4302      	orrs	r2, r0
 8003f4c:	3340      	adds	r3, #64	; 0x40
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3714      	adds	r7, #20
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bc80      	pop	{r7}
 8003f5e:	4770      	bx	lr

08003f60 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	887a      	ldrh	r2, [r7, #2]
 8003f72:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr

08003f80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08a      	sub	sp, #40	; 0x28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e236      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d050      	beq.n	8004040 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f9e:	4b9e      	ldr	r3, [pc, #632]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d00c      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003faa:	4b9b      	ldr	r3, [pc, #620]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fb2:	2b08      	cmp	r3, #8
 8003fb4:	d112      	bne.n	8003fdc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fb6:	4b98      	ldr	r3, [pc, #608]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fc2:	d10b      	bne.n	8003fdc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fc4:	4b94      	ldr	r3, [pc, #592]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d036      	beq.n	800403e <HAL_RCC_OscConfig+0xbe>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d132      	bne.n	800403e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e211      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	4b8e      	ldr	r3, [pc, #568]	; (800421c <HAL_RCC_OscConfig+0x29c>)
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d013      	beq.n	8004016 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fee:	f7fd fddb 	bl	8001ba8 <HAL_GetTick>
 8003ff2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ff6:	f7fd fdd7 	bl	8001ba8 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b64      	cmp	r3, #100	; 0x64
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e1fb      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004008:	4b83      	ldr	r3, [pc, #524]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x76>
 8004014:	e014      	b.n	8004040 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004016:	f7fd fdc7 	bl	8001ba8 <HAL_GetTick>
 800401a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401c:	e008      	b.n	8004030 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800401e:	f7fd fdc3 	bl	8001ba8 <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b64      	cmp	r3, #100	; 0x64
 800402a:	d901      	bls.n	8004030 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e1e7      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004030:	4b79      	ldr	r3, [pc, #484]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1f0      	bne.n	800401e <HAL_RCC_OscConfig+0x9e>
 800403c:	e000      	b.n	8004040 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800403e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d077      	beq.n	800413c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800404c:	4b72      	ldr	r3, [pc, #456]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 030c 	and.w	r3, r3, #12
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00b      	beq.n	8004070 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004058:	4b6f      	ldr	r3, [pc, #444]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004060:	2b08      	cmp	r3, #8
 8004062:	d126      	bne.n	80040b2 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004064:	4b6c      	ldr	r3, [pc, #432]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d120      	bne.n	80040b2 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004070:	4b69      	ldr	r3, [pc, #420]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d005      	beq.n	8004088 <HAL_RCC_OscConfig+0x108>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d001      	beq.n	8004088 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e1bb      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004088:	4b63      	ldr	r3, [pc, #396]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	21f8      	movs	r1, #248	; 0xf8
 8004096:	61b9      	str	r1, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004098:	69b9      	ldr	r1, [r7, #24]
 800409a:	fa91 f1a1 	rbit	r1, r1
 800409e:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80040a0:	6979      	ldr	r1, [r7, #20]
 80040a2:	fab1 f181 	clz	r1, r1
 80040a6:	b2c9      	uxtb	r1, r1
 80040a8:	408b      	lsls	r3, r1
 80040aa:	495b      	ldr	r1, [pc, #364]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040b0:	e044      	b.n	800413c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d02a      	beq.n	8004110 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040ba:	4b59      	ldr	r3, [pc, #356]	; (8004220 <HAL_RCC_OscConfig+0x2a0>)
 80040bc:	2201      	movs	r2, #1
 80040be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c0:	f7fd fd72 	bl	8001ba8 <HAL_GetTick>
 80040c4:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040c8:	f7fd fd6e 	bl	8001ba8 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	6a3b      	ldr	r3, [r7, #32]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e192      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040da:	4b4f      	ldr	r3, [pc, #316]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d0f0      	beq.n	80040c8 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e6:	4b4c      	ldr	r3, [pc, #304]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	21f8      	movs	r1, #248	; 0xf8
 80040f4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f6:	6939      	ldr	r1, [r7, #16]
 80040f8:	fa91 f1a1 	rbit	r1, r1
 80040fc:	60f9      	str	r1, [r7, #12]
  return result;
 80040fe:	68f9      	ldr	r1, [r7, #12]
 8004100:	fab1 f181 	clz	r1, r1
 8004104:	b2c9      	uxtb	r1, r1
 8004106:	408b      	lsls	r3, r1
 8004108:	4943      	ldr	r1, [pc, #268]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
 800410e:	e015      	b.n	800413c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004110:	4b43      	ldr	r3, [pc, #268]	; (8004220 <HAL_RCC_OscConfig+0x2a0>)
 8004112:	2200      	movs	r2, #0
 8004114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004116:	f7fd fd47 	bl	8001ba8 <HAL_GetTick>
 800411a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800411c:	e008      	b.n	8004130 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800411e:	f7fd fd43 	bl	8001ba8 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e167      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004130:	4b39      	ldr	r3, [pc, #228]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1f0      	bne.n	800411e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b00      	cmp	r3, #0
 8004146:	d030      	beq.n	80041aa <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d016      	beq.n	800417e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004150:	4b34      	ldr	r3, [pc, #208]	; (8004224 <HAL_RCC_OscConfig+0x2a4>)
 8004152:	2201      	movs	r2, #1
 8004154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004156:	f7fd fd27 	bl	8001ba8 <HAL_GetTick>
 800415a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800415e:	f7fd fd23 	bl	8001ba8 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e147      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004170:	4b29      	ldr	r3, [pc, #164]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 8004172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x1de>
 800417c:	e015      	b.n	80041aa <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800417e:	4b29      	ldr	r3, [pc, #164]	; (8004224 <HAL_RCC_OscConfig+0x2a4>)
 8004180:	2200      	movs	r2, #0
 8004182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004184:	f7fd fd10 	bl	8001ba8 <HAL_GetTick>
 8004188:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800418c:	f7fd fd0c 	bl	8001ba8 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b02      	cmp	r3, #2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e130      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800419e:	4b1e      	ldr	r3, [pc, #120]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80041a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1f0      	bne.n	800418c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 8087 	beq.w	80042c6 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041b8:	2300      	movs	r3, #0
 80041ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041be:	4b16      	ldr	r3, [pc, #88]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d110      	bne.n	80041ec <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	4b12      	ldr	r3, [pc, #72]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d2:	4a11      	ldr	r2, [pc, #68]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80041d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d8:	6413      	str	r3, [r2, #64]	; 0x40
 80041da:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <HAL_RCC_OscConfig+0x298>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80041ec:	4b0e      	ldr	r3, [pc, #56]	; (8004228 <HAL_RCC_OscConfig+0x2a8>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0d      	ldr	r2, [pc, #52]	; (8004228 <HAL_RCC_OscConfig+0x2a8>)
 80041f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041f6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f8:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <HAL_RCC_OscConfig+0x2a8>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004200:	2b00      	cmp	r3, #0
 8004202:	d122      	bne.n	800424a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004204:	4b08      	ldr	r3, [pc, #32]	; (8004228 <HAL_RCC_OscConfig+0x2a8>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a07      	ldr	r2, [pc, #28]	; (8004228 <HAL_RCC_OscConfig+0x2a8>)
 800420a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800420e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004210:	f7fd fcca 	bl	8001ba8 <HAL_GetTick>
 8004214:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004216:	e012      	b.n	800423e <HAL_RCC_OscConfig+0x2be>
 8004218:	40023800 	.word	0x40023800
 800421c:	40023802 	.word	0x40023802
 8004220:	42470000 	.word	0x42470000
 8004224:	42470e80 	.word	0x42470e80
 8004228:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800422c:	f7fd fcbc 	bl	8001ba8 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e0e0      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423e:	4b72      	ldr	r3, [pc, #456]	; (8004408 <HAL_RCC_OscConfig+0x488>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0f0      	beq.n	800422c <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	4b6f      	ldr	r3, [pc, #444]	; (800440c <HAL_RCC_OscConfig+0x48c>)
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d015      	beq.n	8004288 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800425c:	f7fd fca4 	bl	8001ba8 <HAL_GetTick>
 8004260:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004262:	e00a      	b.n	800427a <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004264:	f7fd fca0 	bl	8001ba8 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	6a3b      	ldr	r3, [r7, #32]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e0c2      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427a:	4b65      	ldr	r3, [pc, #404]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 800427c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0ee      	beq.n	8004264 <HAL_RCC_OscConfig+0x2e4>
 8004286:	e014      	b.n	80042b2 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004288:	f7fd fc8e 	bl	8001ba8 <HAL_GetTick>
 800428c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428e:	e00a      	b.n	80042a6 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004290:	f7fd fc8a 	bl	8001ba8 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	f241 3288 	movw	r2, #5000	; 0x1388
 800429e:	4293      	cmp	r3, r2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e0ac      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a6:	4b5a      	ldr	r3, [pc, #360]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 80042a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1ee      	bne.n	8004290 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d105      	bne.n	80042c6 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ba:	4b55      	ldr	r3, [pc, #340]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	4a54      	ldr	r2, [pc, #336]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 80042c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f000 8097 	beq.w	80043fe <HAL_RCC_OscConfig+0x47e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042d0:	4b4f      	ldr	r3, [pc, #316]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 030c 	and.w	r3, r3, #12
 80042d8:	2b08      	cmp	r3, #8
 80042da:	d061      	beq.n	80043a0 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d146      	bne.n	8004372 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042e4:	4b4b      	ldr	r3, [pc, #300]	; (8004414 <HAL_RCC_OscConfig+0x494>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ea:	f7fd fc5d 	bl	8001ba8 <HAL_GetTick>
 80042ee:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f0:	e008      	b.n	8004304 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042f2:	f7fd fc59 	bl	8001ba8 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b64      	cmp	r3, #100	; 0x64
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e07d      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004304:	4b42      	ldr	r3, [pc, #264]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1f0      	bne.n	80042f2 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004310:	4b3f      	ldr	r3, [pc, #252]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	4b40      	ldr	r3, [pc, #256]	; (8004418 <HAL_RCC_OscConfig+0x498>)
 8004316:	4013      	ands	r3, r2
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	69d1      	ldr	r1, [r2, #28]
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	6a12      	ldr	r2, [r2, #32]
 8004320:	4311      	orrs	r1, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004326:	0192      	lsls	r2, r2, #6
 8004328:	4311      	orrs	r1, r2
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800432e:	0612      	lsls	r2, r2, #24
 8004330:	4311      	orrs	r1, r2
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004336:	0852      	lsrs	r2, r2, #1
 8004338:	3a01      	subs	r2, #1
 800433a:	0412      	lsls	r2, r2, #16
 800433c:	430a      	orrs	r2, r1
 800433e:	4934      	ldr	r1, [pc, #208]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 8004340:	4313      	orrs	r3, r2
 8004342:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004344:	4b33      	ldr	r3, [pc, #204]	; (8004414 <HAL_RCC_OscConfig+0x494>)
 8004346:	2201      	movs	r2, #1
 8004348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800434a:	f7fd fc2d 	bl	8001ba8 <HAL_GetTick>
 800434e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004352:	f7fd fc29 	bl	8001ba8 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b64      	cmp	r3, #100	; 0x64
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e04d      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004364:	4b2a      	ldr	r3, [pc, #168]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0f0      	beq.n	8004352 <HAL_RCC_OscConfig+0x3d2>
 8004370:	e045      	b.n	80043fe <HAL_RCC_OscConfig+0x47e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004372:	4b28      	ldr	r3, [pc, #160]	; (8004414 <HAL_RCC_OscConfig+0x494>)
 8004374:	2200      	movs	r2, #0
 8004376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004378:	f7fd fc16 	bl	8001ba8 <HAL_GetTick>
 800437c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800437e:	e008      	b.n	8004392 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004380:	f7fd fc12 	bl	8001ba8 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	6a3b      	ldr	r3, [r7, #32]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b64      	cmp	r3, #100	; 0x64
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e036      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004392:	4b1f      	ldr	r3, [pc, #124]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1f0      	bne.n	8004380 <HAL_RCC_OscConfig+0x400>
 800439e:	e02e      	b.n	80043fe <HAL_RCC_OscConfig+0x47e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d101      	bne.n	80043ac <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e029      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80043ac:	4b18      	ldr	r3, [pc, #96]	; (8004410 <HAL_RCC_OscConfig+0x490>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d11c      	bne.n	80043fa <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d115      	bne.n	80043fa <HAL_RCC_OscConfig+0x47a>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	099b      	lsrs	r3, r3, #6
 80043d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043da:	429a      	cmp	r2, r3
 80043dc:	d10d      	bne.n	80043fa <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d106      	bne.n	80043fa <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d001      	beq.n	80043fe <HAL_RCC_OscConfig+0x47e>
        {
          return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e000      	b.n	8004400 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3728      	adds	r7, #40	; 0x28
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40007000 	.word	0x40007000
 800440c:	40023870 	.word	0x40023870
 8004410:	40023800 	.word	0x40023800
 8004414:	42470060 	.word	0x42470060
 8004418:	f0bc8000 	.word	0xf0bc8000

0800441c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0d2      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004430:	4b6b      	ldr	r3, [pc, #428]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 030f 	and.w	r3, r3, #15
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	429a      	cmp	r2, r3
 800443c:	d90c      	bls.n	8004458 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443e:	4b68      	ldr	r3, [pc, #416]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	b2d2      	uxtb	r2, r2
 8004444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004446:	4b66      	ldr	r3, [pc, #408]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	429a      	cmp	r2, r3
 8004452:	d001      	beq.n	8004458 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e0be      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d020      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0304 	and.w	r3, r3, #4
 800446c:	2b00      	cmp	r3, #0
 800446e:	d005      	beq.n	800447c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004470:	4b5c      	ldr	r3, [pc, #368]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	4a5b      	ldr	r2, [pc, #364]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004476:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800447a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004488:	4b56      	ldr	r3, [pc, #344]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	4a55      	ldr	r2, [pc, #340]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800448e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004492:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004494:	4b53      	ldr	r3, [pc, #332]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	4950      	ldr	r1, [pc, #320]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d040      	beq.n	8004534 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d107      	bne.n	80044ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ba:	4b4a      	ldr	r3, [pc, #296]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d115      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e085      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d107      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d2:	4b44      	ldr	r3, [pc, #272]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d109      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e079      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e2:	4b40      	ldr	r3, [pc, #256]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e071      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044f2:	4b3c      	ldr	r3, [pc, #240]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f023 0203 	bic.w	r2, r3, #3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	4939      	ldr	r1, [pc, #228]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004500:	4313      	orrs	r3, r2
 8004502:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004504:	f7fd fb50 	bl	8001ba8 <HAL_GetTick>
 8004508:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450a:	e00a      	b.n	8004522 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800450c:	f7fd fb4c 	bl	8001ba8 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	f241 3288 	movw	r2, #5000	; 0x1388
 800451a:	4293      	cmp	r3, r2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e059      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004522:	4b30      	ldr	r3, [pc, #192]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 020c 	and.w	r2, r3, #12
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	429a      	cmp	r2, r3
 8004532:	d1eb      	bne.n	800450c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004534:	4b2a      	ldr	r3, [pc, #168]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 030f 	and.w	r3, r3, #15
 800453c:	683a      	ldr	r2, [r7, #0]
 800453e:	429a      	cmp	r2, r3
 8004540:	d20c      	bcs.n	800455c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004542:	4b27      	ldr	r3, [pc, #156]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800454a:	4b25      	ldr	r3, [pc, #148]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 030f 	and.w	r3, r3, #15
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d001      	beq.n	800455c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e03c      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004568:	4b1e      	ldr	r3, [pc, #120]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	491b      	ldr	r1, [pc, #108]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004576:	4313      	orrs	r3, r2
 8004578:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d009      	beq.n	800459a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004586:	4b17      	ldr	r3, [pc, #92]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	4913      	ldr	r1, [pc, #76]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004596:	4313      	orrs	r3, r2
 8004598:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800459a:	f000 f82b 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 800459e:	4601      	mov	r1, r0
 80045a0:	4b10      	ldr	r3, [pc, #64]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045a8:	22f0      	movs	r2, #240	; 0xf0
 80045aa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	fa92 f2a2 	rbit	r2, r2
 80045b2:	60fa      	str	r2, [r7, #12]
  return result;
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	fab2 f282 	clz	r2, r2
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	40d3      	lsrs	r3, r2
 80045be:	4a0a      	ldr	r2, [pc, #40]	; (80045e8 <HAL_RCC_ClockConfig+0x1cc>)
 80045c0:	5cd3      	ldrb	r3, [r2, r3]
 80045c2:	fa21 f303 	lsr.w	r3, r1, r3
 80045c6:	4a09      	ldr	r2, [pc, #36]	; (80045ec <HAL_RCC_ClockConfig+0x1d0>)
 80045c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045ca:	4b09      	ldr	r3, [pc, #36]	; (80045f0 <HAL_RCC_ClockConfig+0x1d4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fd faa8 	bl	8001b24 <HAL_InitTick>

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3718      	adds	r7, #24
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	40023c00 	.word	0x40023c00
 80045e4:	40023800 	.word	0x40023800
 80045e8:	0800d9e0 	.word	0x0800d9e0
 80045ec:	20000000 	.word	0x20000000
 80045f0:	20000024 	.word	0x20000024

080045f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045f8:	b090      	sub	sp, #64	; 0x40
 80045fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004600:	2300      	movs	r3, #0
 8004602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004604:	2300      	movs	r3, #0
 8004606:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800460c:	4b59      	ldr	r3, [pc, #356]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b08      	cmp	r3, #8
 8004616:	d00d      	beq.n	8004634 <HAL_RCC_GetSysClockFreq+0x40>
 8004618:	2b08      	cmp	r3, #8
 800461a:	f200 80a2 	bhi.w	8004762 <HAL_RCC_GetSysClockFreq+0x16e>
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <HAL_RCC_GetSysClockFreq+0x34>
 8004622:	2b04      	cmp	r3, #4
 8004624:	d003      	beq.n	800462e <HAL_RCC_GetSysClockFreq+0x3a>
 8004626:	e09c      	b.n	8004762 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004628:	4b53      	ldr	r3, [pc, #332]	; (8004778 <HAL_RCC_GetSysClockFreq+0x184>)
 800462a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800462c:	e09c      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800462e:	4b53      	ldr	r3, [pc, #332]	; (800477c <HAL_RCC_GetSysClockFreq+0x188>)
 8004630:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004632:	e099      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004634:	4b4f      	ldr	r3, [pc, #316]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800463c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800463e:	4b4d      	ldr	r3, [pc, #308]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d027      	beq.n	800469a <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800464a:	4b4a      	ldr	r3, [pc, #296]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	099b      	lsrs	r3, r3, #6
 8004650:	2200      	movs	r2, #0
 8004652:	623b      	str	r3, [r7, #32]
 8004654:	627a      	str	r2, [r7, #36]	; 0x24
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800465c:	2100      	movs	r1, #0
 800465e:	4b47      	ldr	r3, [pc, #284]	; (800477c <HAL_RCC_GetSysClockFreq+0x188>)
 8004660:	fb03 f201 	mul.w	r2, r3, r1
 8004664:	2300      	movs	r3, #0
 8004666:	fb00 f303 	mul.w	r3, r0, r3
 800466a:	4413      	add	r3, r2
 800466c:	4a43      	ldr	r2, [pc, #268]	; (800477c <HAL_RCC_GetSysClockFreq+0x188>)
 800466e:	fba0 2102 	umull	r2, r1, r0, r2
 8004672:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004674:	62ba      	str	r2, [r7, #40]	; 0x28
 8004676:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004678:	4413      	add	r3, r2
 800467a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800467c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800467e:	2200      	movs	r2, #0
 8004680:	61bb      	str	r3, [r7, #24]
 8004682:	61fa      	str	r2, [r7, #28]
 8004684:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004688:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800468c:	f7fc faa8 	bl	8000be0 <__aeabi_uldivmod>
 8004690:	4602      	mov	r2, r0
 8004692:	460b      	mov	r3, r1
 8004694:	4613      	mov	r3, r2
 8004696:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004698:	e055      	b.n	8004746 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800469a:	4b36      	ldr	r3, [pc, #216]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	099b      	lsrs	r3, r3, #6
 80046a0:	2200      	movs	r2, #0
 80046a2:	613b      	str	r3, [r7, #16]
 80046a4:	617a      	str	r2, [r7, #20]
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046ac:	f04f 0b00 	mov.w	fp, #0
 80046b0:	4652      	mov	r2, sl
 80046b2:	465b      	mov	r3, fp
 80046b4:	f04f 0000 	mov.w	r0, #0
 80046b8:	f04f 0100 	mov.w	r1, #0
 80046bc:	0159      	lsls	r1, r3, #5
 80046be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046c2:	0150      	lsls	r0, r2, #5
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	ebb2 080a 	subs.w	r8, r2, sl
 80046cc:	eb63 090b 	sbc.w	r9, r3, fp
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80046dc:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80046e0:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80046e4:	ebb2 0408 	subs.w	r4, r2, r8
 80046e8:	eb63 0509 	sbc.w	r5, r3, r9
 80046ec:	f04f 0200 	mov.w	r2, #0
 80046f0:	f04f 0300 	mov.w	r3, #0
 80046f4:	00eb      	lsls	r3, r5, #3
 80046f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046fa:	00e2      	lsls	r2, r4, #3
 80046fc:	4614      	mov	r4, r2
 80046fe:	461d      	mov	r5, r3
 8004700:	eb14 030a 	adds.w	r3, r4, sl
 8004704:	603b      	str	r3, [r7, #0]
 8004706:	eb45 030b 	adc.w	r3, r5, fp
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	f04f 0200 	mov.w	r2, #0
 8004710:	f04f 0300 	mov.w	r3, #0
 8004714:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004718:	4629      	mov	r1, r5
 800471a:	028b      	lsls	r3, r1, #10
 800471c:	4620      	mov	r0, r4
 800471e:	4629      	mov	r1, r5
 8004720:	4604      	mov	r4, r0
 8004722:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004726:	4601      	mov	r1, r0
 8004728:	028a      	lsls	r2, r1, #10
 800472a:	4610      	mov	r0, r2
 800472c:	4619      	mov	r1, r3
 800472e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004730:	2200      	movs	r2, #0
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	60fa      	str	r2, [r7, #12]
 8004736:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800473a:	f7fc fa51 	bl	8000be0 <__aeabi_uldivmod>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4613      	mov	r3, r2
 8004744:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004746:	4b0b      	ldr	r3, [pc, #44]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	0c1b      	lsrs	r3, r3, #16
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	3301      	adds	r3, #1
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004756:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475a:	fbb2 f3f3 	udiv	r3, r2, r3
 800475e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004760:	e002      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004762:	4b05      	ldr	r3, [pc, #20]	; (8004778 <HAL_RCC_GetSysClockFreq+0x184>)
 8004764:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004766:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800476a:	4618      	mov	r0, r3
 800476c:	3740      	adds	r7, #64	; 0x40
 800476e:	46bd      	mov	sp, r7
 8004770:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004774:	40023800 	.word	0x40023800
 8004778:	00f42400 	.word	0x00f42400
 800477c:	017d7840 	.word	0x017d7840

08004780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004784:	4b02      	ldr	r3, [pc, #8]	; (8004790 <HAL_RCC_GetHCLKFreq+0x10>)
 8004786:	681b      	ldr	r3, [r3, #0]
}
 8004788:	4618      	mov	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr
 8004790:	20000000 	.word	0x20000000

08004794 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800479a:	f7ff fff1 	bl	8004780 <HAL_RCC_GetHCLKFreq>
 800479e:	4601      	mov	r1, r0
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80047a8:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80047ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	fa92 f2a2 	rbit	r2, r2
 80047b4:	603a      	str	r2, [r7, #0]
  return result;
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	fab2 f282 	clz	r2, r2
 80047bc:	b2d2      	uxtb	r2, r2
 80047be:	40d3      	lsrs	r3, r2
 80047c0:	4a04      	ldr	r2, [pc, #16]	; (80047d4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80047c2:	5cd3      	ldrb	r3, [r2, r3]
 80047c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40023800 	.word	0x40023800
 80047d4:	0800d9f0 	.word	0x0800d9f0

080047d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80047de:	f7ff ffcf 	bl	8004780 <HAL_RCC_GetHCLKFreq>
 80047e2:	4601      	mov	r1, r0
 80047e4:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80047ec:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80047f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	fa92 f2a2 	rbit	r2, r2
 80047f8:	603a      	str	r2, [r7, #0]
  return result;
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	fab2 f282 	clz	r2, r2
 8004800:	b2d2      	uxtb	r2, r2
 8004802:	40d3      	lsrs	r3, r2
 8004804:	4a04      	ldr	r2, [pc, #16]	; (8004818 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004806:	5cd3      	ldrb	r3, [r2, r3]
 8004808:	fa21 f303 	lsr.w	r3, r1, r3
}
 800480c:	4618      	mov	r0, r3
 800480e:	3708      	adds	r7, #8
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	40023800 	.word	0x40023800
 8004818:	0800d9f0 	.word	0x0800d9f0

0800481c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d101      	bne.n	800482e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e03f      	b.n	80048ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fd f896 	bl	8001974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2224      	movs	r2, #36	; 0x24
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800485e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 fda7 	bl	80053b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691a      	ldr	r2, [r3, #16]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004874:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695a      	ldr	r2, [r3, #20]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2220      	movs	r2, #32
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3708      	adds	r7, #8
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b082      	sub	sp, #8
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e021      	b.n	800490c <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2224      	movs	r2, #36	; 0x24
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048de:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f7fd f8cb 	bl	8001a7c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	; 0x28
 8004918:	af02      	add	r7, sp, #8
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b20      	cmp	r3, #32
 8004932:	d17c      	bne.n	8004a2e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <HAL_UART_Transmit+0x2c>
 800493a:	88fb      	ldrh	r3, [r7, #6]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e075      	b.n	8004a30 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800494a:	2b01      	cmp	r3, #1
 800494c:	d101      	bne.n	8004952 <HAL_UART_Transmit+0x3e>
 800494e:	2302      	movs	r3, #2
 8004950:	e06e      	b.n	8004a30 <HAL_UART_Transmit+0x11c>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2221      	movs	r2, #33	; 0x21
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004968:	f7fd f91e 	bl	8001ba8 <HAL_GetTick>
 800496c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	88fa      	ldrh	r2, [r7, #6]
 8004972:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	88fa      	ldrh	r2, [r7, #6]
 8004978:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004982:	d108      	bne.n	8004996 <HAL_UART_Transmit+0x82>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d104      	bne.n	8004996 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800498c:	2300      	movs	r3, #0
 800498e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	61bb      	str	r3, [r7, #24]
 8004994:	e003      	b.n	800499e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800499a:	2300      	movs	r3, #0
 800499c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80049a6:	e02a      	b.n	80049fe <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	2200      	movs	r2, #0
 80049b0:	2180      	movs	r1, #128	; 0x80
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 fae9 	bl	8004f8a <UART_WaitOnFlagUntilTimeout>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e036      	b.n	8004a30 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10b      	bne.n	80049e0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	881b      	ldrh	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	3302      	adds	r3, #2
 80049dc:	61bb      	str	r3, [r7, #24]
 80049de:	e007      	b.n	80049f0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	781a      	ldrb	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	3301      	adds	r3, #1
 80049ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1cf      	bne.n	80049a8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	2140      	movs	r1, #64	; 0x40
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 fab9 	bl	8004f8a <UART_WaitOnFlagUntilTimeout>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e006      	b.n	8004a30 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2220      	movs	r2, #32
 8004a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	e000      	b.n	8004a30 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004a2e:	2302      	movs	r3, #2
  }
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3720      	adds	r7, #32
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	4613      	mov	r3, r2
 8004a44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	d11d      	bne.n	8004a8e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <HAL_UART_Receive_DMA+0x26>
 8004a58:	88fb      	ldrh	r3, [r7, #6]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e016      	b.n	8004a90 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d101      	bne.n	8004a70 <HAL_UART_Receive_DMA+0x38>
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	e00f      	b.n	8004a90 <HAL_UART_Receive_DMA+0x58>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	461a      	mov	r2, r3
 8004a82:	68b9      	ldr	r1, [r7, #8]
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 facb 	bl	8005020 <UART_Start_Receive_DMA>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	e000      	b.n	8004a90 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004a8e:	2302      	movs	r3, #2
  }
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b08a      	sub	sp, #40	; 0x28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10d      	bne.n	8004aea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad0:	f003 0320 	and.w	r3, r3, #32
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_UART_IRQHandler+0x52>
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 fbbc 	bl	8005260 <UART_Receive_IT>
      return;
 8004ae8:	e17c      	b.n	8004de4 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 80b1 	beq.w	8004c54 <HAL_UART_IRQHandler+0x1bc>
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	f003 0301 	and.w	r3, r3, #1
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d105      	bne.n	8004b08 <HAL_UART_IRQHandler+0x70>
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80a6 	beq.w	8004c54 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_UART_IRQHandler+0x90>
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b20:	f043 0201 	orr.w	r2, r3, #1
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2a:	f003 0304 	and.w	r3, r3, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <HAL_UART_IRQHandler+0xb0>
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d005      	beq.n	8004b48 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b40:	f043 0202 	orr.w	r2, r3, #2
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <HAL_UART_IRQHandler+0xd0>
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	f043 0204 	orr.w	r2, r3, #4
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00f      	beq.n	8004b92 <HAL_UART_IRQHandler+0xfa>
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	f003 0320 	and.w	r3, r3, #32
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d104      	bne.n	8004b86 <HAL_UART_IRQHandler+0xee>
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d005      	beq.n	8004b92 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8a:	f043 0208 	orr.w	r2, r3, #8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 811f 	beq.w	8004dda <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9e:	f003 0320 	and.w	r3, r3, #32
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <HAL_UART_IRQHandler+0x11e>
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	f003 0320 	and.w	r3, r3, #32
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d002      	beq.n	8004bb6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f000 fb55 	bl	8005260 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc0:	2b40      	cmp	r3, #64	; 0x40
 8004bc2:	bf0c      	ite	eq
 8004bc4:	2301      	moveq	r3, #1
 8004bc6:	2300      	movne	r3, #0
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d102      	bne.n	8004bde <HAL_UART_IRQHandler+0x146>
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d031      	beq.n	8004c42 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 fa97 	bl	8005112 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bee:	2b40      	cmp	r3, #64	; 0x40
 8004bf0:	d123      	bne.n	8004c3a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	695a      	ldr	r2, [r3, #20]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c00:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d013      	beq.n	8004c32 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0e:	4a77      	ldr	r2, [pc, #476]	; (8004dec <HAL_UART_IRQHandler+0x354>)
 8004c10:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7fd fb08 	bl	800222c <HAL_DMA_Abort_IT>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d016      	beq.n	8004c50 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c30:	e00e      	b.n	8004c50 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fc fe95 	bl	8001962 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c38:	e00a      	b.n	8004c50 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7fc fe91 	bl	8001962 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c40:	e006      	b.n	8004c50 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7fc fe8d 	bl	8001962 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004c4e:	e0c4      	b.n	8004dda <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c50:	bf00      	nop
    return;
 8004c52:	e0c2      	b.n	8004dda <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	f040 80a2 	bne.w	8004da2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c60:	f003 0310 	and.w	r3, r3, #16
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 809c 	beq.w	8004da2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004c6a:	6a3b      	ldr	r3, [r7, #32]
 8004c6c:	f003 0310 	and.w	r3, r3, #16
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 8096 	beq.w	8004da2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c76:	2300      	movs	r3, #0
 8004c78:	60fb      	str	r3, [r7, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	60fb      	str	r3, [r7, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c96:	2b40      	cmp	r3, #64	; 0x40
 8004c98:	d14f      	bne.n	8004d3a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004ca4:	8a3b      	ldrh	r3, [r7, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 8099 	beq.w	8004dde <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004cb0:	8a3a      	ldrh	r2, [r7, #16]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	f080 8093 	bcs.w	8004dde <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	8a3a      	ldrh	r2, [r7, #16]
 8004cbc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cc8:	d02b      	beq.n	8004d22 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68da      	ldr	r2, [r3, #12]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cd8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695a      	ldr	r2, [r3, #20]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0201 	bic.w	r2, r2, #1
 8004ce8:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695a      	ldr	r2, [r3, #20]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cf8:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f022 0210 	bic.w	r2, r2, #16
 8004d16:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fd fa15 	bl	800214c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	4619      	mov	r1, r3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f86e 	bl	8004e14 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004d38:	e051      	b.n	8004dde <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d047      	beq.n	8004de2 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8004d52:	8a7b      	ldrh	r3, [r7, #18]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d044      	beq.n	8004de2 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d66:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695a      	ldr	r2, [r3, #20]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 0210 	bic.w	r2, r2, #16
 8004d94:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d96:	8a7b      	ldrh	r3, [r7, #18]
 8004d98:	4619      	mov	r1, r3
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f83a 	bl	8004e14 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004da0:	e01f      	b.n	8004de2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d008      	beq.n	8004dbe <HAL_UART_IRQHandler+0x326>
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f9eb 	bl	8005192 <UART_Transmit_IT>
    return;
 8004dbc:	e012      	b.n	8004de4 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00d      	beq.n	8004de4 <HAL_UART_IRQHandler+0x34c>
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d008      	beq.n	8004de4 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fa2c 	bl	8005230 <UART_EndTransmit_IT>
    return;
 8004dd8:	e004      	b.n	8004de4 <HAL_UART_IRQHandler+0x34c>
    return;
 8004dda:	bf00      	nop
 8004ddc:	e002      	b.n	8004de4 <HAL_UART_IRQHandler+0x34c>
      return;
 8004dde:	bf00      	nop
 8004de0:	e000      	b.n	8004de4 <HAL_UART_IRQHandler+0x34c>
      return;
 8004de2:	bf00      	nop
  }
}
 8004de4:	3728      	adds	r7, #40	; 0x28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	0800516b 	.word	0x0800516b

08004df0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr

08004e02 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bc80      	pop	{r7}
 8004e12:	4770      	bx	lr

08004e14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bc80      	pop	{r7}
 8004e28:	4770      	bx	lr

08004e2a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b084      	sub	sp, #16
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e36:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d12a      	bne.n	8004e9c <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e5a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695a      	ldr	r2, [r3, #20]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 0201 	bic.w	r2, r2, #1
 8004e6a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	695a      	ldr	r2, [r3, #20]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e7a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d107      	bne.n	8004e9c <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68da      	ldr	r2, [r3, #12]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0210 	bic.w	r2, r2, #16
 8004e9a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d106      	bne.n	8004eb2 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f7ff ffb2 	bl	8004e14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004eb0:	e002      	b.n	8004eb8 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f7fc fd4c 	bl	8001950 <HAL_UART_RxCpltCallback>
}
 8004eb8:	bf00      	nop
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ecc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d108      	bne.n	8004ee8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004eda:	085b      	lsrs	r3, r3, #1
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	4619      	mov	r1, r3
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f7ff ff97 	bl	8004e14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004ee6:	e002      	b.n	8004eee <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f7ff ff8a 	bl	8004e02 <HAL_UART_RxHalfCpltCallback>
}
 8004eee:	bf00      	nop
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b084      	sub	sp, #16
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f06:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f12:	2b80      	cmp	r3, #128	; 0x80
 8004f14:	bf0c      	ite	eq
 8004f16:	2301      	moveq	r3, #1
 8004f18:	2300      	movne	r3, #0
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b21      	cmp	r3, #33	; 0x21
 8004f28:	d108      	bne.n	8004f3c <UART_DMAError+0x46>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d005      	beq.n	8004f3c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2200      	movs	r2, #0
 8004f34:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004f36:	68b8      	ldr	r0, [r7, #8]
 8004f38:	f000 f8d6 	bl	80050e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f46:	2b40      	cmp	r3, #64	; 0x40
 8004f48:	bf0c      	ite	eq
 8004f4a:	2301      	moveq	r3, #1
 8004f4c:	2300      	movne	r3, #0
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b22      	cmp	r3, #34	; 0x22
 8004f5c:	d108      	bne.n	8004f70 <UART_DMAError+0x7a>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	2200      	movs	r2, #0
 8004f68:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004f6a:	68b8      	ldr	r0, [r7, #8]
 8004f6c:	f000 f8d1 	bl	8005112 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f74:	f043 0210 	orr.w	r2, r3, #16
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f7c:	68b8      	ldr	r0, [r7, #8]
 8004f7e:	f7fc fcf0 	bl	8001962 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f82:	bf00      	nop
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	4613      	mov	r3, r2
 8004f98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f9a:	e02c      	b.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa2:	d028      	beq.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d007      	beq.n	8004fba <UART_WaitOnFlagUntilTimeout+0x30>
 8004faa:	f7fc fdfd 	bl	8001ba8 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d21d      	bcs.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fc8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695a      	ldr	r2, [r3, #20]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 0201 	bic.w	r2, r2, #1
 8004fd8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e00f      	b.n	8005016 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4013      	ands	r3, r2
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	bf0c      	ite	eq
 8005006:	2301      	moveq	r3, #1
 8005008:	2300      	movne	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	461a      	mov	r2, r3
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	429a      	cmp	r2, r3
 8005012:	d0c3      	beq.n	8004f9c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
	...

08005020 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	4613      	mov	r3, r2
 800502c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	88fa      	ldrh	r2, [r7, #6]
 8005038:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2222      	movs	r2, #34	; 0x22
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504c:	4a23      	ldr	r2, [pc, #140]	; (80050dc <UART_Start_Receive_DMA+0xbc>)
 800504e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005054:	4a22      	ldr	r2, [pc, #136]	; (80050e0 <UART_Start_Receive_DMA+0xc0>)
 8005056:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505c:	4a21      	ldr	r2, [pc, #132]	; (80050e4 <UART_Start_Receive_DMA+0xc4>)
 800505e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005064:	2200      	movs	r2, #0
 8005066:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005068:	f107 0308 	add.w	r3, r7, #8
 800506c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	3304      	adds	r3, #4
 8005078:	4619      	mov	r1, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	88fb      	ldrh	r3, [r7, #6]
 8005080:	f7fd f80c 	bl	800209c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005084:	2300      	movs	r3, #0
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	613b      	str	r3, [r7, #16]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	613b      	str	r3, [r7, #16]
 8005098:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68da      	ldr	r2, [r3, #12]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050b0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695a      	ldr	r2, [r3, #20]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0201 	orr.w	r2, r2, #1
 80050c0:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	695a      	ldr	r2, [r3, #20]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050d0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3718      	adds	r7, #24
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	08004e2b 	.word	0x08004e2b
 80050e0:	08004ec1 	.word	0x08004ec1
 80050e4:	08004ef7 	.word	0x08004ef7

080050e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68da      	ldr	r2, [r3, #12]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80050fe:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2220      	movs	r2, #32
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	bc80      	pop	{r7}
 8005110:	4770      	bx	lr

08005112 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68da      	ldr	r2, [r3, #12]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005128:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695a      	ldr	r2, [r3, #20]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0201 	bic.w	r2, r2, #1
 8005138:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	2b01      	cmp	r3, #1
 8005140:	d107      	bne.n	8005152 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68da      	ldr	r2, [r3, #12]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0210 	bic.w	r2, r2, #16
 8005150:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2220      	movs	r2, #32
 8005156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	bc80      	pop	{r7}
 8005168:	4770      	bx	lr

0800516a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005176:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f7fc fbec 	bl	8001962 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005192:	b480      	push	{r7}
 8005194:	b085      	sub	sp, #20
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b21      	cmp	r3, #33	; 0x21
 80051a4:	d13e      	bne.n	8005224 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ae:	d114      	bne.n	80051da <UART_Transmit_IT+0x48>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d110      	bne.n	80051da <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6a1b      	ldr	r3, [r3, #32]
 80051bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	881b      	ldrh	r3, [r3, #0]
 80051c2:	461a      	mov	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	1c9a      	adds	r2, r3, #2
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	621a      	str	r2, [r3, #32]
 80051d8:	e008      	b.n	80051ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	1c59      	adds	r1, r3, #1
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	6211      	str	r1, [r2, #32]
 80051e4:	781a      	ldrb	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	3b01      	subs	r3, #1
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	4619      	mov	r1, r3
 80051fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10f      	bne.n	8005220 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800520e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800521e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005220:	2300      	movs	r3, #0
 8005222:	e000      	b.n	8005226 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005224:	2302      	movs	r3, #2
  }
}
 8005226:	4618      	mov	r0, r3
 8005228:	3714      	adds	r7, #20
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr

08005230 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005246:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7ff fdcd 	bl	8004df0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b086      	sub	sp, #24
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b22      	cmp	r3, #34	; 0x22
 8005272:	f040 8099 	bne.w	80053a8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800527e:	d117      	bne.n	80052b0 <UART_Receive_IT+0x50>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d113      	bne.n	80052b0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005288:	2300      	movs	r3, #0
 800528a:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005290:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	b29b      	uxth	r3, r3
 800529a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800529e:	b29a      	uxth	r2, r3
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a8:	1c9a      	adds	r2, r3, #2
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	629a      	str	r2, [r3, #40]	; 0x28
 80052ae:	e026      	b.n	80052fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052b4:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80052b6:	2300      	movs	r3, #0
 80052b8:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052c2:	d007      	beq.n	80052d4 <UART_Receive_IT+0x74>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10a      	bne.n	80052e2 <UART_Receive_IT+0x82>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d106      	bne.n	80052e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	701a      	strb	r2, [r3, #0]
 80052e0:	e008      	b.n	80052f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29b      	uxth	r3, r3
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	4619      	mov	r1, r3
 800530c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800530e:	2b00      	cmp	r3, #0
 8005310:	d148      	bne.n	80053a4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0220 	bic.w	r2, r2, #32
 8005320:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0201 	bic.w	r2, r2, #1
 8005340:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534e:	2b01      	cmp	r3, #1
 8005350:	d123      	bne.n	800539a <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0210 	bic.w	r2, r2, #16
 8005366:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b10      	cmp	r3, #16
 8005374:	d10a      	bne.n	800538c <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005376:	2300      	movs	r3, #0
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005390:	4619      	mov	r1, r3
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7ff fd3e 	bl	8004e14 <HAL_UARTEx_RxEventCallback>
 8005398:	e002      	b.n	80053a0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fc fad8 	bl	8001950 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	e002      	b.n	80053aa <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80053a4:	2300      	movs	r3, #0
 80053a6:	e000      	b.n	80053aa <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80053a8:	2302      	movs	r3, #2
  }
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3718      	adds	r7, #24
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80053f4:	f023 030c 	bic.w	r3, r3, #12
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	6812      	ldr	r2, [r2, #0]
 80053fc:	68b9      	ldr	r1, [r7, #8]
 80053fe:	430b      	orrs	r3, r1
 8005400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	699a      	ldr	r2, [r3, #24]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a57      	ldr	r2, [pc, #348]	; (800557c <UART_SetConfig+0x1c8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d004      	beq.n	800542c <UART_SetConfig+0x78>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a56      	ldr	r2, [pc, #344]	; (8005580 <UART_SetConfig+0x1cc>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d103      	bne.n	8005434 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800542c:	f7ff f9d4 	bl	80047d8 <HAL_RCC_GetPCLK2Freq>
 8005430:	60f8      	str	r0, [r7, #12]
 8005432:	e002      	b.n	800543a <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005434:	f7ff f9ae 	bl	8004794 <HAL_RCC_GetPCLK1Freq>
 8005438:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005442:	d14c      	bne.n	80054de <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	4613      	mov	r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4413      	add	r3, r2
 800544c:	009a      	lsls	r2, r3, #2
 800544e:	441a      	add	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	fbb2 f3f3 	udiv	r3, r2, r3
 800545a:	4a4a      	ldr	r2, [pc, #296]	; (8005584 <UART_SetConfig+0x1d0>)
 800545c:	fba2 2303 	umull	r2, r3, r2, r3
 8005460:	095b      	lsrs	r3, r3, #5
 8005462:	0119      	lsls	r1, r3, #4
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4613      	mov	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	009a      	lsls	r2, r3, #2
 800546e:	441a      	add	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	005b      	lsls	r3, r3, #1
 8005476:	fbb2 f2f3 	udiv	r2, r2, r3
 800547a:	4b42      	ldr	r3, [pc, #264]	; (8005584 <UART_SetConfig+0x1d0>)
 800547c:	fba3 0302 	umull	r0, r3, r3, r2
 8005480:	095b      	lsrs	r3, r3, #5
 8005482:	2064      	movs	r0, #100	; 0x64
 8005484:	fb00 f303 	mul.w	r3, r0, r3
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	3332      	adds	r3, #50	; 0x32
 800548e:	4a3d      	ldr	r2, [pc, #244]	; (8005584 <UART_SetConfig+0x1d0>)
 8005490:	fba2 2303 	umull	r2, r3, r2, r3
 8005494:	095b      	lsrs	r3, r3, #5
 8005496:	005b      	lsls	r3, r3, #1
 8005498:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800549c:	4419      	add	r1, r3
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	009a      	lsls	r2, r3, #2
 80054a8:	441a      	add	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80054b4:	4b33      	ldr	r3, [pc, #204]	; (8005584 <UART_SetConfig+0x1d0>)
 80054b6:	fba3 0302 	umull	r0, r3, r3, r2
 80054ba:	095b      	lsrs	r3, r3, #5
 80054bc:	2064      	movs	r0, #100	; 0x64
 80054be:	fb00 f303 	mul.w	r3, r0, r3
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	3332      	adds	r3, #50	; 0x32
 80054c8:	4a2e      	ldr	r2, [pc, #184]	; (8005584 <UART_SetConfig+0x1d0>)
 80054ca:	fba2 2303 	umull	r2, r3, r2, r3
 80054ce:	095b      	lsrs	r3, r3, #5
 80054d0:	f003 0207 	and.w	r2, r3, #7
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	440a      	add	r2, r1
 80054da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054dc:	e04a      	b.n	8005574 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4613      	mov	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4413      	add	r3, r2
 80054e6:	009a      	lsls	r2, r3, #2
 80054e8:	441a      	add	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f4:	4a23      	ldr	r2, [pc, #140]	; (8005584 <UART_SetConfig+0x1d0>)
 80054f6:	fba2 2303 	umull	r2, r3, r2, r3
 80054fa:	095b      	lsrs	r3, r3, #5
 80054fc:	0119      	lsls	r1, r3, #4
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	4613      	mov	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4413      	add	r3, r2
 8005506:	009a      	lsls	r2, r3, #2
 8005508:	441a      	add	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	fbb2 f2f3 	udiv	r2, r2, r3
 8005514:	4b1b      	ldr	r3, [pc, #108]	; (8005584 <UART_SetConfig+0x1d0>)
 8005516:	fba3 0302 	umull	r0, r3, r3, r2
 800551a:	095b      	lsrs	r3, r3, #5
 800551c:	2064      	movs	r0, #100	; 0x64
 800551e:	fb00 f303 	mul.w	r3, r0, r3
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	011b      	lsls	r3, r3, #4
 8005526:	3332      	adds	r3, #50	; 0x32
 8005528:	4a16      	ldr	r2, [pc, #88]	; (8005584 <UART_SetConfig+0x1d0>)
 800552a:	fba2 2303 	umull	r2, r3, r2, r3
 800552e:	095b      	lsrs	r3, r3, #5
 8005530:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005534:	4419      	add	r1, r3
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4613      	mov	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	009a      	lsls	r2, r3, #2
 8005540:	441a      	add	r2, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	fbb2 f2f3 	udiv	r2, r2, r3
 800554c:	4b0d      	ldr	r3, [pc, #52]	; (8005584 <UART_SetConfig+0x1d0>)
 800554e:	fba3 0302 	umull	r0, r3, r3, r2
 8005552:	095b      	lsrs	r3, r3, #5
 8005554:	2064      	movs	r0, #100	; 0x64
 8005556:	fb00 f303 	mul.w	r3, r0, r3
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	3332      	adds	r3, #50	; 0x32
 8005560:	4a08      	ldr	r2, [pc, #32]	; (8005584 <UART_SetConfig+0x1d0>)
 8005562:	fba2 2303 	umull	r2, r3, r2, r3
 8005566:	095b      	lsrs	r3, r3, #5
 8005568:	f003 020f 	and.w	r2, r3, #15
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	440a      	add	r2, r1
 8005572:	609a      	str	r2, [r3, #8]
}
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	40011000 	.word	0x40011000
 8005580:	40011400 	.word	0x40011400
 8005584:	51eb851f 	.word	0x51eb851f

08005588 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005588:	b084      	sub	sp, #16
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	f107 001c 	add.w	r0, r7, #28
 8005596:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800559a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559c:	2b01      	cmp	r3, #1
 800559e:	d122      	bne.n	80055e6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80055b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80055c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d105      	bne.n	80055da <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f001 fafa 	bl	8006bd4 <USB_CoreReset>
 80055e0:	4603      	mov	r3, r0
 80055e2:	73fb      	strb	r3, [r7, #15]
 80055e4:	e010      	b.n	8005608 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f001 faee 	bl	8006bd4 <USB_CoreReset>
 80055f8:	4603      	mov	r3, r0
 80055fa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800560a:	2b01      	cmp	r3, #1
 800560c:	d10b      	bne.n	8005626 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f043 0206 	orr.w	r2, r3, #6
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f043 0220 	orr.w	r2, r3, #32
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005626:	7bfb      	ldrb	r3, [r7, #15]
}
 8005628:	4618      	mov	r0, r3
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005632:	b004      	add	sp, #16
 8005634:	4770      	bx	lr
	...

08005638 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005638:	b480      	push	{r7}
 800563a:	b087      	sub	sp, #28
 800563c:	af00      	add	r7, sp, #0
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	4613      	mov	r3, r2
 8005644:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005646:	79fb      	ldrb	r3, [r7, #7]
 8005648:	2b02      	cmp	r3, #2
 800564a:	d165      	bne.n	8005718 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	4a41      	ldr	r2, [pc, #260]	; (8005754 <USB_SetTurnaroundTime+0x11c>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d906      	bls.n	8005662 <USB_SetTurnaroundTime+0x2a>
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	4a40      	ldr	r2, [pc, #256]	; (8005758 <USB_SetTurnaroundTime+0x120>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d202      	bcs.n	8005662 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800565c:	230f      	movs	r3, #15
 800565e:	617b      	str	r3, [r7, #20]
 8005660:	e062      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	4a3c      	ldr	r2, [pc, #240]	; (8005758 <USB_SetTurnaroundTime+0x120>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d306      	bcc.n	8005678 <USB_SetTurnaroundTime+0x40>
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	4a3b      	ldr	r2, [pc, #236]	; (800575c <USB_SetTurnaroundTime+0x124>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d202      	bcs.n	8005678 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005672:	230e      	movs	r3, #14
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	e057      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	4a38      	ldr	r2, [pc, #224]	; (800575c <USB_SetTurnaroundTime+0x124>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d306      	bcc.n	800568e <USB_SetTurnaroundTime+0x56>
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	4a37      	ldr	r2, [pc, #220]	; (8005760 <USB_SetTurnaroundTime+0x128>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d202      	bcs.n	800568e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005688:	230d      	movs	r3, #13
 800568a:	617b      	str	r3, [r7, #20]
 800568c:	e04c      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4a33      	ldr	r2, [pc, #204]	; (8005760 <USB_SetTurnaroundTime+0x128>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d306      	bcc.n	80056a4 <USB_SetTurnaroundTime+0x6c>
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	4a32      	ldr	r2, [pc, #200]	; (8005764 <USB_SetTurnaroundTime+0x12c>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d802      	bhi.n	80056a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800569e:	230c      	movs	r3, #12
 80056a0:	617b      	str	r3, [r7, #20]
 80056a2:	e041      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4a2f      	ldr	r2, [pc, #188]	; (8005764 <USB_SetTurnaroundTime+0x12c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d906      	bls.n	80056ba <USB_SetTurnaroundTime+0x82>
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4a2e      	ldr	r2, [pc, #184]	; (8005768 <USB_SetTurnaroundTime+0x130>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d802      	bhi.n	80056ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80056b4:	230b      	movs	r3, #11
 80056b6:	617b      	str	r3, [r7, #20]
 80056b8:	e036      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	4a2a      	ldr	r2, [pc, #168]	; (8005768 <USB_SetTurnaroundTime+0x130>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d906      	bls.n	80056d0 <USB_SetTurnaroundTime+0x98>
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	4a29      	ldr	r2, [pc, #164]	; (800576c <USB_SetTurnaroundTime+0x134>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d802      	bhi.n	80056d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80056ca:	230a      	movs	r3, #10
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	e02b      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	4a26      	ldr	r2, [pc, #152]	; (800576c <USB_SetTurnaroundTime+0x134>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d906      	bls.n	80056e6 <USB_SetTurnaroundTime+0xae>
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4a25      	ldr	r2, [pc, #148]	; (8005770 <USB_SetTurnaroundTime+0x138>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d202      	bcs.n	80056e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80056e0:	2309      	movs	r3, #9
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	e020      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	4a21      	ldr	r2, [pc, #132]	; (8005770 <USB_SetTurnaroundTime+0x138>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d306      	bcc.n	80056fc <USB_SetTurnaroundTime+0xc4>
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	4a20      	ldr	r2, [pc, #128]	; (8005774 <USB_SetTurnaroundTime+0x13c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d802      	bhi.n	80056fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80056f6:	2308      	movs	r3, #8
 80056f8:	617b      	str	r3, [r7, #20]
 80056fa:	e015      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4a1d      	ldr	r2, [pc, #116]	; (8005774 <USB_SetTurnaroundTime+0x13c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d906      	bls.n	8005712 <USB_SetTurnaroundTime+0xda>
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4a1c      	ldr	r2, [pc, #112]	; (8005778 <USB_SetTurnaroundTime+0x140>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d202      	bcs.n	8005712 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800570c:	2307      	movs	r3, #7
 800570e:	617b      	str	r3, [r7, #20]
 8005710:	e00a      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005712:	2306      	movs	r3, #6
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	e007      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005718:	79fb      	ldrb	r3, [r7, #7]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d102      	bne.n	8005724 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800571e:	2309      	movs	r3, #9
 8005720:	617b      	str	r3, [r7, #20]
 8005722:	e001      	b.n	8005728 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005724:	2309      	movs	r3, #9
 8005726:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	68da      	ldr	r2, [r3, #12]
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	029b      	lsls	r3, r3, #10
 800573c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005740:	431a      	orrs	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	371c      	adds	r7, #28
 800574c:	46bd      	mov	sp, r7
 800574e:	bc80      	pop	{r7}
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	00d8acbf 	.word	0x00d8acbf
 8005758:	00e4e1c0 	.word	0x00e4e1c0
 800575c:	00f42400 	.word	0x00f42400
 8005760:	01067380 	.word	0x01067380
 8005764:	011a499f 	.word	0x011a499f
 8005768:	01312cff 	.word	0x01312cff
 800576c:	014ca43f 	.word	0x014ca43f
 8005770:	016e3600 	.word	0x016e3600
 8005774:	01a6ab1f 	.word	0x01a6ab1f
 8005778:	01e84800 	.word	0x01e84800

0800577c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f043 0201 	orr.w	r2, r3, #1
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	bc80      	pop	{r7}
 800579a:	4770      	bx	lr

0800579c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f023 0201 	bic.w	r2, r3, #1
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bc80      	pop	{r7}
 80057ba:	4770      	bx	lr

080057bc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	460b      	mov	r3, r1
 80057c6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80057c8:	2300      	movs	r3, #0
 80057ca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057d8:	78fb      	ldrb	r3, [r7, #3]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d115      	bne.n	800580a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80057ea:	2001      	movs	r0, #1
 80057ec:	f7fc f9e6 	bl	8001bbc <HAL_Delay>
      ms++;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	3301      	adds	r3, #1
 80057f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f001 f961 	bl	8006abe <USB_GetMode>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d01e      	beq.n	8005840 <USB_SetCurrentMode+0x84>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2b31      	cmp	r3, #49	; 0x31
 8005806:	d9f0      	bls.n	80057ea <USB_SetCurrentMode+0x2e>
 8005808:	e01a      	b.n	8005840 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800580a:	78fb      	ldrb	r3, [r7, #3]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d115      	bne.n	800583c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800581c:	2001      	movs	r0, #1
 800581e:	f7fc f9cd 	bl	8001bbc <HAL_Delay>
      ms++;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	3301      	adds	r3, #1
 8005826:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f001 f948 	bl	8006abe <USB_GetMode>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d005      	beq.n	8005840 <USB_SetCurrentMode+0x84>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2b31      	cmp	r3, #49	; 0x31
 8005838:	d9f0      	bls.n	800581c <USB_SetCurrentMode+0x60>
 800583a:	e001      	b.n	8005840 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e005      	b.n	800584c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b32      	cmp	r3, #50	; 0x32
 8005844:	d101      	bne.n	800584a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e000      	b.n	800584c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005854:	b084      	sub	sp, #16
 8005856:	b580      	push	{r7, lr}
 8005858:	b086      	sub	sp, #24
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
 800585e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005862:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005866:	2300      	movs	r3, #0
 8005868:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800586e:	2300      	movs	r3, #0
 8005870:	613b      	str	r3, [r7, #16]
 8005872:	e009      	b.n	8005888 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	3340      	adds	r3, #64	; 0x40
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	2200      	movs	r2, #0
 8005880:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	3301      	adds	r3, #1
 8005886:	613b      	str	r3, [r7, #16]
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	2b0e      	cmp	r3, #14
 800588c:	d9f2      	bls.n	8005874 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800588e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d11c      	bne.n	80058ce <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058a2:	f043 0302 	orr.w	r3, r3, #2
 80058a6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	639a      	str	r2, [r3, #56]	; 0x38
 80058cc:	e00b      	b.n	80058e6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058de:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80058ec:	461a      	mov	r2, r3
 80058ee:	2300      	movs	r3, #0
 80058f0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058f8:	4619      	mov	r1, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005900:	461a      	mov	r2, r3
 8005902:	680b      	ldr	r3, [r1, #0]
 8005904:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005908:	2b01      	cmp	r3, #1
 800590a:	d10c      	bne.n	8005926 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800590c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590e:	2b00      	cmp	r3, #0
 8005910:	d104      	bne.n	800591c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005912:	2100      	movs	r1, #0
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f945 	bl	8005ba4 <USB_SetDevSpeed>
 800591a:	e008      	b.n	800592e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800591c:	2101      	movs	r1, #1
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 f940 	bl	8005ba4 <USB_SetDevSpeed>
 8005924:	e003      	b.n	800592e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005926:	2103      	movs	r1, #3
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f93b 	bl	8005ba4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800592e:	2110      	movs	r1, #16
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 f8f3 	bl	8005b1c <USB_FlushTxFifo>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 f90f 	bl	8005b64 <USB_FlushRxFifo>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005956:	461a      	mov	r2, r3
 8005958:	2300      	movs	r3, #0
 800595a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005962:	461a      	mov	r2, r3
 8005964:	2300      	movs	r3, #0
 8005966:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800596e:	461a      	mov	r2, r3
 8005970:	2300      	movs	r3, #0
 8005972:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005974:	2300      	movs	r3, #0
 8005976:	613b      	str	r3, [r7, #16]
 8005978:	e043      	b.n	8005a02 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800598c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005990:	d118      	bne.n	80059c4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10a      	bne.n	80059ae <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	015a      	lsls	r2, r3, #5
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4413      	add	r3, r2
 80059a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a4:	461a      	mov	r2, r3
 80059a6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	e013      	b.n	80059d6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	015a      	lsls	r2, r3, #5
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	4413      	add	r3, r2
 80059b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ba:	461a      	mov	r2, r3
 80059bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	e008      	b.n	80059d6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	015a      	lsls	r2, r3, #5
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4413      	add	r3, r2
 80059cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059d0:	461a      	mov	r2, r3
 80059d2:	2300      	movs	r3, #0
 80059d4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	015a      	lsls	r2, r3, #5
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	4413      	add	r3, r2
 80059de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059e2:	461a      	mov	r2, r3
 80059e4:	2300      	movs	r3, #0
 80059e6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	015a      	lsls	r2, r3, #5
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059f4:	461a      	mov	r2, r3
 80059f6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80059fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	3301      	adds	r3, #1
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d3b7      	bcc.n	800597a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	613b      	str	r3, [r7, #16]
 8005a0e:	e043      	b.n	8005a98 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a26:	d118      	bne.n	8005a5a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10a      	bne.n	8005a44 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	4413      	add	r3, r2
 8005a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005a40:	6013      	str	r3, [r2, #0]
 8005a42:	e013      	b.n	8005a6c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a50:	461a      	mov	r2, r3
 8005a52:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	e008      	b.n	8005a6c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a66:	461a      	mov	r2, r3
 8005a68:	2300      	movs	r3, #0
 8005a6a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a78:	461a      	mov	r2, r3
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	015a      	lsls	r2, r3, #5
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	4413      	add	r3, r2
 8005a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a90:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	3301      	adds	r3, #1
 8005a96:	613b      	str	r3, [r7, #16]
 8005a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d3b7      	bcc.n	8005a10 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005aae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ab2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005ac0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d105      	bne.n	8005ad4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	f043 0210 	orr.w	r2, r3, #16
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	699a      	ldr	r2, [r3, #24]
 8005ad8:	4b0f      	ldr	r3, [pc, #60]	; (8005b18 <USB_DevInit+0x2c4>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d005      	beq.n	8005af2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	f043 0208 	orr.w	r2, r3, #8
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005af2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d107      	bne.n	8005b08 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b00:	f043 0304 	orr.w	r3, r3, #4
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3718      	adds	r7, #24
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b14:	b004      	add	sp, #16
 8005b16:	4770      	bx	lr
 8005b18:	803c3800 	.word	0x803c3800

08005b1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	019b      	lsls	r3, r3, #6
 8005b2e:	f043 0220 	orr.w	r2, r3, #32
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4a08      	ldr	r2, [pc, #32]	; (8005b60 <USB_FlushTxFifo+0x44>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d901      	bls.n	8005b48 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e006      	b.n	8005b56 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d0f0      	beq.n	8005b36 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bc80      	pop	{r7}
 8005b5e:	4770      	bx	lr
 8005b60:	00030d40 	.word	0x00030d40

08005b64 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2210      	movs	r2, #16
 8005b74:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	60fb      	str	r3, [r7, #12]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4a08      	ldr	r2, [pc, #32]	; (8005ba0 <USB_FlushRxFifo+0x3c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d901      	bls.n	8005b88 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	e006      	b.n	8005b96 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	f003 0310 	and.w	r3, r3, #16
 8005b90:	2b10      	cmp	r3, #16
 8005b92:	d0f0      	beq.n	8005b76 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr
 8005ba0:	00030d40 	.word	0x00030d40

08005ba4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	460b      	mov	r3, r1
 8005bae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	68f9      	ldr	r1, [r7, #12]
 8005bc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3714      	adds	r7, #20
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr

08005bd4 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f003 0306 	and.w	r3, r3, #6
 8005bec:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d102      	bne.n	8005bfa <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	75fb      	strb	r3, [r7, #23]
 8005bf8:	e00a      	b.n	8005c10 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d002      	beq.n	8005c06 <USB_GetDevSpeed+0x32>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b06      	cmp	r3, #6
 8005c04:	d102      	bne.n	8005c0c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005c06:	2302      	movs	r3, #2
 8005c08:	75fb      	strb	r3, [r7, #23]
 8005c0a:	e001      	b.n	8005c10 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005c0c:	230f      	movs	r3, #15
 8005c0e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	371c      	adds	r7, #28
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr

08005c1c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	785b      	ldrb	r3, [r3, #1]
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d13a      	bne.n	8005cae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c3e:	69da      	ldr	r2, [r3, #28]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	f003 030f 	and.w	r3, r3, #15
 8005c48:	2101      	movs	r1, #1
 8005c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	68f9      	ldr	r1, [r7, #12]
 8005c52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c56:	4313      	orrs	r3, r2
 8005c58:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	015a      	lsls	r2, r3, #5
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	4413      	add	r3, r2
 8005c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d155      	bne.n	8005d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	78db      	ldrb	r3, [r3, #3]
 8005c8a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c8c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	059b      	lsls	r3, r3, #22
 8005c92:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c94:	4313      	orrs	r3, r2
 8005c96:	68ba      	ldr	r2, [r7, #8]
 8005c98:	0151      	lsls	r1, r2, #5
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	440a      	add	r2, r1
 8005c9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005caa:	6013      	str	r3, [r2, #0]
 8005cac:	e036      	b.n	8005d1c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb4:	69da      	ldr	r2, [r3, #28]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	f003 030f 	and.w	r3, r3, #15
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cc4:	041b      	lsls	r3, r3, #16
 8005cc6:	68f9      	ldr	r1, [r7, #12]
 8005cc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	015a      	lsls	r2, r3, #5
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d11a      	bne.n	8005d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	78db      	ldrb	r3, [r3, #3]
 8005d00:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d02:	430b      	orrs	r3, r1
 8005d04:	4313      	orrs	r3, r2
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	0151      	lsls	r1, r2, #5
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	440a      	add	r2, r1
 8005d0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d1a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3714      	adds	r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bc80      	pop	{r7}
 8005d26:	4770      	bx	lr

08005d28 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	781b      	ldrb	r3, [r3, #0]
 8005d3a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	785b      	ldrb	r3, [r3, #1]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d161      	bne.n	8005e08 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	015a      	lsls	r2, r3, #5
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d5a:	d11f      	bne.n	8005d9c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68ba      	ldr	r2, [r7, #8]
 8005d6c:	0151      	lsls	r1, r2, #5
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	440a      	add	r2, r1
 8005d72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005d7a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	015a      	lsls	r2, r3, #5
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	4413      	add	r3, r2
 8005d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	0151      	lsls	r1, r2, #5
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	440a      	add	r2, r1
 8005d92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d9a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005da2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	f003 030f 	and.w	r3, r3, #15
 8005dac:	2101      	movs	r1, #1
 8005dae:	fa01 f303 	lsl.w	r3, r1, r3
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	43db      	mvns	r3, r3
 8005db6:	68f9      	ldr	r1, [r7, #12]
 8005db8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dc6:	69da      	ldr	r2, [r3, #28]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	f003 030f 	and.w	r3, r3, #15
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	43db      	mvns	r3, r3
 8005dda:	68f9      	ldr	r1, [r7, #12]
 8005ddc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005de0:	4013      	ands	r3, r2
 8005de2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	0159      	lsls	r1, r3, #5
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	440b      	add	r3, r1
 8005dfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4b35      	ldr	r3, [pc, #212]	; (8005ed8 <USB_DeactivateEndpoint+0x1b0>)
 8005e02:	4013      	ands	r3, r2
 8005e04:	600b      	str	r3, [r1, #0]
 8005e06:	e060      	b.n	8005eca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e1e:	d11f      	bne.n	8005e60 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	015a      	lsls	r2, r3, #5
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	0151      	lsls	r1, r2, #5
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	440a      	add	r2, r1
 8005e36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005e3e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	015a      	lsls	r2, r3, #5
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	4413      	add	r3, r2
 8005e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	0151      	lsls	r1, r2, #5
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	440a      	add	r2, r1
 8005e56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e5a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	f003 030f 	and.w	r3, r3, #15
 8005e70:	2101      	movs	r1, #1
 8005e72:	fa01 f303 	lsl.w	r3, r1, r3
 8005e76:	041b      	lsls	r3, r3, #16
 8005e78:	43db      	mvns	r3, r3
 8005e7a:	68f9      	ldr	r1, [r7, #12]
 8005e7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e80:	4013      	ands	r3, r2
 8005e82:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e8a:	69da      	ldr	r2, [r3, #28]
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	f003 030f 	and.w	r3, r3, #15
 8005e94:	2101      	movs	r1, #1
 8005e96:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9a:	041b      	lsls	r3, r3, #16
 8005e9c:	43db      	mvns	r3, r3
 8005e9e:	68f9      	ldr	r1, [r7, #12]
 8005ea0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	0159      	lsls	r1, r3, #5
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	440b      	add	r3, r1
 8005ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4b05      	ldr	r3, [pc, #20]	; (8005edc <USB_DeactivateEndpoint+0x1b4>)
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	ec337800 	.word	0xec337800
 8005edc:	eff37800 	.word	0xeff37800

08005ee0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08a      	sub	sp, #40	; 0x28
 8005ee4:	af02      	add	r7, sp, #8
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	4613      	mov	r3, r2
 8005eec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	785b      	ldrb	r3, [r3, #1]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	f040 815c 	bne.w	80061ba <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d132      	bne.n	8005f70 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	015a      	lsls	r2, r3, #5
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	0151      	lsls	r1, r2, #5
 8005f1c:	69fa      	ldr	r2, [r7, #28]
 8005f1e:	440a      	add	r2, r1
 8005f20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f24:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005f28:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005f2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	0151      	lsls	r1, r2, #5
 8005f40:	69fa      	ldr	r2, [r7, #28]
 8005f42:	440a      	add	r2, r1
 8005f44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f48:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f4c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	69ba      	ldr	r2, [r7, #24]
 8005f5e:	0151      	lsls	r1, r2, #5
 8005f60:	69fa      	ldr	r2, [r7, #28]
 8005f62:	440a      	add	r2, r1
 8005f64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f68:	0cdb      	lsrs	r3, r3, #19
 8005f6a:	04db      	lsls	r3, r3, #19
 8005f6c:	6113      	str	r3, [r2, #16]
 8005f6e:	e074      	b.n	800605a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	0151      	lsls	r1, r2, #5
 8005f82:	69fa      	ldr	r2, [r7, #28]
 8005f84:	440a      	add	r2, r1
 8005f86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f8a:	0cdb      	lsrs	r3, r3, #19
 8005f8c:	04db      	lsls	r3, r3, #19
 8005f8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	0151      	lsls	r1, r2, #5
 8005fa2:	69fa      	ldr	r2, [r7, #28]
 8005fa4:	440a      	add	r2, r1
 8005fa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005faa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005fae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005fb2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	015a      	lsls	r2, r3, #5
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	4413      	add	r3, r2
 8005fbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fc0:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	6959      	ldr	r1, [r3, #20]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	440b      	add	r3, r1
 8005fcc:	1e59      	subs	r1, r3, #1
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005fd6:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005fd8:	4b9d      	ldr	r3, [pc, #628]	; (8006250 <USB_EPStartXfer+0x370>)
 8005fda:	400b      	ands	r3, r1
 8005fdc:	69b9      	ldr	r1, [r7, #24]
 8005fde:	0148      	lsls	r0, r1, #5
 8005fe0:	69f9      	ldr	r1, [r7, #28]
 8005fe2:	4401      	add	r1, r0
 8005fe4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	015a      	lsls	r2, r3, #5
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ff8:	691a      	ldr	r2, [r3, #16]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006002:	69b9      	ldr	r1, [r7, #24]
 8006004:	0148      	lsls	r0, r1, #5
 8006006:	69f9      	ldr	r1, [r7, #28]
 8006008:	4401      	add	r1, r0
 800600a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800600e:	4313      	orrs	r3, r2
 8006010:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	78db      	ldrb	r3, [r3, #3]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d11f      	bne.n	800605a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	4413      	add	r3, r2
 8006022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	0151      	lsls	r1, r2, #5
 800602c:	69fa      	ldr	r2, [r7, #28]
 800602e:	440a      	add	r2, r1
 8006030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006034:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006038:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	4413      	add	r3, r2
 8006042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	0151      	lsls	r1, r2, #5
 800604c:	69fa      	ldr	r2, [r7, #28]
 800604e:	440a      	add	r2, r1
 8006050:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006054:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006058:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800605a:	79fb      	ldrb	r3, [r7, #7]
 800605c:	2b01      	cmp	r3, #1
 800605e:	d14b      	bne.n	80060f8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d009      	beq.n	800607c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	015a      	lsls	r2, r3, #5
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	4413      	add	r3, r2
 8006070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006074:	461a      	mov	r2, r3
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	78db      	ldrb	r3, [r3, #3]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d128      	bne.n	80060d6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006090:	2b00      	cmp	r3, #0
 8006092:	d110      	bne.n	80060b6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	4413      	add	r3, r2
 800609c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	0151      	lsls	r1, r2, #5
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	440a      	add	r2, r1
 80060aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80060b2:	6013      	str	r3, [r2, #0]
 80060b4:	e00f      	b.n	80060d6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	015a      	lsls	r2, r3, #5
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	4413      	add	r3, r2
 80060be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	0151      	lsls	r1, r2, #5
 80060c8:	69fa      	ldr	r2, [r7, #28]
 80060ca:	440a      	add	r2, r1
 80060cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060d4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	4413      	add	r3, r2
 80060de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	69ba      	ldr	r2, [r7, #24]
 80060e6:	0151      	lsls	r1, r2, #5
 80060e8:	69fa      	ldr	r2, [r7, #28]
 80060ea:	440a      	add	r2, r1
 80060ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80060f4:	6013      	str	r3, [r2, #0]
 80060f6:	e12f      	b.n	8006358 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	015a      	lsls	r2, r3, #5
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	4413      	add	r3, r2
 8006100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	0151      	lsls	r1, r2, #5
 800610a:	69fa      	ldr	r2, [r7, #28]
 800610c:	440a      	add	r2, r1
 800610e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006112:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006116:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	78db      	ldrb	r3, [r3, #3]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d015      	beq.n	800614c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8117 	beq.w	8006358 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	f003 030f 	and.w	r3, r3, #15
 800613a:	2101      	movs	r1, #1
 800613c:	fa01 f303 	lsl.w	r3, r1, r3
 8006140:	69f9      	ldr	r1, [r7, #28]
 8006142:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006146:	4313      	orrs	r3, r2
 8006148:	634b      	str	r3, [r1, #52]	; 0x34
 800614a:	e105      	b.n	8006358 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006158:	2b00      	cmp	r3, #0
 800615a:	d110      	bne.n	800617e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	0151      	lsls	r1, r2, #5
 800616e:	69fa      	ldr	r2, [r7, #28]
 8006170:	440a      	add	r2, r1
 8006172:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006176:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	e00f      	b.n	800619e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	015a      	lsls	r2, r3, #5
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	4413      	add	r3, r2
 8006186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	0151      	lsls	r1, r2, #5
 8006190:	69fa      	ldr	r2, [r7, #28]
 8006192:	440a      	add	r2, r1
 8006194:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800619c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	68d9      	ldr	r1, [r3, #12]
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	781a      	ldrb	r2, [r3, #0]
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	b298      	uxth	r0, r3
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	4603      	mov	r3, r0
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 fa2a 	bl	800660c <USB_WritePacket>
 80061b8:	e0ce      	b.n	8006358 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	015a      	lsls	r2, r3, #5
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	4413      	add	r3, r2
 80061c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	0151      	lsls	r1, r2, #5
 80061cc:	69fa      	ldr	r2, [r7, #28]
 80061ce:	440a      	add	r2, r1
 80061d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061d4:	0cdb      	lsrs	r3, r3, #19
 80061d6:	04db      	lsls	r3, r3, #19
 80061d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	0151      	lsls	r1, r2, #5
 80061ec:	69fa      	ldr	r2, [r7, #28]
 80061ee:	440a      	add	r2, r1
 80061f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80061f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80061fc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d126      	bne.n	8006254 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	4413      	add	r3, r2
 800620e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006212:	691a      	ldr	r2, [r3, #16]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800621c:	69b9      	ldr	r1, [r7, #24]
 800621e:	0148      	lsls	r0, r1, #5
 8006220:	69f9      	ldr	r1, [r7, #28]
 8006222:	4401      	add	r1, r0
 8006224:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006228:	4313      	orrs	r3, r2
 800622a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	015a      	lsls	r2, r3, #5
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	4413      	add	r3, r2
 8006234:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	0151      	lsls	r1, r2, #5
 800623e:	69fa      	ldr	r2, [r7, #28]
 8006240:	440a      	add	r2, r1
 8006242:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006246:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800624a:	6113      	str	r3, [r2, #16]
 800624c:	e036      	b.n	80062bc <USB_EPStartXfer+0x3dc>
 800624e:	bf00      	nop
 8006250:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	695a      	ldr	r2, [r3, #20]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	4413      	add	r3, r2
 800625e:	1e5a      	subs	r2, r3, #1
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	fbb2 f3f3 	udiv	r3, r2, r3
 8006268:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006276:	691a      	ldr	r2, [r3, #16]
 8006278:	8afb      	ldrh	r3, [r7, #22]
 800627a:	04d9      	lsls	r1, r3, #19
 800627c:	4b39      	ldr	r3, [pc, #228]	; (8006364 <USB_EPStartXfer+0x484>)
 800627e:	400b      	ands	r3, r1
 8006280:	69b9      	ldr	r1, [r7, #24]
 8006282:	0148      	lsls	r0, r1, #5
 8006284:	69f9      	ldr	r1, [r7, #28]
 8006286:	4401      	add	r1, r0
 8006288:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800628c:	4313      	orrs	r3, r2
 800628e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	015a      	lsls	r2, r3, #5
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	4413      	add	r3, r2
 8006298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800629c:	691a      	ldr	r2, [r3, #16]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	8af9      	ldrh	r1, [r7, #22]
 80062a4:	fb01 f303 	mul.w	r3, r1, r3
 80062a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ac:	69b9      	ldr	r1, [r7, #24]
 80062ae:	0148      	lsls	r0, r1, #5
 80062b0:	69f9      	ldr	r1, [r7, #28]
 80062b2:	4401      	add	r1, r0
 80062b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80062b8:	4313      	orrs	r3, r2
 80062ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80062bc:	79fb      	ldrb	r3, [r7, #7]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d10d      	bne.n	80062de <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d009      	beq.n	80062de <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	68d9      	ldr	r1, [r3, #12]
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	015a      	lsls	r2, r3, #5
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	4413      	add	r3, r2
 80062d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062da:	460a      	mov	r2, r1
 80062dc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	78db      	ldrb	r3, [r3, #3]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d128      	bne.n	8006338 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d110      	bne.n	8006318 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	015a      	lsls	r2, r3, #5
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	4413      	add	r3, r2
 80062fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	69ba      	ldr	r2, [r7, #24]
 8006306:	0151      	lsls	r1, r2, #5
 8006308:	69fa      	ldr	r2, [r7, #28]
 800630a:	440a      	add	r2, r1
 800630c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006310:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006314:	6013      	str	r3, [r2, #0]
 8006316:	e00f      	b.n	8006338 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	4413      	add	r3, r2
 8006320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	0151      	lsls	r1, r2, #5
 800632a:	69fa      	ldr	r2, [r7, #28]
 800632c:	440a      	add	r2, r1
 800632e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006332:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006336:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	015a      	lsls	r2, r3, #5
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	4413      	add	r3, r2
 8006340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	69ba      	ldr	r2, [r7, #24]
 8006348:	0151      	lsls	r1, r2, #5
 800634a:	69fa      	ldr	r2, [r7, #28]
 800634c:	440a      	add	r2, r1
 800634e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006352:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006356:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3720      	adds	r7, #32
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	1ff80000 	.word	0x1ff80000

08006368 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	4613      	mov	r3, r2
 8006374:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	785b      	ldrb	r3, [r3, #1]
 8006384:	2b01      	cmp	r3, #1
 8006386:	f040 80cd 	bne.w	8006524 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d132      	bne.n	80063f8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	4413      	add	r3, r2
 800639a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	0151      	lsls	r1, r2, #5
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	440a      	add	r2, r1
 80063a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063ac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80063b0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80063b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	015a      	lsls	r2, r3, #5
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	4413      	add	r3, r2
 80063be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	0151      	lsls	r1, r2, #5
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	440a      	add	r2, r1
 80063cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	015a      	lsls	r2, r3, #5
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	4413      	add	r3, r2
 80063de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	0151      	lsls	r1, r2, #5
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	440a      	add	r2, r1
 80063ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063f0:	0cdb      	lsrs	r3, r3, #19
 80063f2:	04db      	lsls	r3, r3, #19
 80063f4:	6113      	str	r3, [r2, #16]
 80063f6:	e04e      	b.n	8006496 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	0151      	lsls	r1, r2, #5
 800640a:	697a      	ldr	r2, [r7, #20]
 800640c:	440a      	add	r2, r1
 800640e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006412:	0cdb      	lsrs	r3, r3, #19
 8006414:	04db      	lsls	r3, r3, #19
 8006416:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	015a      	lsls	r2, r3, #5
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	4413      	add	r3, r2
 8006420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	0151      	lsls	r1, r2, #5
 800642a:	697a      	ldr	r2, [r7, #20]
 800642c:	440a      	add	r2, r1
 800642e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006432:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006436:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800643a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	695a      	ldr	r2, [r3, #20]
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	429a      	cmp	r2, r3
 8006446:	d903      	bls.n	8006450 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	0151      	lsls	r1, r2, #5
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	440a      	add	r2, r1
 8006466:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800646a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800646e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	4413      	add	r3, r2
 8006478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800647c:	691a      	ldr	r2, [r3, #16]
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006486:	6939      	ldr	r1, [r7, #16]
 8006488:	0148      	lsls	r0, r1, #5
 800648a:	6979      	ldr	r1, [r7, #20]
 800648c:	4401      	add	r1, r0
 800648e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006492:	4313      	orrs	r3, r2
 8006494:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006496:	79fb      	ldrb	r3, [r7, #7]
 8006498:	2b01      	cmp	r3, #1
 800649a:	d11e      	bne.n	80064da <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	691b      	ldr	r3, [r3, #16]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d009      	beq.n	80064b8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064b0:	461a      	mov	r2, r3
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	015a      	lsls	r2, r3, #5
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	4413      	add	r3, r2
 80064c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	693a      	ldr	r2, [r7, #16]
 80064c8:	0151      	lsls	r1, r2, #5
 80064ca:	697a      	ldr	r2, [r7, #20]
 80064cc:	440a      	add	r2, r1
 80064ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80064d6:	6013      	str	r3, [r2, #0]
 80064d8:	e092      	b.n	8006600 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	015a      	lsls	r2, r3, #5
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	4413      	add	r3, r2
 80064e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	0151      	lsls	r1, r2, #5
 80064ec:	697a      	ldr	r2, [r7, #20]
 80064ee:	440a      	add	r2, r1
 80064f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064f4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80064f8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d07e      	beq.n	8006600 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006508:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	f003 030f 	and.w	r3, r3, #15
 8006512:	2101      	movs	r1, #1
 8006514:	fa01 f303 	lsl.w	r3, r1, r3
 8006518:	6979      	ldr	r1, [r7, #20]
 800651a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800651e:	4313      	orrs	r3, r2
 8006520:	634b      	str	r3, [r1, #52]	; 0x34
 8006522:	e06d      	b.n	8006600 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	4413      	add	r3, r2
 800652c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	0151      	lsls	r1, r2, #5
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	440a      	add	r2, r1
 800653a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800653e:	0cdb      	lsrs	r3, r3, #19
 8006540:	04db      	lsls	r3, r3, #19
 8006542:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	4413      	add	r3, r2
 800654c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	0151      	lsls	r1, r2, #5
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	440a      	add	r2, r1
 800655a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800655e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006562:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006566:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	695b      	ldr	r3, [r3, #20]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d003      	beq.n	8006578 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	015a      	lsls	r2, r3, #5
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	4413      	add	r3, r2
 8006580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	693a      	ldr	r2, [r7, #16]
 8006588:	0151      	lsls	r1, r2, #5
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	440a      	add	r2, r1
 800658e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006592:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006596:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	015a      	lsls	r2, r3, #5
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	4413      	add	r3, r2
 80065a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065a4:	691a      	ldr	r2, [r3, #16]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065ae:	6939      	ldr	r1, [r7, #16]
 80065b0:	0148      	lsls	r0, r1, #5
 80065b2:	6979      	ldr	r1, [r7, #20]
 80065b4:	4401      	add	r1, r0
 80065b6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80065ba:	4313      	orrs	r3, r2
 80065bc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80065be:	79fb      	ldrb	r3, [r7, #7]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d10d      	bne.n	80065e0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d009      	beq.n	80065e0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	68d9      	ldr	r1, [r3, #12]
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	015a      	lsls	r2, r3, #5
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	4413      	add	r3, r2
 80065d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065dc:	460a      	mov	r2, r1
 80065de:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	0151      	lsls	r1, r2, #5
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	440a      	add	r2, r1
 80065f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80065fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	371c      	adds	r7, #28
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr

0800660c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800660c:	b480      	push	{r7}
 800660e:	b089      	sub	sp, #36	; 0x24
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	4611      	mov	r1, r2
 8006618:	461a      	mov	r2, r3
 800661a:	460b      	mov	r3, r1
 800661c:	71fb      	strb	r3, [r7, #7]
 800661e:	4613      	mov	r3, r2
 8006620:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800662a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800662e:	2b00      	cmp	r3, #0
 8006630:	d123      	bne.n	800667a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006632:	88bb      	ldrh	r3, [r7, #4]
 8006634:	3303      	adds	r3, #3
 8006636:	089b      	lsrs	r3, r3, #2
 8006638:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800663a:	2300      	movs	r3, #0
 800663c:	61bb      	str	r3, [r7, #24]
 800663e:	e018      	b.n	8006672 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006640:	79fb      	ldrb	r3, [r7, #7]
 8006642:	031a      	lsls	r2, r3, #12
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	4413      	add	r3, r2
 8006648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800664c:	461a      	mov	r2, r3
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	3301      	adds	r3, #1
 8006658:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	3301      	adds	r3, #1
 800665e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	3301      	adds	r3, #1
 8006664:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	3301      	adds	r3, #1
 800666a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	3301      	adds	r3, #1
 8006670:	61bb      	str	r3, [r7, #24]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	429a      	cmp	r2, r3
 8006678:	d3e2      	bcc.n	8006640 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3724      	adds	r7, #36	; 0x24
 8006680:	46bd      	mov	sp, r7
 8006682:	bc80      	pop	{r7}
 8006684:	4770      	bx	lr

08006686 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006686:	b480      	push	{r7}
 8006688:	b08b      	sub	sp, #44	; 0x2c
 800668a:	af00      	add	r7, sp, #0
 800668c:	60f8      	str	r0, [r7, #12]
 800668e:	60b9      	str	r1, [r7, #8]
 8006690:	4613      	mov	r3, r2
 8006692:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800669c:	88fb      	ldrh	r3, [r7, #6]
 800669e:	089b      	lsrs	r3, r3, #2
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80066a4:	88fb      	ldrh	r3, [r7, #6]
 80066a6:	f003 0303 	and.w	r3, r3, #3
 80066aa:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80066ac:	2300      	movs	r3, #0
 80066ae:	623b      	str	r3, [r7, #32]
 80066b0:	e014      	b.n	80066dc <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066bc:	601a      	str	r2, [r3, #0]
    pDest++;
 80066be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c0:	3301      	adds	r3, #1
 80066c2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80066c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c6:	3301      	adds	r3, #1
 80066c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	3301      	adds	r3, #1
 80066ce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80066d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d2:	3301      	adds	r3, #1
 80066d4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80066d6:	6a3b      	ldr	r3, [r7, #32]
 80066d8:	3301      	adds	r3, #1
 80066da:	623b      	str	r3, [r7, #32]
 80066dc:	6a3a      	ldr	r2, [r7, #32]
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d3e6      	bcc.n	80066b2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80066e4:	8bfb      	ldrh	r3, [r7, #30]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d01e      	beq.n	8006728 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80066ea:	2300      	movs	r3, #0
 80066ec:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066f4:	461a      	mov	r2, r3
 80066f6:	f107 0310 	add.w	r3, r7, #16
 80066fa:	6812      	ldr	r2, [r2, #0]
 80066fc:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	b2db      	uxtb	r3, r3
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	fa22 f303 	lsr.w	r3, r2, r3
 800670a:	b2da      	uxtb	r2, r3
 800670c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670e:	701a      	strb	r2, [r3, #0]
      i++;
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	3301      	adds	r3, #1
 8006714:	623b      	str	r3, [r7, #32]
      pDest++;
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006718:	3301      	adds	r3, #1
 800671a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800671c:	8bfb      	ldrh	r3, [r7, #30]
 800671e:	3b01      	subs	r3, #1
 8006720:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006722:	8bfb      	ldrh	r3, [r7, #30]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1ea      	bne.n	80066fe <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800672a:	4618      	mov	r0, r3
 800672c:	372c      	adds	r7, #44	; 0x2c
 800672e:	46bd      	mov	sp, r7
 8006730:	bc80      	pop	{r7}
 8006732:	4770      	bx	lr

08006734 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	785b      	ldrb	r3, [r3, #1]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d12c      	bne.n	80067aa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4413      	add	r3, r2
 8006758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	db12      	blt.n	8006788 <USB_EPSetStall+0x54>
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00f      	beq.n	8006788 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4413      	add	r3, r2
 8006770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	0151      	lsls	r1, r2, #5
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	440a      	add	r2, r1
 800677e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006782:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006786:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	015a      	lsls	r2, r3, #5
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	0151      	lsls	r1, r2, #5
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	440a      	add	r2, r1
 800679e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80067a6:	6013      	str	r3, [r2, #0]
 80067a8:	e02b      	b.n	8006802 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	015a      	lsls	r2, r3, #5
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	db12      	blt.n	80067e2 <USB_EPSetStall+0xae>
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00f      	beq.n	80067e2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	0151      	lsls	r1, r2, #5
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	440a      	add	r2, r1
 80067d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80067e0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	0151      	lsls	r1, r2, #5
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	440a      	add	r2, r1
 80067f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006800:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	bc80      	pop	{r7}
 800680c:	4770      	bx	lr

0800680e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800680e:	b480      	push	{r7}
 8006810:	b085      	sub	sp, #20
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
 8006816:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	785b      	ldrb	r3, [r3, #1]
 8006826:	2b01      	cmp	r3, #1
 8006828:	d128      	bne.n	800687c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	015a      	lsls	r2, r3, #5
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	4413      	add	r3, r2
 8006832:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	0151      	lsls	r1, r2, #5
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	440a      	add	r2, r1
 8006840:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006844:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006848:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	78db      	ldrb	r3, [r3, #3]
 800684e:	2b03      	cmp	r3, #3
 8006850:	d003      	beq.n	800685a <USB_EPClearStall+0x4c>
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	78db      	ldrb	r3, [r3, #3]
 8006856:	2b02      	cmp	r3, #2
 8006858:	d138      	bne.n	80068cc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	015a      	lsls	r2, r3, #5
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	4413      	add	r3, r2
 8006862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68ba      	ldr	r2, [r7, #8]
 800686a:	0151      	lsls	r1, r2, #5
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	440a      	add	r2, r1
 8006870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006878:	6013      	str	r3, [r2, #0]
 800687a:	e027      	b.n	80068cc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	015a      	lsls	r2, r3, #5
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4413      	add	r3, r2
 8006884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	0151      	lsls	r1, r2, #5
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	440a      	add	r2, r1
 8006892:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006896:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800689a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	78db      	ldrb	r3, [r3, #3]
 80068a0:	2b03      	cmp	r3, #3
 80068a2:	d003      	beq.n	80068ac <USB_EPClearStall+0x9e>
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	78db      	ldrb	r3, [r3, #3]
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d10f      	bne.n	80068cc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	015a      	lsls	r2, r3, #5
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	4413      	add	r3, r2
 80068b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	0151      	lsls	r1, r2, #5
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	440a      	add	r2, r1
 80068c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ca:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3714      	adds	r7, #20
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bc80      	pop	{r7}
 80068d6:	4770      	bx	lr

080068d8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068f6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80068fa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	78fb      	ldrb	r3, [r7, #3]
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800690c:	68f9      	ldr	r1, [r7, #12]
 800690e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006912:	4313      	orrs	r3, r2
 8006914:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	bc80      	pop	{r7}
 8006920:	4770      	bx	lr

08006922 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006922:	b480      	push	{r7}
 8006924:	b085      	sub	sp, #20
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800693c:	f023 0303 	bic.w	r3, r3, #3
 8006940:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006950:	f023 0302 	bic.w	r3, r3, #2
 8006954:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3714      	adds	r7, #20
 800695c:	46bd      	mov	sp, r7
 800695e:	bc80      	pop	{r7}
 8006960:	4770      	bx	lr

08006962 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006962:	b480      	push	{r7}
 8006964:	b085      	sub	sp, #20
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800697c:	f023 0303 	bic.w	r3, r3, #3
 8006980:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006990:	f043 0302 	orr.w	r3, r3, #2
 8006994:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr

080069a2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80069a2:	b480      	push	{r7}
 80069a4:	b085      	sub	sp, #20
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	4013      	ands	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80069ba:	68fb      	ldr	r3, [r7, #12]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bc80      	pop	{r7}
 80069c4:	4770      	bx	lr

080069c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b085      	sub	sp, #20
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069e2:	69db      	ldr	r3, [r3, #28]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	4013      	ands	r3, r2
 80069e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	0c1b      	lsrs	r3, r3, #16
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr

080069f8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	4013      	ands	r3, r2
 8006a1a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	b29b      	uxth	r3, r3
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3714      	adds	r7, #20
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bc80      	pop	{r7}
 8006a28:	4770      	bx	lr

08006a2a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b085      	sub	sp, #20
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	460b      	mov	r3, r1
 8006a34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006a3a:	78fb      	ldrb	r3, [r7, #3]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	4013      	ands	r3, r2
 8006a56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a58:	68bb      	ldr	r3, [r7, #8]
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bc80      	pop	{r7}
 8006a62:	4770      	bx	lr

08006a64 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a7a:	691b      	ldr	r3, [r3, #16]
 8006a7c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a86:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006a88:	78fb      	ldrb	r3, [r7, #3]
 8006a8a:	f003 030f 	and.w	r3, r3, #15
 8006a8e:	68fa      	ldr	r2, [r7, #12]
 8006a90:	fa22 f303 	lsr.w	r3, r2, r3
 8006a94:	01db      	lsls	r3, r3, #7
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006a9e:	78fb      	ldrb	r3, [r7, #3]
 8006aa0:	015a      	lsls	r2, r3, #5
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4013      	ands	r3, r2
 8006ab0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ab2:	68bb      	ldr	r3, [r7, #8]
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	371c      	adds	r7, #28
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bc80      	pop	{r7}
 8006abc:	4770      	bx	lr

08006abe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	f003 0301 	and.w	r3, r3, #1
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bc80      	pop	{r7}
 8006ad6:	4770      	bx	lr

08006ad8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006af2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006af6:	f023 0307 	bic.w	r3, r3, #7
 8006afa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3714      	adds	r7, #20
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bc80      	pop	{r7}
 8006b1a:	4770      	bx	lr

08006b1c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	460b      	mov	r3, r1
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	333c      	adds	r3, #60	; 0x3c
 8006b32:	3304      	adds	r3, #4
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	4a25      	ldr	r2, [pc, #148]	; (8006bd0 <USB_EP0_OutStart+0xb4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d90a      	bls.n	8006b56 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b50:	d101      	bne.n	8006b56 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006b52:	2300      	movs	r3, #0
 8006b54:	e037      	b.n	8006bc6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	2300      	movs	r3, #0
 8006b60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006b74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b84:	f043 0318 	orr.w	r3, r3, #24
 8006b88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b98:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006b9c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006b9e:	7afb      	ldrb	r3, [r7, #11]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d10f      	bne.n	8006bc4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006baa:	461a      	mov	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bbe:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006bc2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	371c      	adds	r7, #28
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bc80      	pop	{r7}
 8006bce:	4770      	bx	lr
 8006bd0:	4f54300a 	.word	0x4f54300a

08006bd4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	3301      	adds	r3, #1
 8006be4:	60fb      	str	r3, [r7, #12]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	4a12      	ldr	r2, [pc, #72]	; (8006c34 <USB_CoreReset+0x60>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d901      	bls.n	8006bf2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e01b      	b.n	8006c2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	daf2      	bge.n	8006be0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	f043 0201 	orr.w	r2, r3, #1
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	4a08      	ldr	r2, [pc, #32]	; (8006c34 <USB_CoreReset+0x60>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d901      	bls.n	8006c1c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	e006      	b.n	8006c2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	691b      	ldr	r3, [r3, #16]
 8006c20:	f003 0301 	and.w	r3, r3, #1
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d0f0      	beq.n	8006c0a <USB_CoreReset+0x36>

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3714      	adds	r7, #20
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bc80      	pop	{r7}
 8006c32:	4770      	bx	lr
 8006c34:	00030d40 	.word	0x00030d40

08006c38 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	460b      	mov	r3, r1
 8006c42:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	7c1b      	ldrb	r3, [r3, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d115      	bne.n	8006c7c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006c50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c54:	2202      	movs	r2, #2
 8006c56:	2181      	movs	r1, #129	; 0x81
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f002 f870 	bl	8008d3e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006c64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c68:	2202      	movs	r2, #2
 8006c6a:	2101      	movs	r1, #1
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f002 f866 	bl	8008d3e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006c7a:	e012      	b.n	8006ca2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006c7c:	2340      	movs	r3, #64	; 0x40
 8006c7e:	2202      	movs	r2, #2
 8006c80:	2181      	movs	r1, #129	; 0x81
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f002 f85b 	bl	8008d3e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006c8e:	2340      	movs	r3, #64	; 0x40
 8006c90:	2202      	movs	r2, #2
 8006c92:	2101      	movs	r1, #1
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f002 f852 	bl	8008d3e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006ca2:	2308      	movs	r3, #8
 8006ca4:	2203      	movs	r2, #3
 8006ca6:	2182      	movs	r1, #130	; 0x82
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f002 f848 	bl	8008d3e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006cb4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006cb8:	f002 f9ca 	bl	8009050 <malloc>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d102      	bne.n	8006cd6 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	73fb      	strb	r3, [r7, #15]
 8006cd4:	e026      	b.n	8006d24 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cdc:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	7c1b      	ldrb	r3, [r3, #16]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d109      	bne.n	8006d14 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006d06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f002 f906 	bl	8008f1e <USBD_LL_PrepareReceive>
 8006d12:	e007      	b.n	8006d24 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006d1a:	2340      	movs	r3, #64	; 0x40
 8006d1c:	2101      	movs	r1, #1
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f002 f8fd 	bl	8008f1e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b084      	sub	sp, #16
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006d3e:	2181      	movs	r1, #129	; 0x81
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f002 f822 	bl	8008d8a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006d4c:	2101      	movs	r1, #1
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f002 f81b 	bl	8008d8a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006d5c:	2182      	movs	r1, #130	; 0x82
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f002 f813 	bl	8008d8a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00e      	beq.n	8006d92 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d84:	4618      	mov	r0, r3
 8006d86:	f002 f96b 	bl	8009060 <free>
    pdev->pClassData = NULL;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b086      	sub	sp, #24
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006dac:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006db2:	2300      	movs	r3, #0
 8006db4:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d039      	beq.n	8006e3a <USBD_CDC_Setup+0x9e>
 8006dc6:	2b20      	cmp	r3, #32
 8006dc8:	d17f      	bne.n	8006eca <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	88db      	ldrh	r3, [r3, #6]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d029      	beq.n	8006e26 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	b25b      	sxtb	r3, r3
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	da11      	bge.n	8006e00 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	683a      	ldr	r2, [r7, #0]
 8006de6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006de8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006dea:	683a      	ldr	r2, [r7, #0]
 8006dec:	88d2      	ldrh	r2, [r2, #6]
 8006dee:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006df0:	6939      	ldr	r1, [r7, #16]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	88db      	ldrh	r3, [r3, #6]
 8006df6:	461a      	mov	r2, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fa42 	bl	8008282 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006dfe:	e06b      	b.n	8006ed8 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	785a      	ldrb	r2, [r3, #1]
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	88db      	ldrh	r3, [r3, #6]
 8006e0e:	b2da      	uxtb	r2, r3
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006e16:	6939      	ldr	r1, [r7, #16]
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	88db      	ldrh	r3, [r3, #6]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f001 fa5d 	bl	80082de <USBD_CtlPrepareRx>
      break;
 8006e24:	e058      	b.n	8006ed8 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	7850      	ldrb	r0, [r2, #1]
 8006e32:	2200      	movs	r2, #0
 8006e34:	6839      	ldr	r1, [r7, #0]
 8006e36:	4798      	blx	r3
      break;
 8006e38:	e04e      	b.n	8006ed8 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	785b      	ldrb	r3, [r3, #1]
 8006e3e:	2b0b      	cmp	r3, #11
 8006e40:	d02e      	beq.n	8006ea0 <USBD_CDC_Setup+0x104>
 8006e42:	2b0b      	cmp	r3, #11
 8006e44:	dc38      	bgt.n	8006eb8 <USBD_CDC_Setup+0x11c>
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <USBD_CDC_Setup+0xb4>
 8006e4a:	2b0a      	cmp	r3, #10
 8006e4c:	d014      	beq.n	8006e78 <USBD_CDC_Setup+0xdc>
 8006e4e:	e033      	b.n	8006eb8 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e56:	2b03      	cmp	r3, #3
 8006e58:	d107      	bne.n	8006e6a <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006e5a:	f107 030c 	add.w	r3, r7, #12
 8006e5e:	2202      	movs	r2, #2
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f001 fa0d 	bl	8008282 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e68:	e02e      	b.n	8006ec8 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006e6a:	6839      	ldr	r1, [r7, #0]
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f001 f99e 	bl	80081ae <USBD_CtlError>
            ret = USBD_FAIL;
 8006e72:	2302      	movs	r3, #2
 8006e74:	75fb      	strb	r3, [r7, #23]
          break;
 8006e76:	e027      	b.n	8006ec8 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	d107      	bne.n	8006e92 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006e82:	f107 030f 	add.w	r3, r7, #15
 8006e86:	2201      	movs	r2, #1
 8006e88:	4619      	mov	r1, r3
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f001 f9f9 	bl	8008282 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e90:	e01a      	b.n	8006ec8 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006e92:	6839      	ldr	r1, [r7, #0]
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f001 f98a 	bl	80081ae <USBD_CtlError>
            ret = USBD_FAIL;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	75fb      	strb	r3, [r7, #23]
          break;
 8006e9e:	e013      	b.n	8006ec8 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d00d      	beq.n	8006ec6 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006eaa:	6839      	ldr	r1, [r7, #0]
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f001 f97e 	bl	80081ae <USBD_CtlError>
            ret = USBD_FAIL;
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006eb6:	e006      	b.n	8006ec6 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006eb8:	6839      	ldr	r1, [r7, #0]
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f001 f977 	bl	80081ae <USBD_CtlError>
          ret = USBD_FAIL;
 8006ec0:	2302      	movs	r3, #2
 8006ec2:	75fb      	strb	r3, [r7, #23]
          break;
 8006ec4:	e000      	b.n	8006ec8 <USBD_CDC_Setup+0x12c>
          break;
 8006ec6:	bf00      	nop
      }
      break;
 8006ec8:	e006      	b.n	8006ed8 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006eca:	6839      	ldr	r1, [r7, #0]
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f001 f96e 	bl	80081ae <USBD_CtlError>
      ret = USBD_FAIL;
 8006ed2:	2302      	movs	r3, #2
 8006ed4:	75fb      	strb	r3, [r7, #23]
      break;
 8006ed6:	bf00      	nop
  }

  return ret;
 8006ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3718      	adds	r7, #24
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
 8006eea:	460b      	mov	r3, r1
 8006eec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ef4:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006efc:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d03a      	beq.n	8006f7e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006f08:	78fa      	ldrb	r2, [r7, #3]
 8006f0a:	6879      	ldr	r1, [r7, #4]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	4413      	add	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	440b      	add	r3, r1
 8006f16:	331c      	adds	r3, #28
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d029      	beq.n	8006f72 <USBD_CDC_DataIn+0x90>
 8006f1e:	78fa      	ldrb	r2, [r7, #3]
 8006f20:	6879      	ldr	r1, [r7, #4]
 8006f22:	4613      	mov	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4413      	add	r3, r2
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	440b      	add	r3, r1
 8006f2c:	331c      	adds	r3, #28
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	78f9      	ldrb	r1, [r7, #3]
 8006f32:	68b8      	ldr	r0, [r7, #8]
 8006f34:	460b      	mov	r3, r1
 8006f36:	00db      	lsls	r3, r3, #3
 8006f38:	1a5b      	subs	r3, r3, r1
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	4403      	add	r3, r0
 8006f3e:	3344      	adds	r3, #68	; 0x44
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	fbb2 f1f3 	udiv	r1, r2, r3
 8006f46:	fb01 f303 	mul.w	r3, r1, r3
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d110      	bne.n	8006f72 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006f50:	78fa      	ldrb	r2, [r7, #3]
 8006f52:	6879      	ldr	r1, [r7, #4]
 8006f54:	4613      	mov	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	440b      	add	r3, r1
 8006f5e:	331c      	adds	r3, #28
 8006f60:	2200      	movs	r2, #0
 8006f62:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006f64:	78f9      	ldrb	r1, [r7, #3]
 8006f66:	2300      	movs	r3, #0
 8006f68:	2200      	movs	r2, #0
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f001 ffb4 	bl	8008ed8 <USBD_LL_Transmit>
 8006f70:	e003      	b.n	8006f7a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	e000      	b.n	8006f80 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8006f7e:	2302      	movs	r3, #2
  }
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	460b      	mov	r3, r1
 8006f92:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f9a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006f9c:	78fb      	ldrb	r3, [r7, #3]
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f001 ffdf 	bl	8008f64 <USBD_LL_GetRxDataSize>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d00d      	beq.n	8006fd4 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006fcc:	4611      	mov	r1, r2
 8006fce:	4798      	blx	r3

    return USBD_OK;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	e000      	b.n	8006fd6 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006fd4:	2302      	movs	r3, #2
  }
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b084      	sub	sp, #16
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fec:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d015      	beq.n	8007024 <USBD_CDC_EP0_RxReady+0x46>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006ffe:	2bff      	cmp	r3, #255	; 0xff
 8007000:	d010      	beq.n	8007024 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007010:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007018:	b292      	uxth	r2, r2
 800701a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	22ff      	movs	r2, #255	; 0xff
 8007020:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
	...

08007030 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2243      	movs	r2, #67	; 0x43
 800703c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800703e:	4b03      	ldr	r3, [pc, #12]	; (800704c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007040:	4618      	mov	r0, r3
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	bc80      	pop	{r7}
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	200000b4 	.word	0x200000b4

08007050 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2243      	movs	r2, #67	; 0x43
 800705c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800705e:	4b03      	ldr	r3, [pc, #12]	; (800706c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007060:	4618      	mov	r0, r3
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	bc80      	pop	{r7}
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	20000070 	.word	0x20000070

08007070 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2243      	movs	r2, #67	; 0x43
 800707c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800707e:	4b03      	ldr	r3, [pc, #12]	; (800708c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007080:	4618      	mov	r0, r3
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	bc80      	pop	{r7}
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	200000f8 	.word	0x200000f8

08007090 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	220a      	movs	r2, #10
 800709c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800709e:	4b03      	ldr	r3, [pc, #12]	; (80070ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bc80      	pop	{r7}
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	2000002c 	.word	0x2000002c

080070b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80070ba:	2302      	movs	r3, #2
 80070bc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d005      	beq.n	80070d0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80070cc:	2300      	movs	r3, #0
 80070ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr

080070dc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80070dc:	b480      	push	{r7}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	4613      	mov	r3, r2
 80070e8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070f0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80070fa:	88fa      	ldrh	r2, [r7, #6]
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	371c      	adds	r7, #28
 8007108:	46bd      	mov	sp, r7
 800710a:	bc80      	pop	{r7}
 800710c:	4770      	bx	lr

0800710e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800710e:	b480      	push	{r7}
 8007110:	b085      	sub	sp, #20
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
 8007116:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800711e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	bc80      	pop	{r7}
 8007132:	4770      	bx	lr

08007134 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007142:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800714a:	2b00      	cmp	r3, #0
 800714c:	d01c      	beq.n	8007188 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007154:	2b00      	cmp	r3, #0
 8007156:	d115      	bne.n	8007184 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2201      	movs	r2, #1
 800715c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007176:	b29b      	uxth	r3, r3
 8007178:	2181      	movs	r1, #129	; 0x81
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f001 feac 	bl	8008ed8 <USBD_LL_Transmit>

      return USBD_OK;
 8007180:	2300      	movs	r3, #0
 8007182:	e002      	b.n	800718a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007184:	2301      	movs	r3, #1
 8007186:	e000      	b.n	800718a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007188:	2302      	movs	r3, #2
  }
}
 800718a:	4618      	mov	r0, r3
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b084      	sub	sp, #16
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071a0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d017      	beq.n	80071dc <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	7c1b      	ldrb	r3, [r3, #16]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d109      	bne.n	80071c8 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071be:	2101      	movs	r1, #1
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f001 feac 	bl	8008f1e <USBD_LL_PrepareReceive>
 80071c6:	e007      	b.n	80071d8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071ce:	2340      	movs	r3, #64	; 0x40
 80071d0:	2101      	movs	r1, #1
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f001 fea3 	bl	8008f1e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80071d8:	2300      	movs	r3, #0
 80071da:	e000      	b.n	80071de <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80071dc:	2302      	movs	r3, #2
  }
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b084      	sub	sp, #16
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	60f8      	str	r0, [r7, #12]
 80071ee:	60b9      	str	r1, [r7, #8]
 80071f0:	4613      	mov	r3, r2
 80071f2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80071fa:	2302      	movs	r3, #2
 80071fc:	e01a      	b.n	8007234 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007204:	2b00      	cmp	r3, #0
 8007206:	d003      	beq.n	8007210 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	79fa      	ldrb	r2, [r7, #7]
 800722a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f001 fd21 	bl	8008c74 <USBD_LL_Init>

  return USBD_OK;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	3710      	adds	r7, #16
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007246:	2300      	movs	r3, #0
 8007248:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d006      	beq.n	800725e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	683a      	ldr	r2, [r7, #0]
 8007254:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007258:	2300      	movs	r3, #0
 800725a:	73fb      	strb	r3, [r7, #15]
 800725c:	e001      	b.n	8007262 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800725e:	2302      	movs	r3, #2
 8007260:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007262:	7bfb      	ldrb	r3, [r7, #15]
}
 8007264:	4618      	mov	r0, r3
 8007266:	3714      	adds	r7, #20
 8007268:	46bd      	mov	sp, r7
 800726a:	bc80      	pop	{r7}
 800726c:	4770      	bx	lr

0800726e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b082      	sub	sp, #8
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f001 fd46 	bl	8008d08 <USBD_LL_Start>

  return USBD_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	3708      	adds	r7, #8
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}

08007286 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007286:	b480      	push	{r7}
 8007288:	b083      	sub	sp, #12
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	bc80      	pop	{r7}
 8007298:	4770      	bx	lr

0800729a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b084      	sub	sp, #16
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
 80072a2:	460b      	mov	r3, r1
 80072a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80072a6:	2302      	movs	r3, #2
 80072a8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00c      	beq.n	80072ce <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	78fa      	ldrb	r2, [r7, #3]
 80072be:	4611      	mov	r1, r2
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	4798      	blx	r3
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	460b      	mov	r3, r1
 80072e2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	78fa      	ldrb	r2, [r7, #3]
 80072ee:	4611      	mov	r1, r2
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	4798      	blx	r3

  return USBD_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3708      	adds	r7, #8
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b082      	sub	sp, #8
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800730e:	6839      	ldr	r1, [r7, #0]
 8007310:	4618      	mov	r0, r3
 8007312:	f000 ff10 	bl	8008136 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2201      	movs	r2, #1
 800731a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007324:	461a      	mov	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007332:	f003 031f 	and.w	r3, r3, #31
 8007336:	2b02      	cmp	r3, #2
 8007338:	d016      	beq.n	8007368 <USBD_LL_SetupStage+0x6a>
 800733a:	2b02      	cmp	r3, #2
 800733c:	d81c      	bhi.n	8007378 <USBD_LL_SetupStage+0x7a>
 800733e:	2b00      	cmp	r3, #0
 8007340:	d002      	beq.n	8007348 <USBD_LL_SetupStage+0x4a>
 8007342:	2b01      	cmp	r3, #1
 8007344:	d008      	beq.n	8007358 <USBD_LL_SetupStage+0x5a>
 8007346:	e017      	b.n	8007378 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800734e:	4619      	mov	r1, r3
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 fa03 	bl	800775c <USBD_StdDevReq>
      break;
 8007356:	e01a      	b.n	800738e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fa65 	bl	8007830 <USBD_StdItfReq>
      break;
 8007366:	e012      	b.n	800738e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800736e:	4619      	mov	r1, r3
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 faa5 	bl	80078c0 <USBD_StdEPReq>
      break;
 8007376:	e00a      	b.n	800738e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800737e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007382:	b2db      	uxtb	r3, r3
 8007384:	4619      	mov	r1, r3
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f001 fd1e 	bl	8008dc8 <USBD_LL_StallEP>
      break;
 800738c:	bf00      	nop
  }

  return USBD_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	460b      	mov	r3, r1
 80073a2:	607a      	str	r2, [r7, #4]
 80073a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80073a6:	7afb      	ldrb	r3, [r7, #11]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d14b      	bne.n	8007444 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80073b2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80073ba:	2b03      	cmp	r3, #3
 80073bc:	d134      	bne.n	8007428 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	68da      	ldr	r2, [r3, #12]
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d919      	bls.n	80073fe <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	68da      	ldr	r2, [r3, #12]
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	1ad2      	subs	r2, r2, r3
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	68da      	ldr	r2, [r3, #12]
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d203      	bcs.n	80073ec <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	e002      	b.n	80073f2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	461a      	mov	r2, r3
 80073f4:	6879      	ldr	r1, [r7, #4]
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f000 ff8f 	bl	800831a <USBD_CtlContinueRx>
 80073fc:	e038      	b.n	8007470 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007410:	2b03      	cmp	r3, #3
 8007412:	d105      	bne.n	8007420 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f000 ff8c 	bl	800833e <USBD_CtlSendStatus>
 8007426:	e023      	b.n	8007470 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800742e:	2b05      	cmp	r3, #5
 8007430:	d11e      	bne.n	8007470 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800743a:	2100      	movs	r1, #0
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f001 fcc3 	bl	8008dc8 <USBD_LL_StallEP>
 8007442:	e015      	b.n	8007470 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00d      	beq.n	800746c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007456:	2b03      	cmp	r3, #3
 8007458:	d108      	bne.n	800746c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	7afa      	ldrb	r2, [r7, #11]
 8007464:	4611      	mov	r1, r2
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	4798      	blx	r3
 800746a:	e001      	b.n	8007470 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800746c:	2302      	movs	r3, #2
 800746e:	e000      	b.n	8007472 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3718      	adds	r7, #24
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b086      	sub	sp, #24
 800747e:	af00      	add	r7, sp, #0
 8007480:	60f8      	str	r0, [r7, #12]
 8007482:	460b      	mov	r3, r1
 8007484:	607a      	str	r2, [r7, #4]
 8007486:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007488:	7afb      	ldrb	r3, [r7, #11]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d17f      	bne.n	800758e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	3314      	adds	r3, #20
 8007492:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800749a:	2b02      	cmp	r3, #2
 800749c:	d15c      	bne.n	8007558 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	68da      	ldr	r2, [r3, #12]
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d915      	bls.n	80074d6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	68da      	ldr	r2, [r3, #12]
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	1ad2      	subs	r2, r2, r3
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	b29b      	uxth	r3, r3
 80074be:	461a      	mov	r2, r3
 80074c0:	6879      	ldr	r1, [r7, #4]
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 fef9 	bl	80082ba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80074c8:	2300      	movs	r3, #0
 80074ca:	2200      	movs	r2, #0
 80074cc:	2100      	movs	r1, #0
 80074ce:	68f8      	ldr	r0, [r7, #12]
 80074d0:	f001 fd25 	bl	8008f1e <USBD_LL_PrepareReceive>
 80074d4:	e04e      	b.n	8007574 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	6912      	ldr	r2, [r2, #16]
 80074de:	fbb3 f1f2 	udiv	r1, r3, r2
 80074e2:	fb01 f202 	mul.w	r2, r1, r2
 80074e6:	1a9b      	subs	r3, r3, r2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d11c      	bne.n	8007526 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	689a      	ldr	r2, [r3, #8]
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d316      	bcc.n	8007526 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	689a      	ldr	r2, [r3, #8]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007502:	429a      	cmp	r2, r3
 8007504:	d20f      	bcs.n	8007526 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007506:	2200      	movs	r2, #0
 8007508:	2100      	movs	r1, #0
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f000 fed5 	bl	80082ba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007518:	2300      	movs	r3, #0
 800751a:	2200      	movs	r2, #0
 800751c:	2100      	movs	r1, #0
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f001 fcfd 	bl	8008f1e <USBD_LL_PrepareReceive>
 8007524:	e026      	b.n	8007574 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00a      	beq.n	8007548 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007538:	2b03      	cmp	r3, #3
 800753a:	d105      	bne.n	8007548 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007548:	2180      	movs	r1, #128	; 0x80
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f001 fc3c 	bl	8008dc8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f000 ff07 	bl	8008364 <USBD_CtlReceiveStatus>
 8007556:	e00d      	b.n	8007574 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800755e:	2b04      	cmp	r3, #4
 8007560:	d004      	beq.n	800756c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007568:	2b00      	cmp	r3, #0
 800756a:	d103      	bne.n	8007574 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800756c:	2180      	movs	r1, #128	; 0x80
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f001 fc2a 	bl	8008dc8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800757a:	2b01      	cmp	r3, #1
 800757c:	d11d      	bne.n	80075ba <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f7ff fe81 	bl	8007286 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800758c:	e015      	b.n	80075ba <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00d      	beq.n	80075b6 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80075a0:	2b03      	cmp	r3, #3
 80075a2:	d108      	bne.n	80075b6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	7afa      	ldrb	r2, [r7, #11]
 80075ae:	4611      	mov	r1, r2
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	4798      	blx	r3
 80075b4:	e001      	b.n	80075ba <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80075b6:	2302      	movs	r3, #2
 80075b8:	e000      	b.n	80075bc <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075cc:	2340      	movs	r3, #64	; 0x40
 80075ce:	2200      	movs	r2, #0
 80075d0:	2100      	movs	r1, #0
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f001 fbb3 	bl	8008d3e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2240      	movs	r2, #64	; 0x40
 80075e4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075e8:	2340      	movs	r3, #64	; 0x40
 80075ea:	2200      	movs	r2, #0
 80075ec:	2180      	movs	r1, #128	; 0x80
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f001 fba5 	bl	8008d3e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2240      	movs	r2, #64	; 0x40
 80075fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2200      	movs	r2, #0
 800760c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007624:	2b00      	cmp	r3, #0
 8007626:	d009      	beq.n	800763c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	6852      	ldr	r2, [r2, #4]
 8007634:	b2d2      	uxtb	r2, r2
 8007636:	4611      	mov	r1, r2
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	4798      	blx	r3
  }

  return USBD_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3708      	adds	r7, #8
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
 800764e:	460b      	mov	r3, r1
 8007650:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	78fa      	ldrb	r2, [r7, #3]
 8007656:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	bc80      	pop	{r7}
 8007662:	4770      	bx	lr

08007664 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2204      	movs	r2, #4
 800767c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	370c      	adds	r7, #12
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr

0800768c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800769a:	2b04      	cmp	r3, #4
 800769c:	d105      	bne.n	80076aa <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bc80      	pop	{r7}
 80076b4:	4770      	bx	lr

080076b6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b082      	sub	sp, #8
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076c4:	2b03      	cmp	r3, #3
 80076c6:	d10b      	bne.n	80076e0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076ce:	69db      	ldr	r3, [r3, #28]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d005      	beq.n	80076e0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3708      	adds	r7, #8
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80076ea:	b480      	push	{r7}
 80076ec:	b083      	sub	sp, #12
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	460b      	mov	r3, r1
 80076f4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bc80      	pop	{r7}
 8007700:	4770      	bx	lr

08007702 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
 800770a:	460b      	mov	r3, r1
 800770c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800770e:	2300      	movs	r3, #0
}
 8007710:	4618      	mov	r0, r3
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	bc80      	pop	{r7}
 8007718:	4770      	bx	lr

0800771a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	bc80      	pop	{r7}
 800772c:	4770      	bx	lr

0800772e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800772e:	b580      	push	{r7, lr}
 8007730:	b082      	sub	sp, #8
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2201      	movs	r2, #1
 800773a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6852      	ldr	r2, [r2, #4]
 800774a:	b2d2      	uxtb	r2, r2
 800774c:	4611      	mov	r1, r2
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	4798      	blx	r3

  return USBD_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3708      	adds	r7, #8
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007772:	2b40      	cmp	r3, #64	; 0x40
 8007774:	d005      	beq.n	8007782 <USBD_StdDevReq+0x26>
 8007776:	2b40      	cmp	r3, #64	; 0x40
 8007778:	d84f      	bhi.n	800781a <USBD_StdDevReq+0xbe>
 800777a:	2b00      	cmp	r3, #0
 800777c:	d009      	beq.n	8007792 <USBD_StdDevReq+0x36>
 800777e:	2b20      	cmp	r3, #32
 8007780:	d14b      	bne.n	800781a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	6839      	ldr	r1, [r7, #0]
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	4798      	blx	r3
      break;
 8007790:	e048      	b.n	8007824 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	785b      	ldrb	r3, [r3, #1]
 8007796:	2b09      	cmp	r3, #9
 8007798:	d839      	bhi.n	800780e <USBD_StdDevReq+0xb2>
 800779a:	a201      	add	r2, pc, #4	; (adr r2, 80077a0 <USBD_StdDevReq+0x44>)
 800779c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a0:	080077f1 	.word	0x080077f1
 80077a4:	08007805 	.word	0x08007805
 80077a8:	0800780f 	.word	0x0800780f
 80077ac:	080077fb 	.word	0x080077fb
 80077b0:	0800780f 	.word	0x0800780f
 80077b4:	080077d3 	.word	0x080077d3
 80077b8:	080077c9 	.word	0x080077c9
 80077bc:	0800780f 	.word	0x0800780f
 80077c0:	080077e7 	.word	0x080077e7
 80077c4:	080077dd 	.word	0x080077dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80077c8:	6839      	ldr	r1, [r7, #0]
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f9dc 	bl	8007b88 <USBD_GetDescriptor>
          break;
 80077d0:	e022      	b.n	8007818 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80077d2:	6839      	ldr	r1, [r7, #0]
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fb3f 	bl	8007e58 <USBD_SetAddress>
          break;
 80077da:	e01d      	b.n	8007818 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80077dc:	6839      	ldr	r1, [r7, #0]
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 fb7e 	bl	8007ee0 <USBD_SetConfig>
          break;
 80077e4:	e018      	b.n	8007818 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80077e6:	6839      	ldr	r1, [r7, #0]
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fc07 	bl	8007ffc <USBD_GetConfig>
          break;
 80077ee:	e013      	b.n	8007818 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80077f0:	6839      	ldr	r1, [r7, #0]
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 fc37 	bl	8008066 <USBD_GetStatus>
          break;
 80077f8:	e00e      	b.n	8007818 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fc65 	bl	80080cc <USBD_SetFeature>
          break;
 8007802:	e009      	b.n	8007818 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007804:	6839      	ldr	r1, [r7, #0]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 fc74 	bl	80080f4 <USBD_ClrFeature>
          break;
 800780c:	e004      	b.n	8007818 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800780e:	6839      	ldr	r1, [r7, #0]
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 fccc 	bl	80081ae <USBD_CtlError>
          break;
 8007816:	bf00      	nop
      }
      break;
 8007818:	e004      	b.n	8007824 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800781a:	6839      	ldr	r1, [r7, #0]
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 fcc6 	bl	80081ae <USBD_CtlError>
      break;
 8007822:	bf00      	nop
  }

  return ret;
 8007824:	7bfb      	ldrb	r3, [r7, #15]
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop

08007830 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800783a:	2300      	movs	r3, #0
 800783c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007846:	2b40      	cmp	r3, #64	; 0x40
 8007848:	d005      	beq.n	8007856 <USBD_StdItfReq+0x26>
 800784a:	2b40      	cmp	r3, #64	; 0x40
 800784c:	d82e      	bhi.n	80078ac <USBD_StdItfReq+0x7c>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <USBD_StdItfReq+0x26>
 8007852:	2b20      	cmp	r3, #32
 8007854:	d12a      	bne.n	80078ac <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800785c:	3b01      	subs	r3, #1
 800785e:	2b02      	cmp	r3, #2
 8007860:	d81d      	bhi.n	800789e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	889b      	ldrh	r3, [r3, #4]
 8007866:	b2db      	uxtb	r3, r3
 8007868:	2b01      	cmp	r3, #1
 800786a:	d813      	bhi.n	8007894 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	6839      	ldr	r1, [r7, #0]
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	4798      	blx	r3
 800787a:	4603      	mov	r3, r0
 800787c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	88db      	ldrh	r3, [r3, #6]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d110      	bne.n	80078a8 <USBD_StdItfReq+0x78>
 8007886:	7bfb      	ldrb	r3, [r7, #15]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10d      	bne.n	80078a8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 fd56 	bl	800833e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007892:	e009      	b.n	80078a8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007894:	6839      	ldr	r1, [r7, #0]
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fc89 	bl	80081ae <USBD_CtlError>
          break;
 800789c:	e004      	b.n	80078a8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800789e:	6839      	ldr	r1, [r7, #0]
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fc84 	bl	80081ae <USBD_CtlError>
          break;
 80078a6:	e000      	b.n	80078aa <USBD_StdItfReq+0x7a>
          break;
 80078a8:	bf00      	nop
      }
      break;
 80078aa:	e004      	b.n	80078b6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80078ac:	6839      	ldr	r1, [r7, #0]
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 fc7d 	bl	80081ae <USBD_CtlError>
      break;
 80078b4:	bf00      	nop
  }

  return USBD_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3710      	adds	r7, #16
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80078ca:	2300      	movs	r3, #0
 80078cc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	889b      	ldrh	r3, [r3, #4]
 80078d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80078dc:	2b40      	cmp	r3, #64	; 0x40
 80078de:	d007      	beq.n	80078f0 <USBD_StdEPReq+0x30>
 80078e0:	2b40      	cmp	r3, #64	; 0x40
 80078e2:	f200 8146 	bhi.w	8007b72 <USBD_StdEPReq+0x2b2>
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00a      	beq.n	8007900 <USBD_StdEPReq+0x40>
 80078ea:	2b20      	cmp	r3, #32
 80078ec:	f040 8141 	bne.w	8007b72 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	6839      	ldr	r1, [r7, #0]
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	4798      	blx	r3
      break;
 80078fe:	e13d      	b.n	8007b7c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007908:	2b20      	cmp	r3, #32
 800790a:	d10a      	bne.n	8007922 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	6839      	ldr	r1, [r7, #0]
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	4798      	blx	r3
 800791a:	4603      	mov	r3, r0
 800791c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800791e:	7bfb      	ldrb	r3, [r7, #15]
 8007920:	e12d      	b.n	8007b7e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	785b      	ldrb	r3, [r3, #1]
 8007926:	2b03      	cmp	r3, #3
 8007928:	d007      	beq.n	800793a <USBD_StdEPReq+0x7a>
 800792a:	2b03      	cmp	r3, #3
 800792c:	f300 811b 	bgt.w	8007b66 <USBD_StdEPReq+0x2a6>
 8007930:	2b00      	cmp	r3, #0
 8007932:	d072      	beq.n	8007a1a <USBD_StdEPReq+0x15a>
 8007934:	2b01      	cmp	r3, #1
 8007936:	d03a      	beq.n	80079ae <USBD_StdEPReq+0xee>
 8007938:	e115      	b.n	8007b66 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007940:	2b02      	cmp	r3, #2
 8007942:	d002      	beq.n	800794a <USBD_StdEPReq+0x8a>
 8007944:	2b03      	cmp	r3, #3
 8007946:	d015      	beq.n	8007974 <USBD_StdEPReq+0xb4>
 8007948:	e02b      	b.n	80079a2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800794a:	7bbb      	ldrb	r3, [r7, #14]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00c      	beq.n	800796a <USBD_StdEPReq+0xaa>
 8007950:	7bbb      	ldrb	r3, [r7, #14]
 8007952:	2b80      	cmp	r3, #128	; 0x80
 8007954:	d009      	beq.n	800796a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007956:	7bbb      	ldrb	r3, [r7, #14]
 8007958:	4619      	mov	r1, r3
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f001 fa34 	bl	8008dc8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007960:	2180      	movs	r1, #128	; 0x80
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f001 fa30 	bl	8008dc8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007968:	e020      	b.n	80079ac <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800796a:	6839      	ldr	r1, [r7, #0]
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 fc1e 	bl	80081ae <USBD_CtlError>
              break;
 8007972:	e01b      	b.n	80079ac <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	885b      	ldrh	r3, [r3, #2]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10e      	bne.n	800799a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800797c:	7bbb      	ldrb	r3, [r7, #14]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00b      	beq.n	800799a <USBD_StdEPReq+0xda>
 8007982:	7bbb      	ldrb	r3, [r7, #14]
 8007984:	2b80      	cmp	r3, #128	; 0x80
 8007986:	d008      	beq.n	800799a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	88db      	ldrh	r3, [r3, #6]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d104      	bne.n	800799a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007990:	7bbb      	ldrb	r3, [r7, #14]
 8007992:	4619      	mov	r1, r3
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f001 fa17 	bl	8008dc8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f000 fccf 	bl	800833e <USBD_CtlSendStatus>

              break;
 80079a0:	e004      	b.n	80079ac <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80079a2:	6839      	ldr	r1, [r7, #0]
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 fc02 	bl	80081ae <USBD_CtlError>
              break;
 80079aa:	bf00      	nop
          }
          break;
 80079ac:	e0e0      	b.n	8007b70 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d002      	beq.n	80079be <USBD_StdEPReq+0xfe>
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d015      	beq.n	80079e8 <USBD_StdEPReq+0x128>
 80079bc:	e026      	b.n	8007a0c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079be:	7bbb      	ldrb	r3, [r7, #14]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00c      	beq.n	80079de <USBD_StdEPReq+0x11e>
 80079c4:	7bbb      	ldrb	r3, [r7, #14]
 80079c6:	2b80      	cmp	r3, #128	; 0x80
 80079c8:	d009      	beq.n	80079de <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80079ca:	7bbb      	ldrb	r3, [r7, #14]
 80079cc:	4619      	mov	r1, r3
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f001 f9fa 	bl	8008dc8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80079d4:	2180      	movs	r1, #128	; 0x80
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f001 f9f6 	bl	8008dc8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80079dc:	e01c      	b.n	8007a18 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80079de:	6839      	ldr	r1, [r7, #0]
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 fbe4 	bl	80081ae <USBD_CtlError>
              break;
 80079e6:	e017      	b.n	8007a18 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	885b      	ldrh	r3, [r3, #2]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d112      	bne.n	8007a16 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80079f0:	7bbb      	ldrb	r3, [r7, #14]
 80079f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d004      	beq.n	8007a04 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80079fa:	7bbb      	ldrb	r3, [r7, #14]
 80079fc:	4619      	mov	r1, r3
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f001 fa01 	bl	8008e06 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fc9a 	bl	800833e <USBD_CtlSendStatus>
              }
              break;
 8007a0a:	e004      	b.n	8007a16 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007a0c:	6839      	ldr	r1, [r7, #0]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fbcd 	bl	80081ae <USBD_CtlError>
              break;
 8007a14:	e000      	b.n	8007a18 <USBD_StdEPReq+0x158>
              break;
 8007a16:	bf00      	nop
          }
          break;
 8007a18:	e0aa      	b.n	8007b70 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d002      	beq.n	8007a2a <USBD_StdEPReq+0x16a>
 8007a24:	2b03      	cmp	r3, #3
 8007a26:	d032      	beq.n	8007a8e <USBD_StdEPReq+0x1ce>
 8007a28:	e097      	b.n	8007b5a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a2a:	7bbb      	ldrb	r3, [r7, #14]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d007      	beq.n	8007a40 <USBD_StdEPReq+0x180>
 8007a30:	7bbb      	ldrb	r3, [r7, #14]
 8007a32:	2b80      	cmp	r3, #128	; 0x80
 8007a34:	d004      	beq.n	8007a40 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007a36:	6839      	ldr	r1, [r7, #0]
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 fbb8 	bl	80081ae <USBD_CtlError>
                break;
 8007a3e:	e091      	b.n	8007b64 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	da0b      	bge.n	8007a60 <USBD_StdEPReq+0x1a0>
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a4e:	4613      	mov	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	3310      	adds	r3, #16
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	e00b      	b.n	8007a78 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a60:	7bbb      	ldrb	r3, [r7, #14]
 8007a62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a66:	4613      	mov	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	4413      	add	r3, r2
 8007a76:	3304      	adds	r3, #4
 8007a78:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	2202      	movs	r2, #2
 8007a84:	4619      	mov	r1, r3
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 fbfb 	bl	8008282 <USBD_CtlSendData>
              break;
 8007a8c:	e06a      	b.n	8007b64 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007a8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	da11      	bge.n	8007aba <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007a96:	7bbb      	ldrb	r3, [r7, #14]
 8007a98:	f003 020f 	and.w	r2, r3, #15
 8007a9c:	6879      	ldr	r1, [r7, #4]
 8007a9e:	4613      	mov	r3, r2
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	4413      	add	r3, r2
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	440b      	add	r3, r1
 8007aa8:	3318      	adds	r3, #24
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d117      	bne.n	8007ae0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007ab0:	6839      	ldr	r1, [r7, #0]
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 fb7b 	bl	80081ae <USBD_CtlError>
                  break;
 8007ab8:	e054      	b.n	8007b64 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007aba:	7bbb      	ldrb	r3, [r7, #14]
 8007abc:	f003 020f 	and.w	r2, r3, #15
 8007ac0:	6879      	ldr	r1, [r7, #4]
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	4413      	add	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	440b      	add	r3, r1
 8007acc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d104      	bne.n	8007ae0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007ad6:	6839      	ldr	r1, [r7, #0]
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 fb68 	bl	80081ae <USBD_CtlError>
                  break;
 8007ade:	e041      	b.n	8007b64 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ae0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	da0b      	bge.n	8007b00 <USBD_StdEPReq+0x240>
 8007ae8:	7bbb      	ldrb	r3, [r7, #14]
 8007aea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007aee:	4613      	mov	r3, r2
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	4413      	add	r3, r2
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	3310      	adds	r3, #16
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	4413      	add	r3, r2
 8007afc:	3304      	adds	r3, #4
 8007afe:	e00b      	b.n	8007b18 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b00:	7bbb      	ldrb	r3, [r7, #14]
 8007b02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b06:	4613      	mov	r3, r2
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	4413      	add	r3, r2
 8007b16:	3304      	adds	r3, #4
 8007b18:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007b1a:	7bbb      	ldrb	r3, [r7, #14]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <USBD_StdEPReq+0x266>
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	2b80      	cmp	r3, #128	; 0x80
 8007b24:	d103      	bne.n	8007b2e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	e00e      	b.n	8007b4c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007b2e:	7bbb      	ldrb	r3, [r7, #14]
 8007b30:	4619      	mov	r1, r3
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f001 f986 	bl	8008e44 <USBD_LL_IsStallEP>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d003      	beq.n	8007b46 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2201      	movs	r2, #1
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	e002      	b.n	8007b4c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	2202      	movs	r2, #2
 8007b50:	4619      	mov	r1, r3
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fb95 	bl	8008282 <USBD_CtlSendData>
              break;
 8007b58:	e004      	b.n	8007b64 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007b5a:	6839      	ldr	r1, [r7, #0]
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fb26 	bl	80081ae <USBD_CtlError>
              break;
 8007b62:	bf00      	nop
          }
          break;
 8007b64:	e004      	b.n	8007b70 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007b66:	6839      	ldr	r1, [r7, #0]
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fb20 	bl	80081ae <USBD_CtlError>
          break;
 8007b6e:	bf00      	nop
      }
      break;
 8007b70:	e004      	b.n	8007b7c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 fb1a 	bl	80081ae <USBD_CtlError>
      break;
 8007b7a:	bf00      	nop
  }

  return ret;
 8007b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007b92:	2300      	movs	r3, #0
 8007b94:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007b96:	2300      	movs	r3, #0
 8007b98:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	885b      	ldrh	r3, [r3, #2]
 8007ba2:	0a1b      	lsrs	r3, r3, #8
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	2b06      	cmp	r3, #6
 8007baa:	f200 8128 	bhi.w	8007dfe <USBD_GetDescriptor+0x276>
 8007bae:	a201      	add	r2, pc, #4	; (adr r2, 8007bb4 <USBD_GetDescriptor+0x2c>)
 8007bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb4:	08007bd1 	.word	0x08007bd1
 8007bb8:	08007be9 	.word	0x08007be9
 8007bbc:	08007c29 	.word	0x08007c29
 8007bc0:	08007dff 	.word	0x08007dff
 8007bc4:	08007dff 	.word	0x08007dff
 8007bc8:	08007d9f 	.word	0x08007d9f
 8007bcc:	08007dcb 	.word	0x08007dcb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	7c12      	ldrb	r2, [r2, #16]
 8007bdc:	f107 0108 	add.w	r1, r7, #8
 8007be0:	4610      	mov	r0, r2
 8007be2:	4798      	blx	r3
 8007be4:	60f8      	str	r0, [r7, #12]
      break;
 8007be6:	e112      	b.n	8007e0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	7c1b      	ldrb	r3, [r3, #16]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d10d      	bne.n	8007c0c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf8:	f107 0208 	add.w	r2, r7, #8
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	4798      	blx	r3
 8007c00:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	3301      	adds	r3, #1
 8007c06:	2202      	movs	r2, #2
 8007c08:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007c0a:	e100      	b.n	8007e0e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c14:	f107 0208 	add.w	r2, r7, #8
 8007c18:	4610      	mov	r0, r2
 8007c1a:	4798      	blx	r3
 8007c1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	3301      	adds	r3, #1
 8007c22:	2202      	movs	r2, #2
 8007c24:	701a      	strb	r2, [r3, #0]
      break;
 8007c26:	e0f2      	b.n	8007e0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	885b      	ldrh	r3, [r3, #2]
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	2b05      	cmp	r3, #5
 8007c30:	f200 80ac 	bhi.w	8007d8c <USBD_GetDescriptor+0x204>
 8007c34:	a201      	add	r2, pc, #4	; (adr r2, 8007c3c <USBD_GetDescriptor+0xb4>)
 8007c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c3a:	bf00      	nop
 8007c3c:	08007c55 	.word	0x08007c55
 8007c40:	08007c89 	.word	0x08007c89
 8007c44:	08007cbd 	.word	0x08007cbd
 8007c48:	08007cf1 	.word	0x08007cf1
 8007c4c:	08007d25 	.word	0x08007d25
 8007c50:	08007d59 	.word	0x08007d59
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00b      	beq.n	8007c78 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	7c12      	ldrb	r2, [r2, #16]
 8007c6c:	f107 0108 	add.w	r1, r7, #8
 8007c70:	4610      	mov	r0, r2
 8007c72:	4798      	blx	r3
 8007c74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c76:	e091      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c78:	6839      	ldr	r1, [r7, #0]
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fa97 	bl	80081ae <USBD_CtlError>
            err++;
 8007c80:	7afb      	ldrb	r3, [r7, #11]
 8007c82:	3301      	adds	r3, #1
 8007c84:	72fb      	strb	r3, [r7, #11]
          break;
 8007c86:	e089      	b.n	8007d9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00b      	beq.n	8007cac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	7c12      	ldrb	r2, [r2, #16]
 8007ca0:	f107 0108 	add.w	r1, r7, #8
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	4798      	blx	r3
 8007ca8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007caa:	e077      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007cac:	6839      	ldr	r1, [r7, #0]
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fa7d 	bl	80081ae <USBD_CtlError>
            err++;
 8007cb4:	7afb      	ldrb	r3, [r7, #11]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	72fb      	strb	r3, [r7, #11]
          break;
 8007cba:	e06f      	b.n	8007d9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00b      	beq.n	8007ce0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	7c12      	ldrb	r2, [r2, #16]
 8007cd4:	f107 0108 	add.w	r1, r7, #8
 8007cd8:	4610      	mov	r0, r2
 8007cda:	4798      	blx	r3
 8007cdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cde:	e05d      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ce0:	6839      	ldr	r1, [r7, #0]
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fa63 	bl	80081ae <USBD_CtlError>
            err++;
 8007ce8:	7afb      	ldrb	r3, [r7, #11]
 8007cea:	3301      	adds	r3, #1
 8007cec:	72fb      	strb	r3, [r7, #11]
          break;
 8007cee:	e055      	b.n	8007d9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00b      	beq.n	8007d14 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d02:	691b      	ldr	r3, [r3, #16]
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	7c12      	ldrb	r2, [r2, #16]
 8007d08:	f107 0108 	add.w	r1, r7, #8
 8007d0c:	4610      	mov	r0, r2
 8007d0e:	4798      	blx	r3
 8007d10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d12:	e043      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 fa49 	bl	80081ae <USBD_CtlError>
            err++;
 8007d1c:	7afb      	ldrb	r3, [r7, #11]
 8007d1e:	3301      	adds	r3, #1
 8007d20:	72fb      	strb	r3, [r7, #11]
          break;
 8007d22:	e03b      	b.n	8007d9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d2a:	695b      	ldr	r3, [r3, #20]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d36:	695b      	ldr	r3, [r3, #20]
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	7c12      	ldrb	r2, [r2, #16]
 8007d3c:	f107 0108 	add.w	r1, r7, #8
 8007d40:	4610      	mov	r0, r2
 8007d42:	4798      	blx	r3
 8007d44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d46:	e029      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 fa2f 	bl	80081ae <USBD_CtlError>
            err++;
 8007d50:	7afb      	ldrb	r3, [r7, #11]
 8007d52:	3301      	adds	r3, #1
 8007d54:	72fb      	strb	r3, [r7, #11]
          break;
 8007d56:	e021      	b.n	8007d9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00b      	beq.n	8007d7c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007d6a:	699b      	ldr	r3, [r3, #24]
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	7c12      	ldrb	r2, [r2, #16]
 8007d70:	f107 0108 	add.w	r1, r7, #8
 8007d74:	4610      	mov	r0, r2
 8007d76:	4798      	blx	r3
 8007d78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d7a:	e00f      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d7c:	6839      	ldr	r1, [r7, #0]
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 fa15 	bl	80081ae <USBD_CtlError>
            err++;
 8007d84:	7afb      	ldrb	r3, [r7, #11]
 8007d86:	3301      	adds	r3, #1
 8007d88:	72fb      	strb	r3, [r7, #11]
          break;
 8007d8a:	e007      	b.n	8007d9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fa0d 	bl	80081ae <USBD_CtlError>
          err++;
 8007d94:	7afb      	ldrb	r3, [r7, #11]
 8007d96:	3301      	adds	r3, #1
 8007d98:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007d9a:	e038      	b.n	8007e0e <USBD_GetDescriptor+0x286>
 8007d9c:	e037      	b.n	8007e0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	7c1b      	ldrb	r3, [r3, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d109      	bne.n	8007dba <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dae:	f107 0208 	add.w	r2, r7, #8
 8007db2:	4610      	mov	r0, r2
 8007db4:	4798      	blx	r3
 8007db6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007db8:	e029      	b.n	8007e0e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007dba:	6839      	ldr	r1, [r7, #0]
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f000 f9f6 	bl	80081ae <USBD_CtlError>
        err++;
 8007dc2:	7afb      	ldrb	r3, [r7, #11]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	72fb      	strb	r3, [r7, #11]
      break;
 8007dc8:	e021      	b.n	8007e0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	7c1b      	ldrb	r3, [r3, #16]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d10d      	bne.n	8007dee <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dda:	f107 0208 	add.w	r2, r7, #8
 8007dde:	4610      	mov	r0, r2
 8007de0:	4798      	blx	r3
 8007de2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	3301      	adds	r3, #1
 8007de8:	2207      	movs	r2, #7
 8007dea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007dec:	e00f      	b.n	8007e0e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007dee:	6839      	ldr	r1, [r7, #0]
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 f9dc 	bl	80081ae <USBD_CtlError>
        err++;
 8007df6:	7afb      	ldrb	r3, [r7, #11]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	72fb      	strb	r3, [r7, #11]
      break;
 8007dfc:	e007      	b.n	8007e0e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007dfe:	6839      	ldr	r1, [r7, #0]
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f9d4 	bl	80081ae <USBD_CtlError>
      err++;
 8007e06:	7afb      	ldrb	r3, [r7, #11]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	72fb      	strb	r3, [r7, #11]
      break;
 8007e0c:	bf00      	nop
  }

  if (err != 0U)
 8007e0e:	7afb      	ldrb	r3, [r7, #11]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d11c      	bne.n	8007e4e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007e14:	893b      	ldrh	r3, [r7, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d011      	beq.n	8007e3e <USBD_GetDescriptor+0x2b6>
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	88db      	ldrh	r3, [r3, #6]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00d      	beq.n	8007e3e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	88da      	ldrh	r2, [r3, #6]
 8007e26:	893b      	ldrh	r3, [r7, #8]
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	bf28      	it	cs
 8007e2c:	4613      	movcs	r3, r2
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e32:	893b      	ldrh	r3, [r7, #8]
 8007e34:	461a      	mov	r2, r3
 8007e36:	68f9      	ldr	r1, [r7, #12]
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fa22 	bl	8008282 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	88db      	ldrh	r3, [r3, #6]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d104      	bne.n	8007e50 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fa79 	bl	800833e <USBD_CtlSendStatus>
 8007e4c:	e000      	b.n	8007e50 <USBD_GetDescriptor+0x2c8>
    return;
 8007e4e:	bf00      	nop
    }
  }
}
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop

08007e58 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	889b      	ldrh	r3, [r3, #4]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d130      	bne.n	8007ecc <USBD_SetAddress+0x74>
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	88db      	ldrh	r3, [r3, #6]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d12c      	bne.n	8007ecc <USBD_SetAddress+0x74>
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	885b      	ldrh	r3, [r3, #2]
 8007e76:	2b7f      	cmp	r3, #127	; 0x7f
 8007e78:	d828      	bhi.n	8007ecc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	885b      	ldrh	r3, [r3, #2]
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e84:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e8c:	2b03      	cmp	r3, #3
 8007e8e:	d104      	bne.n	8007e9a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f98b 	bl	80081ae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e98:	e01d      	b.n	8007ed6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	7bfa      	ldrb	r2, [r7, #15]
 8007e9e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007ea2:	7bfb      	ldrb	r3, [r7, #15]
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fff7 	bl	8008e9a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 fa46 	bl	800833e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007eb2:	7bfb      	ldrb	r3, [r7, #15]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d004      	beq.n	8007ec2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2202      	movs	r2, #2
 8007ebc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec0:	e009      	b.n	8007ed6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007eca:	e004      	b.n	8007ed6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007ecc:	6839      	ldr	r1, [r7, #0]
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 f96d 	bl	80081ae <USBD_CtlError>
  }
}
 8007ed4:	bf00      	nop
 8007ed6:	bf00      	nop
 8007ed8:	3710      	adds	r7, #16
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
	...

08007ee0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b082      	sub	sp, #8
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	885b      	ldrh	r3, [r3, #2]
 8007eee:	b2da      	uxtb	r2, r3
 8007ef0:	4b41      	ldr	r3, [pc, #260]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007ef2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007ef4:	4b40      	ldr	r3, [pc, #256]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d904      	bls.n	8007f06 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007efc:	6839      	ldr	r1, [r7, #0]
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f955 	bl	80081ae <USBD_CtlError>
 8007f04:	e075      	b.n	8007ff2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f0c:	2b02      	cmp	r3, #2
 8007f0e:	d002      	beq.n	8007f16 <USBD_SetConfig+0x36>
 8007f10:	2b03      	cmp	r3, #3
 8007f12:	d023      	beq.n	8007f5c <USBD_SetConfig+0x7c>
 8007f14:	e062      	b.n	8007fdc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007f16:	4b38      	ldr	r3, [pc, #224]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d01a      	beq.n	8007f54 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007f1e:	4b36      	ldr	r3, [pc, #216]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	461a      	mov	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2203      	movs	r2, #3
 8007f2c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007f30:	4b31      	ldr	r3, [pc, #196]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	4619      	mov	r1, r3
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f7ff f9af 	bl	800729a <USBD_SetClassConfig>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d104      	bne.n	8007f4c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007f42:	6839      	ldr	r1, [r7, #0]
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 f932 	bl	80081ae <USBD_CtlError>
            return;
 8007f4a:	e052      	b.n	8007ff2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 f9f6 	bl	800833e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007f52:	e04e      	b.n	8007ff2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 f9f2 	bl	800833e <USBD_CtlSendStatus>
        break;
 8007f5a:	e04a      	b.n	8007ff2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007f5c:	4b26      	ldr	r3, [pc, #152]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d112      	bne.n	8007f8a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2202      	movs	r2, #2
 8007f68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007f6c:	4b22      	ldr	r3, [pc, #136]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	461a      	mov	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007f76:	4b20      	ldr	r3, [pc, #128]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7ff f9ab 	bl	80072d8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f9db 	bl	800833e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007f88:	e033      	b.n	8007ff2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007f8a:	4b1b      	ldr	r3, [pc, #108]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d01d      	beq.n	8007fd4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7ff f999 	bl	80072d8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007fa6:	4b14      	ldr	r3, [pc, #80]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	461a      	mov	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007fb0:	4b11      	ldr	r3, [pc, #68]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f7ff f96f 	bl	800729a <USBD_SetClassConfig>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d104      	bne.n	8007fcc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007fc2:	6839      	ldr	r1, [r7, #0]
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f8f2 	bl	80081ae <USBD_CtlError>
            return;
 8007fca:	e012      	b.n	8007ff2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 f9b6 	bl	800833e <USBD_CtlSendStatus>
        break;
 8007fd2:	e00e      	b.n	8007ff2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 f9b2 	bl	800833e <USBD_CtlSendStatus>
        break;
 8007fda:	e00a      	b.n	8007ff2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007fdc:	6839      	ldr	r1, [r7, #0]
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 f8e5 	bl	80081ae <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007fe4:	4b04      	ldr	r3, [pc, #16]	; (8007ff8 <USBD_SetConfig+0x118>)
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	4619      	mov	r1, r3
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7ff f974 	bl	80072d8 <USBD_ClrClassConfig>
        break;
 8007ff0:	bf00      	nop
    }
  }
}
 8007ff2:	3708      	adds	r7, #8
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	20000568 	.word	0x20000568

08007ffc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b082      	sub	sp, #8
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	88db      	ldrh	r3, [r3, #6]
 800800a:	2b01      	cmp	r3, #1
 800800c:	d004      	beq.n	8008018 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800800e:	6839      	ldr	r1, [r7, #0]
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 f8cc 	bl	80081ae <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008016:	e022      	b.n	800805e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800801e:	2b02      	cmp	r3, #2
 8008020:	dc02      	bgt.n	8008028 <USBD_GetConfig+0x2c>
 8008022:	2b00      	cmp	r3, #0
 8008024:	dc03      	bgt.n	800802e <USBD_GetConfig+0x32>
 8008026:	e015      	b.n	8008054 <USBD_GetConfig+0x58>
 8008028:	2b03      	cmp	r3, #3
 800802a:	d00b      	beq.n	8008044 <USBD_GetConfig+0x48>
 800802c:	e012      	b.n	8008054 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	3308      	adds	r3, #8
 8008038:	2201      	movs	r2, #1
 800803a:	4619      	mov	r1, r3
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 f920 	bl	8008282 <USBD_CtlSendData>
        break;
 8008042:	e00c      	b.n	800805e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3304      	adds	r3, #4
 8008048:	2201      	movs	r2, #1
 800804a:	4619      	mov	r1, r3
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f918 	bl	8008282 <USBD_CtlSendData>
        break;
 8008052:	e004      	b.n	800805e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008054:	6839      	ldr	r1, [r7, #0]
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f8a9 	bl	80081ae <USBD_CtlError>
        break;
 800805c:	bf00      	nop
}
 800805e:	bf00      	nop
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b082      	sub	sp, #8
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008076:	3b01      	subs	r3, #1
 8008078:	2b02      	cmp	r3, #2
 800807a:	d81e      	bhi.n	80080ba <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	88db      	ldrh	r3, [r3, #6]
 8008080:	2b02      	cmp	r3, #2
 8008082:	d004      	beq.n	800808e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008084:	6839      	ldr	r1, [r7, #0]
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f891 	bl	80081ae <USBD_CtlError>
        break;
 800808c:	e01a      	b.n	80080c4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2201      	movs	r2, #1
 8008092:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800809a:	2b00      	cmp	r3, #0
 800809c:	d005      	beq.n	80080aa <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	f043 0202 	orr.w	r2, r3, #2
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	330c      	adds	r3, #12
 80080ae:	2202      	movs	r2, #2
 80080b0:	4619      	mov	r1, r3
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 f8e5 	bl	8008282 <USBD_CtlSendData>
      break;
 80080b8:	e004      	b.n	80080c4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80080ba:	6839      	ldr	r1, [r7, #0]
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 f876 	bl	80081ae <USBD_CtlError>
      break;
 80080c2:	bf00      	nop
  }
}
 80080c4:	bf00      	nop
 80080c6:	3708      	adds	r7, #8
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	885b      	ldrh	r3, [r3, #2]
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d106      	bne.n	80080ec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f929 	bl	800833e <USBD_CtlSendStatus>
  }
}
 80080ec:	bf00      	nop
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008104:	3b01      	subs	r3, #1
 8008106:	2b02      	cmp	r3, #2
 8008108:	d80b      	bhi.n	8008122 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	885b      	ldrh	r3, [r3, #2]
 800810e:	2b01      	cmp	r3, #1
 8008110:	d10c      	bne.n	800812c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 f90f 	bl	800833e <USBD_CtlSendStatus>
      }
      break;
 8008120:	e004      	b.n	800812c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008122:	6839      	ldr	r1, [r7, #0]
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f842 	bl	80081ae <USBD_CtlError>
      break;
 800812a:	e000      	b.n	800812e <USBD_ClrFeature+0x3a>
      break;
 800812c:	bf00      	nop
  }
}
 800812e:	bf00      	nop
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008136:	b480      	push	{r7}
 8008138:	b083      	sub	sp, #12
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
 800813e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	781a      	ldrb	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	785a      	ldrb	r2, [r3, #1]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	3302      	adds	r3, #2
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	b29a      	uxth	r2, r3
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	3303      	adds	r3, #3
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	b29b      	uxth	r3, r3
 8008160:	021b      	lsls	r3, r3, #8
 8008162:	b29b      	uxth	r3, r3
 8008164:	4413      	add	r3, r2
 8008166:	b29a      	uxth	r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	3304      	adds	r3, #4
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	b29a      	uxth	r2, r3
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	3305      	adds	r3, #5
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	b29b      	uxth	r3, r3
 800817c:	021b      	lsls	r3, r3, #8
 800817e:	b29b      	uxth	r3, r3
 8008180:	4413      	add	r3, r2
 8008182:	b29a      	uxth	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	3306      	adds	r3, #6
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	b29a      	uxth	r2, r3
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	3307      	adds	r3, #7
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	b29b      	uxth	r3, r3
 8008198:	021b      	lsls	r3, r3, #8
 800819a:	b29b      	uxth	r3, r3
 800819c:	4413      	add	r3, r2
 800819e:	b29a      	uxth	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	80da      	strh	r2, [r3, #6]

}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bc80      	pop	{r7}
 80081ac:	4770      	bx	lr

080081ae <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b082      	sub	sp, #8
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80081b8:	2180      	movs	r1, #128	; 0x80
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fe04 	bl	8008dc8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80081c0:	2100      	movs	r1, #0
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fe00 	bl	8008dc8 <USBD_LL_StallEP>
}
 80081c8:	bf00      	nop
 80081ca:	3708      	adds	r7, #8
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	60f8      	str	r0, [r7, #12]
 80081d8:	60b9      	str	r1, [r7, #8]
 80081da:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80081dc:	2300      	movs	r3, #0
 80081de:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d032      	beq.n	800824c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	f000 f834 	bl	8008254 <USBD_GetLen>
 80081ec:	4603      	mov	r3, r0
 80081ee:	3301      	adds	r3, #1
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	005b      	lsls	r3, r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80081fa:	7dfb      	ldrb	r3, [r7, #23]
 80081fc:	1c5a      	adds	r2, r3, #1
 80081fe:	75fa      	strb	r2, [r7, #23]
 8008200:	461a      	mov	r2, r3
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	4413      	add	r3, r2
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	7812      	ldrb	r2, [r2, #0]
 800820a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800820c:	7dfb      	ldrb	r3, [r7, #23]
 800820e:	1c5a      	adds	r2, r3, #1
 8008210:	75fa      	strb	r2, [r7, #23]
 8008212:	461a      	mov	r2, r3
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	4413      	add	r3, r2
 8008218:	2203      	movs	r2, #3
 800821a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800821c:	e012      	b.n	8008244 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	1c5a      	adds	r2, r3, #1
 8008222:	60fa      	str	r2, [r7, #12]
 8008224:	7dfa      	ldrb	r2, [r7, #23]
 8008226:	1c51      	adds	r1, r2, #1
 8008228:	75f9      	strb	r1, [r7, #23]
 800822a:	4611      	mov	r1, r2
 800822c:	68ba      	ldr	r2, [r7, #8]
 800822e:	440a      	add	r2, r1
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008234:	7dfb      	ldrb	r3, [r7, #23]
 8008236:	1c5a      	adds	r2, r3, #1
 8008238:	75fa      	strb	r2, [r7, #23]
 800823a:	461a      	mov	r2, r3
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	4413      	add	r3, r2
 8008240:	2200      	movs	r2, #0
 8008242:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e8      	bne.n	800821e <USBD_GetString+0x4e>
    }
  }
}
 800824c:	bf00      	nop
 800824e:	3718      	adds	r7, #24
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800825c:	2300      	movs	r3, #0
 800825e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008260:	e005      	b.n	800826e <USBD_GetLen+0x1a>
  {
    len++;
 8008262:	7bfb      	ldrb	r3, [r7, #15]
 8008264:	3301      	adds	r3, #1
 8008266:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	3301      	adds	r3, #1
 800826c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1f5      	bne.n	8008262 <USBD_GetLen+0xe>
  }

  return len;
 8008276:	7bfb      	ldrb	r3, [r7, #15]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	bc80      	pop	{r7}
 8008280:	4770      	bx	lr

08008282 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b084      	sub	sp, #16
 8008286:	af00      	add	r7, sp, #0
 8008288:	60f8      	str	r0, [r7, #12]
 800828a:	60b9      	str	r1, [r7, #8]
 800828c:	4613      	mov	r3, r2
 800828e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2202      	movs	r2, #2
 8008294:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008298:	88fa      	ldrh	r2, [r7, #6]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800829e:	88fa      	ldrh	r2, [r7, #6]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80082a4:	88fb      	ldrh	r3, [r7, #6]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	2100      	movs	r1, #0
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 fe14 	bl	8008ed8 <USBD_LL_Transmit>

  return USBD_OK;
 80082b0:	2300      	movs	r3, #0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3710      	adds	r7, #16
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80082ba:	b580      	push	{r7, lr}
 80082bc:	b084      	sub	sp, #16
 80082be:	af00      	add	r7, sp, #0
 80082c0:	60f8      	str	r0, [r7, #12]
 80082c2:	60b9      	str	r1, [r7, #8]
 80082c4:	4613      	mov	r3, r2
 80082c6:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80082c8:	88fb      	ldrh	r3, [r7, #6]
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	2100      	movs	r1, #0
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f000 fe02 	bl	8008ed8 <USBD_LL_Transmit>

  return USBD_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b084      	sub	sp, #16
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	60f8      	str	r0, [r7, #12]
 80082e6:	60b9      	str	r1, [r7, #8]
 80082e8:	4613      	mov	r3, r2
 80082ea:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2203      	movs	r2, #3
 80082f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80082f4:	88fa      	ldrh	r2, [r7, #6]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80082fc:	88fa      	ldrh	r2, [r7, #6]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008304:	88fb      	ldrh	r3, [r7, #6]
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	2100      	movs	r1, #0
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f000 fe07 	bl	8008f1e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b084      	sub	sp, #16
 800831e:	af00      	add	r7, sp, #0
 8008320:	60f8      	str	r0, [r7, #12]
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	4613      	mov	r3, r2
 8008326:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008328:	88fb      	ldrh	r3, [r7, #6]
 800832a:	68ba      	ldr	r2, [r7, #8]
 800832c:	2100      	movs	r1, #0
 800832e:	68f8      	ldr	r0, [r7, #12]
 8008330:	f000 fdf5 	bl	8008f1e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008334:	2300      	movs	r3, #0
}
 8008336:	4618      	mov	r0, r3
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b082      	sub	sp, #8
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2204      	movs	r2, #4
 800834a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800834e:	2300      	movs	r3, #0
 8008350:	2200      	movs	r2, #0
 8008352:	2100      	movs	r1, #0
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 fdbf 	bl	8008ed8 <USBD_LL_Transmit>

  return USBD_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3708      	adds	r7, #8
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2205      	movs	r2, #5
 8008370:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008374:	2300      	movs	r3, #0
 8008376:	2200      	movs	r2, #0
 8008378:	2100      	movs	r1, #0
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fdcf 	bl	8008f1e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
	...

0800838c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008390:	2200      	movs	r2, #0
 8008392:	4912      	ldr	r1, [pc, #72]	; (80083dc <MX_USB_DEVICE_Init+0x50>)
 8008394:	4812      	ldr	r0, [pc, #72]	; (80083e0 <MX_USB_DEVICE_Init+0x54>)
 8008396:	f7fe ff26 	bl	80071e6 <USBD_Init>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d001      	beq.n	80083a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80083a0:	f7f8 feec 	bl	800117c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80083a4:	490f      	ldr	r1, [pc, #60]	; (80083e4 <MX_USB_DEVICE_Init+0x58>)
 80083a6:	480e      	ldr	r0, [pc, #56]	; (80083e0 <MX_USB_DEVICE_Init+0x54>)
 80083a8:	f7fe ff48 	bl	800723c <USBD_RegisterClass>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d001      	beq.n	80083b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80083b2:	f7f8 fee3 	bl	800117c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80083b6:	490c      	ldr	r1, [pc, #48]	; (80083e8 <MX_USB_DEVICE_Init+0x5c>)
 80083b8:	4809      	ldr	r0, [pc, #36]	; (80083e0 <MX_USB_DEVICE_Init+0x54>)
 80083ba:	f7fe fe79 	bl	80070b0 <USBD_CDC_RegisterInterface>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d001      	beq.n	80083c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80083c4:	f7f8 feda 	bl	800117c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80083c8:	4805      	ldr	r0, [pc, #20]	; (80083e0 <MX_USB_DEVICE_Init+0x54>)
 80083ca:	f7fe ff50 	bl	800726e <USBD_Start>
 80083ce:	4603      	mov	r3, r0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d001      	beq.n	80083d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80083d4:	f7f8 fed2 	bl	800117c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80083d8:	bf00      	nop
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	20000158 	.word	0x20000158
 80083e0:	2000056c 	.word	0x2000056c
 80083e4:	20000038 	.word	0x20000038
 80083e8:	20000148 	.word	0x20000148

080083ec <cdcAvailable>:
bool      rx_full = false;



uint32_t cdcAvailable(void)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80083f2:	2300      	movs	r3, #0
 80083f4:	607b      	str	r3, [r7, #4]

  // ?? ??
  //??  ??
  ret = (rx_in - rx_out) % rx_len;
 80083f6:	4b09      	ldr	r3, [pc, #36]	; (800841c <cdcAvailable+0x30>)
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	4b09      	ldr	r3, [pc, #36]	; (8008420 <cdcAvailable+0x34>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	4a08      	ldr	r2, [pc, #32]	; (8008424 <cdcAvailable+0x38>)
 8008402:	6812      	ldr	r2, [r2, #0]
 8008404:	fbb3 f1f2 	udiv	r1, r3, r2
 8008408:	fb01 f202 	mul.w	r2, r1, r2
 800840c:	1a9b      	subs	r3, r3, r2
 800840e:	607b      	str	r3, [r7, #4]

  return ret;
 8008410:	687b      	ldr	r3, [r7, #4]
}
 8008412:	4618      	mov	r0, r3
 8008414:	370c      	adds	r7, #12
 8008416:	46bd      	mov	sp, r7
 8008418:	bc80      	pop	{r7}
 800841a:	4770      	bx	lr
 800841c:	20000830 	.word	0x20000830
 8008420:	20000834 	.word	0x20000834
 8008424:	20000144 	.word	0x20000144

08008428 <USBD_CDC_SOF>:
uint8_t USBD_CDC_SOF(struct _USBD_HandleTypeDef *pdev)
{
 8008428:	b590      	push	{r4, r7, lr}
 800842a:	b085      	sub	sp, #20
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]

  //    
  //      
  //PC    .
  if(rx_full == true)
 8008430:	4b0c      	ldr	r3, [pc, #48]	; (8008464 <USBD_CDC_SOF+0x3c>)
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d010      	beq.n	800845a <USBD_CDC_SOF+0x32>
  {
    //   
    uint32_t buf_len;
    //   
    buf_len = (rx_len - cdcAvailable()) - 1;
 8008438:	4b0b      	ldr	r3, [pc, #44]	; (8008468 <USBD_CDC_SOF+0x40>)
 800843a:	681c      	ldr	r4, [r3, #0]
 800843c:	f7ff ffd6 	bl	80083ec <cdcAvailable>
 8008440:	4603      	mov	r3, r0
 8008442:	1ae3      	subs	r3, r4, r3
 8008444:	3b01      	subs	r3, #1
 8008446:	60fb      	str	r3, [r7, #12]

    if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2b3f      	cmp	r3, #63	; 0x3f
 800844c:	d905      	bls.n	800845a <USBD_CDC_SOF+0x32>
    {
      //    PC .
      //PC        .
      //USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]); //   
                                                      //  
      USBD_CDC_ReceivePacket(pdev);   //  pdev
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f7fe fe9f 	bl	8007192 <USBD_CDC_ReceivePacket>
      rx_full = false;
 8008454:	4b03      	ldr	r3, [pc, #12]	; (8008464 <USBD_CDC_SOF+0x3c>)
 8008456:	2200      	movs	r2, #0
 8008458:	701a      	strb	r2, [r3, #0]
    }
  }

  return 0;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	bd90      	pop	{r4, r7, pc}
 8008464:	20000a38 	.word	0x20000a38
 8008468:	20000144 	.word	0x20000144

0800846c <cdcRead>:


uint8_t cdcRead(void)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
  uint8_t ret;

  ret = rx_buf[rx_out];
 8008472:	4b0e      	ldr	r3, [pc, #56]	; (80084ac <cdcRead+0x40>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a0e      	ldr	r2, [pc, #56]	; (80084b0 <cdcRead+0x44>)
 8008478:	5cd3      	ldrb	r3, [r2, r3]
 800847a:	71fb      	strb	r3, [r7, #7]

  if(rx_in != rx_out)
 800847c:	4b0d      	ldr	r3, [pc, #52]	; (80084b4 <cdcRead+0x48>)
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	4b0a      	ldr	r3, [pc, #40]	; (80084ac <cdcRead+0x40>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	429a      	cmp	r2, r3
 8008486:	d00b      	beq.n	80084a0 <cdcRead+0x34>
  {
    //???? ? ???? ??
    rx_out = (rx_out + 1) % rx_len;
 8008488:	4b08      	ldr	r3, [pc, #32]	; (80084ac <cdcRead+0x40>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	3301      	adds	r3, #1
 800848e:	4a0a      	ldr	r2, [pc, #40]	; (80084b8 <cdcRead+0x4c>)
 8008490:	6812      	ldr	r2, [r2, #0]
 8008492:	fbb3 f1f2 	udiv	r1, r3, r2
 8008496:	fb01 f202 	mul.w	r2, r1, r2
 800849a:	1a9b      	subs	r3, r3, r2
 800849c:	4a03      	ldr	r2, [pc, #12]	; (80084ac <cdcRead+0x40>)
 800849e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80084a0:	79fb      	ldrb	r3, [r7, #7]
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bc80      	pop	{r7}
 80084aa:	4770      	bx	lr
 80084ac:	20000834 	.word	0x20000834
 80084b0:	20000838 	.word	0x20000838
 80084b4:	20000830 	.word	0x20000830
 80084b8:	20000144 	.word	0x20000144

080084bc <cdcDataIn>:




void cdcDataIn(uint8_t rx_data)
{
 80084bc:	b480      	push	{r7}
 80084be:	b085      	sub	sp, #20
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	4603      	mov	r3, r0
 80084c4:	71fb      	strb	r3, [r7, #7]
  uint32_t next_rx_in;

  //?? ??? ? ???
  rx_buf[rx_in] = rx_data;
 80084c6:	4b0e      	ldr	r3, [pc, #56]	; (8008500 <cdcDataIn+0x44>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	490e      	ldr	r1, [pc, #56]	; (8008504 <cdcDataIn+0x48>)
 80084cc:	79fa      	ldrb	r2, [r7, #7]
 80084ce:	54ca      	strb	r2, [r1, r3]

  //rx_in ??? 1 ? ?? ? ? ???  next_rx_in? ?????.
  next_rx_in = (rx_in + 1) % rx_len;
 80084d0:	4b0b      	ldr	r3, [pc, #44]	; (8008500 <cdcDataIn+0x44>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	3301      	adds	r3, #1
 80084d6:	4a0c      	ldr	r2, [pc, #48]	; (8008508 <cdcDataIn+0x4c>)
 80084d8:	6812      	ldr	r2, [r2, #0]
 80084da:	fbb3 f1f2 	udiv	r1, r3, r2
 80084de:	fb01 f202 	mul.w	r2, r1, r2
 80084e2:	1a9b      	subs	r3, r3, r2
 80084e4:	60fb      	str	r3, [r7, #12]

  //rx_in + 1 ??? ? next_rx_in? rx_out ????? ? ???
    //--> ?? ? full? ????.....
  if(next_rx_in != rx_out)
 80084e6:	4b09      	ldr	r3, [pc, #36]	; (800850c <cdcDataIn+0x50>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68fa      	ldr	r2, [r7, #12]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d002      	beq.n	80084f6 <cdcDataIn+0x3a>
  {
    rx_in = next_rx_in;
 80084f0:	4a03      	ldr	r2, [pc, #12]	; (8008500 <cdcDataIn+0x44>)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6013      	str	r3, [r2, #0]
  }
}
 80084f6:	bf00      	nop
 80084f8:	3714      	adds	r7, #20
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bc80      	pop	{r7}
 80084fe:	4770      	bx	lr
 8008500:	20000830 	.word	0x20000830
 8008504:	20000838 	.word	0x20000838
 8008508:	20000144 	.word	0x20000144
 800850c:	20000834 	.word	0x20000834

08008510 <cdcWrite>:
/*
 * usb? write ?? ??
 */

uint32_t cdcWrite(uint8_t *p_data, uint32_t length)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  uint32_t pre_time;
  uint8_t ret;
  pre_time = millis();
 800851a:	f7f8 fde2 	bl	80010e2 <millis>
 800851e:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    ret = CDC_Transmit_FS(p_data, length);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	b29b      	uxth	r3, r3
 8008524:	4619      	mov	r1, r3
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f92a 	bl	8008780 <CDC_Transmit_FS>
 800852c:	4603      	mov	r3, r0
 800852e:	72fb      	strb	r3, [r7, #11]

    if(ret == USBD_OK)
 8008530:	7afb      	ldrb	r3, [r7, #11]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d101      	bne.n	800853a <cdcWrite+0x2a>
    {
      return length;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	e00e      	b.n	8008558 <cdcWrite+0x48>
    }
    else if(ret == USBD_FAIL)
 800853a:	7afb      	ldrb	r3, [r7, #11]
 800853c:	2b02      	cmp	r3, #2
 800853e:	d101      	bne.n	8008544 <cdcWrite+0x34>
    {
      return 0;
 8008540:	2300      	movs	r3, #0
 8008542:	e009      	b.n	8008558 <cdcWrite+0x48>
    }

    if(millis() - pre_time >= 100)  //time out
 8008544:	f7f8 fdcd 	bl	80010e2 <millis>
 8008548:	4602      	mov	r2, r0
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	2b63      	cmp	r3, #99	; 0x63
 8008550:	d800      	bhi.n	8008554 <cdcWrite+0x44>
    ret = CDC_Transmit_FS(p_data, length);
 8008552:	e7e5      	b.n	8008520 <cdcWrite+0x10>
    {
      break;
 8008554:	bf00      	nop
    }
  }

  return 0;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008564:	2200      	movs	r2, #0
 8008566:	4905      	ldr	r1, [pc, #20]	; (800857c <CDC_Init_FS+0x1c>)
 8008568:	4805      	ldr	r0, [pc, #20]	; (8008580 <CDC_Init_FS+0x20>)
 800856a:	f7fe fdb7 	bl	80070dc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800856e:	4905      	ldr	r1, [pc, #20]	; (8008584 <CDC_Init_FS+0x24>)
 8008570:	4803      	ldr	r0, [pc, #12]	; (8008580 <CDC_Init_FS+0x20>)
 8008572:	f7fe fdcc 	bl	800710e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008576:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008578:	4618      	mov	r0, r3
 800857a:	bd80      	pop	{r7, pc}
 800857c:	20000e3c 	.word	0x20000e3c
 8008580:	2000056c 	.word	0x2000056c
 8008584:	20000a3c 	.word	0x20000a3c

08008588 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008588:	b480      	push	{r7}
 800858a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800858c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800858e:	4618      	mov	r0, r3
 8008590:	46bd      	mov	sp, r7
 8008592:	bc80      	pop	{r7}
 8008594:	4770      	bx	lr
	...

08008598 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	4603      	mov	r3, r0
 80085a0:	6039      	str	r1, [r7, #0]
 80085a2:	71fb      	strb	r3, [r7, #7]
 80085a4:	4613      	mov	r3, r2
 80085a6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80085a8:	79fb      	ldrb	r3, [r7, #7]
 80085aa:	2b23      	cmp	r3, #35	; 0x23
 80085ac:	f200 80a6 	bhi.w	80086fc <CDC_Control_FS+0x164>
 80085b0:	a201      	add	r2, pc, #4	; (adr r2, 80085b8 <CDC_Control_FS+0x20>)
 80085b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b6:	bf00      	nop
 80085b8:	080086fd 	.word	0x080086fd
 80085bc:	080086fd 	.word	0x080086fd
 80085c0:	080086fd 	.word	0x080086fd
 80085c4:	080086fd 	.word	0x080086fd
 80085c8:	080086fd 	.word	0x080086fd
 80085cc:	080086fd 	.word	0x080086fd
 80085d0:	080086fd 	.word	0x080086fd
 80085d4:	080086fd 	.word	0x080086fd
 80085d8:	080086fd 	.word	0x080086fd
 80085dc:	080086fd 	.word	0x080086fd
 80085e0:	080086fd 	.word	0x080086fd
 80085e4:	080086fd 	.word	0x080086fd
 80085e8:	080086fd 	.word	0x080086fd
 80085ec:	080086fd 	.word	0x080086fd
 80085f0:	080086fd 	.word	0x080086fd
 80085f4:	080086fd 	.word	0x080086fd
 80085f8:	080086fd 	.word	0x080086fd
 80085fc:	080086fd 	.word	0x080086fd
 8008600:	080086fd 	.word	0x080086fd
 8008604:	080086fd 	.word	0x080086fd
 8008608:	080086fd 	.word	0x080086fd
 800860c:	080086fd 	.word	0x080086fd
 8008610:	080086fd 	.word	0x080086fd
 8008614:	080086fd 	.word	0x080086fd
 8008618:	080086fd 	.word	0x080086fd
 800861c:	080086fd 	.word	0x080086fd
 8008620:	080086fd 	.word	0x080086fd
 8008624:	080086fd 	.word	0x080086fd
 8008628:	080086fd 	.word	0x080086fd
 800862c:	080086fd 	.word	0x080086fd
 8008630:	080086fd 	.word	0x080086fd
 8008634:	080086fd 	.word	0x080086fd
 8008638:	08008649 	.word	0x08008649
 800863c:	080086a9 	.word	0x080086a9
 8008640:	080086fd 	.word	0x080086fd
 8008644:	080086fd 	.word	0x080086fd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      LineCoding.bitrate       = (uint32_t)(pbuf[0]);
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	461a      	mov	r2, r3
 800864e:	4b2f      	ldr	r3, [pc, #188]	; (800870c <CDC_Control_FS+0x174>)
 8008650:	601a      	str	r2, [r3, #0]
      LineCoding.bitrate      |= (uint32_t)(pbuf[1] << 8);
 8008652:	4b2e      	ldr	r3, [pc, #184]	; (800870c <CDC_Control_FS+0x174>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	3201      	adds	r2, #1
 800865a:	7812      	ldrb	r2, [r2, #0]
 800865c:	0212      	lsls	r2, r2, #8
 800865e:	4313      	orrs	r3, r2
 8008660:	4a2a      	ldr	r2, [pc, #168]	; (800870c <CDC_Control_FS+0x174>)
 8008662:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate      |= (uint32_t)(pbuf[2] << 16);
 8008664:	4b29      	ldr	r3, [pc, #164]	; (800870c <CDC_Control_FS+0x174>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	683a      	ldr	r2, [r7, #0]
 800866a:	3202      	adds	r2, #2
 800866c:	7812      	ldrb	r2, [r2, #0]
 800866e:	0412      	lsls	r2, r2, #16
 8008670:	4313      	orrs	r3, r2
 8008672:	4a26      	ldr	r2, [pc, #152]	; (800870c <CDC_Control_FS+0x174>)
 8008674:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate      |= (uint32_t)(pbuf[3] << 24);
 8008676:	4b25      	ldr	r3, [pc, #148]	; (800870c <CDC_Control_FS+0x174>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	683a      	ldr	r2, [r7, #0]
 800867c:	3203      	adds	r2, #3
 800867e:	7812      	ldrb	r2, [r2, #0]
 8008680:	0612      	lsls	r2, r2, #24
 8008682:	4313      	orrs	r3, r2
 8008684:	4a21      	ldr	r2, [pc, #132]	; (800870c <CDC_Control_FS+0x174>)
 8008686:	6013      	str	r3, [r2, #0]
      LineCoding.format        = (uint8_t)pbuf[4];
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	3304      	adds	r3, #4
 800868c:	781a      	ldrb	r2, [r3, #0]
 800868e:	4b1f      	ldr	r3, [pc, #124]	; (800870c <CDC_Control_FS+0x174>)
 8008690:	711a      	strb	r2, [r3, #4]
      LineCoding.datatype      = (uint8_t)pbuf[5];
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	3305      	adds	r3, #5
 8008696:	781a      	ldrb	r2, [r3, #0]
 8008698:	4b1c      	ldr	r3, [pc, #112]	; (800870c <CDC_Control_FS+0x174>)
 800869a:	719a      	strb	r2, [r3, #6]
      LineCoding.paritytype    = (uint8_t)pbuf[6];
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	3306      	adds	r3, #6
 80086a0:	781a      	ldrb	r2, [r3, #0]
 80086a2:	4b1a      	ldr	r3, [pc, #104]	; (800870c <CDC_Control_FS+0x174>)
 80086a4:	715a      	strb	r2, [r3, #5]
    break;
 80086a6:	e02a      	b.n	80086fe <CDC_Control_FS+0x166>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t)(LineCoding.bitrate);
 80086a8:	4b18      	ldr	r3, [pc, #96]	; (800870c <CDC_Control_FS+0x174>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	b2da      	uxtb	r2, r3
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 80086b2:	4b16      	ldr	r3, [pc, #88]	; (800870c <CDC_Control_FS+0x174>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	0a1a      	lsrs	r2, r3, #8
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	3301      	adds	r3, #1
 80086bc:	b2d2      	uxtb	r2, r2
 80086be:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 80086c0:	4b12      	ldr	r3, [pc, #72]	; (800870c <CDC_Control_FS+0x174>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	0c1a      	lsrs	r2, r3, #16
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	3302      	adds	r3, #2
 80086ca:	b2d2      	uxtb	r2, r2
 80086cc:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 80086ce:	4b0f      	ldr	r3, [pc, #60]	; (800870c <CDC_Control_FS+0x174>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	0e1a      	lsrs	r2, r3, #24
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	3303      	adds	r3, #3
 80086d8:	b2d2      	uxtb	r2, r2
 80086da:	701a      	strb	r2, [r3, #0]
      pbuf[4] = (uint8_t)LineCoding.format;
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	3304      	adds	r3, #4
 80086e0:	4a0a      	ldr	r2, [pc, #40]	; (800870c <CDC_Control_FS+0x174>)
 80086e2:	7912      	ldrb	r2, [r2, #4]
 80086e4:	701a      	strb	r2, [r3, #0]
      pbuf[5] = (uint8_t)LineCoding.datatype;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	3305      	adds	r3, #5
 80086ea:	4a08      	ldr	r2, [pc, #32]	; (800870c <CDC_Control_FS+0x174>)
 80086ec:	7992      	ldrb	r2, [r2, #6]
 80086ee:	701a      	strb	r2, [r3, #0]
      pbuf[6] = (uint8_t)LineCoding.paritytype;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	3306      	adds	r3, #6
 80086f4:	4a05      	ldr	r2, [pc, #20]	; (800870c <CDC_Control_FS+0x174>)
 80086f6:	7952      	ldrb	r2, [r2, #5]
 80086f8:	701a      	strb	r2, [r3, #0]
    break;
 80086fa:	e000      	b.n	80086fe <CDC_Control_FS+0x166>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80086fc:	bf00      	nop
  }

  return (USBD_OK);
 80086fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008700:	4618      	mov	r0, r3
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	bc80      	pop	{r7}
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	2000013c 	.word	0x2000013c

08008710 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008710:	b590      	push	{r4, r7, lr}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  // usb    write
  for(int i=0;i<*Len;i++)
 800871a:	2300      	movs	r3, #0
 800871c:	60fb      	str	r3, [r7, #12]
 800871e:	e009      	b.n	8008734 <CDC_Receive_FS+0x24>
  {
    cdcDataIn(Buf[i]);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	4413      	add	r3, r2
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	4618      	mov	r0, r3
 800872a:	f7ff fec7 	bl	80084bc <cdcDataIn>
  for(int i=0;i<*Len;i++)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3301      	adds	r3, #1
 8008732:	60fb      	str	r3, [r7, #12]
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	429a      	cmp	r2, r3
 800873c:	d8f0      	bhi.n	8008720 <CDC_Receive_FS+0x10>
  }

  //   
  uint32_t buf_len;
  //   
  buf_len = (rx_len - cdcAvailable()) - 1;
 800873e:	4b0d      	ldr	r3, [pc, #52]	; (8008774 <CDC_Receive_FS+0x64>)
 8008740:	681c      	ldr	r4, [r3, #0]
 8008742:	f7ff fe53 	bl	80083ec <cdcAvailable>
 8008746:	4603      	mov	r3, r0
 8008748:	1ae3      	subs	r3, r4, r3
 800874a:	3b01      	subs	r3, #1
 800874c:	60bb      	str	r3, [r7, #8]

  if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2b3f      	cmp	r3, #63	; 0x3f
 8008752:	d907      	bls.n	8008764 <CDC_Receive_FS+0x54>
  {
    //    PC .
    //PC        .
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008754:	6879      	ldr	r1, [r7, #4]
 8008756:	4808      	ldr	r0, [pc, #32]	; (8008778 <CDC_Receive_FS+0x68>)
 8008758:	f7fe fcd9 	bl	800710e <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800875c:	4806      	ldr	r0, [pc, #24]	; (8008778 <CDC_Receive_FS+0x68>)
 800875e:	f7fe fd18 	bl	8007192 <USBD_CDC_ReceivePacket>
 8008762:	e002      	b.n	800876a <CDC_Receive_FS+0x5a>
  }
  else
  {
    //buffer  
    //PC     .
    rx_full = true;
 8008764:	4b05      	ldr	r3, [pc, #20]	; (800877c <CDC_Receive_FS+0x6c>)
 8008766:	2201      	movs	r2, #1
 8008768:	701a      	strb	r2, [r3, #0]
  }
  return (USBD_OK);
 800876a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800876c:	4618      	mov	r0, r3
 800876e:	3714      	adds	r7, #20
 8008770:	46bd      	mov	sp, r7
 8008772:	bd90      	pop	{r4, r7, pc}
 8008774:	20000144 	.word	0x20000144
 8008778:	2000056c 	.word	0x2000056c
 800877c:	20000a38 	.word	0x20000a38

08008780 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	460b      	mov	r3, r1
 800878a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008790:	4b0d      	ldr	r3, [pc, #52]	; (80087c8 <CDC_Transmit_FS+0x48>)
 8008792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008796:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d001      	beq.n	80087a6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80087a2:	2301      	movs	r3, #1
 80087a4:	e00b      	b.n	80087be <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80087a6:	887b      	ldrh	r3, [r7, #2]
 80087a8:	461a      	mov	r2, r3
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	4806      	ldr	r0, [pc, #24]	; (80087c8 <CDC_Transmit_FS+0x48>)
 80087ae:	f7fe fc95 	bl	80070dc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80087b2:	4805      	ldr	r0, [pc, #20]	; (80087c8 <CDC_Transmit_FS+0x48>)
 80087b4:	f7fe fcbe 	bl	8007134 <USBD_CDC_TransmitPacket>
 80087b8:	4603      	mov	r3, r0
 80087ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	2000056c 	.word	0x2000056c

080087cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	4603      	mov	r3, r0
 80087d4:	6039      	str	r1, [r7, #0]
 80087d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2212      	movs	r2, #18
 80087dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80087de:	4b03      	ldr	r3, [pc, #12]	; (80087ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	370c      	adds	r7, #12
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bc80      	pop	{r7}
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	20000174 	.word	0x20000174

080087f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	4603      	mov	r3, r0
 80087f8:	6039      	str	r1, [r7, #0]
 80087fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	2204      	movs	r2, #4
 8008800:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008802:	4b03      	ldr	r3, [pc, #12]	; (8008810 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008804:	4618      	mov	r0, r3
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	bc80      	pop	{r7}
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	20000188 	.word	0x20000188

08008814 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b082      	sub	sp, #8
 8008818:	af00      	add	r7, sp, #0
 800881a:	4603      	mov	r3, r0
 800881c:	6039      	str	r1, [r7, #0]
 800881e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008820:	79fb      	ldrb	r3, [r7, #7]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d105      	bne.n	8008832 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008826:	683a      	ldr	r2, [r7, #0]
 8008828:	4907      	ldr	r1, [pc, #28]	; (8008848 <USBD_FS_ProductStrDescriptor+0x34>)
 800882a:	4808      	ldr	r0, [pc, #32]	; (800884c <USBD_FS_ProductStrDescriptor+0x38>)
 800882c:	f7ff fcd0 	bl	80081d0 <USBD_GetString>
 8008830:	e004      	b.n	800883c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008832:	683a      	ldr	r2, [r7, #0]
 8008834:	4904      	ldr	r1, [pc, #16]	; (8008848 <USBD_FS_ProductStrDescriptor+0x34>)
 8008836:	4805      	ldr	r0, [pc, #20]	; (800884c <USBD_FS_ProductStrDescriptor+0x38>)
 8008838:	f7ff fcca 	bl	80081d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800883c:	4b02      	ldr	r3, [pc, #8]	; (8008848 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800883e:	4618      	mov	r0, r3
 8008840:	3708      	adds	r7, #8
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	2000123c 	.word	0x2000123c
 800884c:	0800d998 	.word	0x0800d998

08008850 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	4603      	mov	r3, r0
 8008858:	6039      	str	r1, [r7, #0]
 800885a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	4904      	ldr	r1, [pc, #16]	; (8008870 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008860:	4804      	ldr	r0, [pc, #16]	; (8008874 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008862:	f7ff fcb5 	bl	80081d0 <USBD_GetString>
  return USBD_StrDesc;
 8008866:	4b02      	ldr	r3, [pc, #8]	; (8008870 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008868:	4618      	mov	r0, r3
 800886a:	3708      	adds	r7, #8
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	2000123c 	.word	0x2000123c
 8008874:	0800d9b0 	.word	0x0800d9b0

08008878 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	4603      	mov	r3, r0
 8008880:	6039      	str	r1, [r7, #0]
 8008882:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	221a      	movs	r2, #26
 8008888:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800888a:	f000 f843 	bl	8008914 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800888e:	4b02      	ldr	r3, [pc, #8]	; (8008898 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008890:	4618      	mov	r0, r3
 8008892:	3708      	adds	r7, #8
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}
 8008898:	2000018c 	.word	0x2000018c

0800889c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	4603      	mov	r3, r0
 80088a4:	6039      	str	r1, [r7, #0]
 80088a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80088a8:	79fb      	ldrb	r3, [r7, #7]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d105      	bne.n	80088ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80088ae:	683a      	ldr	r2, [r7, #0]
 80088b0:	4907      	ldr	r1, [pc, #28]	; (80088d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088b2:	4808      	ldr	r0, [pc, #32]	; (80088d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80088b4:	f7ff fc8c 	bl	80081d0 <USBD_GetString>
 80088b8:	e004      	b.n	80088c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80088ba:	683a      	ldr	r2, [r7, #0]
 80088bc:	4904      	ldr	r1, [pc, #16]	; (80088d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088be:	4805      	ldr	r0, [pc, #20]	; (80088d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80088c0:	f7ff fc86 	bl	80081d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088c4:	4b02      	ldr	r3, [pc, #8]	; (80088d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3708      	adds	r7, #8
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
 80088ce:	bf00      	nop
 80088d0:	2000123c 	.word	0x2000123c
 80088d4:	0800d9c4 	.word	0x0800d9c4

080088d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	4603      	mov	r3, r0
 80088e0:	6039      	str	r1, [r7, #0]
 80088e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80088e4:	79fb      	ldrb	r3, [r7, #7]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d105      	bne.n	80088f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	4907      	ldr	r1, [pc, #28]	; (800890c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088ee:	4808      	ldr	r0, [pc, #32]	; (8008910 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088f0:	f7ff fc6e 	bl	80081d0 <USBD_GetString>
 80088f4:	e004      	b.n	8008900 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	4904      	ldr	r1, [pc, #16]	; (800890c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088fa:	4805      	ldr	r0, [pc, #20]	; (8008910 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088fc:	f7ff fc68 	bl	80081d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008900:	4b02      	ldr	r3, [pc, #8]	; (800890c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008902:	4618      	mov	r0, r3
 8008904:	3708      	adds	r7, #8
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	2000123c 	.word	0x2000123c
 8008910:	0800d9d0 	.word	0x0800d9d0

08008914 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800891a:	4b0f      	ldr	r3, [pc, #60]	; (8008958 <Get_SerialNum+0x44>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008920:	4b0e      	ldr	r3, [pc, #56]	; (800895c <Get_SerialNum+0x48>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008926:	4b0e      	ldr	r3, [pc, #56]	; (8008960 <Get_SerialNum+0x4c>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4413      	add	r3, r2
 8008932:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d009      	beq.n	800894e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800893a:	2208      	movs	r2, #8
 800893c:	4909      	ldr	r1, [pc, #36]	; (8008964 <Get_SerialNum+0x50>)
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f000 f814 	bl	800896c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008944:	2204      	movs	r2, #4
 8008946:	4908      	ldr	r1, [pc, #32]	; (8008968 <Get_SerialNum+0x54>)
 8008948:	68b8      	ldr	r0, [r7, #8]
 800894a:	f000 f80f 	bl	800896c <IntToUnicode>
  }
}
 800894e:	bf00      	nop
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	1fff7a10 	.word	0x1fff7a10
 800895c:	1fff7a14 	.word	0x1fff7a14
 8008960:	1fff7a18 	.word	0x1fff7a18
 8008964:	2000018e 	.word	0x2000018e
 8008968:	2000019e 	.word	0x2000019e

0800896c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800896c:	b480      	push	{r7}
 800896e:	b087      	sub	sp, #28
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	4613      	mov	r3, r2
 8008978:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800897a:	2300      	movs	r3, #0
 800897c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800897e:	2300      	movs	r3, #0
 8008980:	75fb      	strb	r3, [r7, #23]
 8008982:	e027      	b.n	80089d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	0f1b      	lsrs	r3, r3, #28
 8008988:	2b09      	cmp	r3, #9
 800898a:	d80b      	bhi.n	80089a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	0f1b      	lsrs	r3, r3, #28
 8008990:	b2da      	uxtb	r2, r3
 8008992:	7dfb      	ldrb	r3, [r7, #23]
 8008994:	005b      	lsls	r3, r3, #1
 8008996:	4619      	mov	r1, r3
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	440b      	add	r3, r1
 800899c:	3230      	adds	r2, #48	; 0x30
 800899e:	b2d2      	uxtb	r2, r2
 80089a0:	701a      	strb	r2, [r3, #0]
 80089a2:	e00a      	b.n	80089ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	0f1b      	lsrs	r3, r3, #28
 80089a8:	b2da      	uxtb	r2, r3
 80089aa:	7dfb      	ldrb	r3, [r7, #23]
 80089ac:	005b      	lsls	r3, r3, #1
 80089ae:	4619      	mov	r1, r3
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	440b      	add	r3, r1
 80089b4:	3237      	adds	r2, #55	; 0x37
 80089b6:	b2d2      	uxtb	r2, r2
 80089b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	011b      	lsls	r3, r3, #4
 80089be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80089c0:	7dfb      	ldrb	r3, [r7, #23]
 80089c2:	005b      	lsls	r3, r3, #1
 80089c4:	3301      	adds	r3, #1
 80089c6:	68ba      	ldr	r2, [r7, #8]
 80089c8:	4413      	add	r3, r2
 80089ca:	2200      	movs	r2, #0
 80089cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80089ce:	7dfb      	ldrb	r3, [r7, #23]
 80089d0:	3301      	adds	r3, #1
 80089d2:	75fb      	strb	r3, [r7, #23]
 80089d4:	7dfa      	ldrb	r2, [r7, #23]
 80089d6:	79fb      	ldrb	r3, [r7, #7]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d3d3      	bcc.n	8008984 <IntToUnicode+0x18>
  }
}
 80089dc:	bf00      	nop
 80089de:	bf00      	nop
 80089e0:	371c      	adds	r7, #28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bc80      	pop	{r7}
 80089e6:	4770      	bx	lr

080089e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b08a      	sub	sp, #40	; 0x28
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089f0:	f107 0314 	add.w	r3, r7, #20
 80089f4:	2200      	movs	r2, #0
 80089f6:	601a      	str	r2, [r3, #0]
 80089f8:	605a      	str	r2, [r3, #4]
 80089fa:	609a      	str	r2, [r3, #8]
 80089fc:	60da      	str	r2, [r3, #12]
 80089fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a08:	d13a      	bne.n	8008a80 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	613b      	str	r3, [r7, #16]
 8008a0e:	4b1e      	ldr	r3, [pc, #120]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a12:	4a1d      	ldr	r2, [pc, #116]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a14:	f043 0301 	orr.w	r3, r3, #1
 8008a18:	6313      	str	r3, [r2, #48]	; 0x30
 8008a1a:	4b1b      	ldr	r3, [pc, #108]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a1e:	f003 0301 	and.w	r3, r3, #1
 8008a22:	613b      	str	r3, [r7, #16]
 8008a24:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA8     ------> USB_OTG_FS_SOF
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_8;
 8008a26:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8008a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a30:	2300      	movs	r3, #0
 8008a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a34:	2303      	movs	r3, #3
 8008a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008a38:	230a      	movs	r3, #10
 8008a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a3c:	f107 0314 	add.w	r3, r7, #20
 8008a40:	4619      	mov	r1, r3
 8008a42:	4812      	ldr	r0, [pc, #72]	; (8008a8c <HAL_PCD_MspInit+0xa4>)
 8008a44:	f7f9 fe7a 	bl	800273c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a48:	4b0f      	ldr	r3, [pc, #60]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a4c:	4a0e      	ldr	r2, [pc, #56]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a52:	6353      	str	r3, [r2, #52]	; 0x34
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]
 8008a58:	4b0b      	ldr	r3, [pc, #44]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a5c:	4a0a      	ldr	r2, [pc, #40]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008a62:	6453      	str	r3, [r2, #68]	; 0x44
 8008a64:	4b08      	ldr	r3, [pc, #32]	; (8008a88 <HAL_PCD_MspInit+0xa0>)
 8008a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008a70:	2200      	movs	r2, #0
 8008a72:	2100      	movs	r1, #0
 8008a74:	2043      	movs	r0, #67	; 0x43
 8008a76:	f7f9 f9c0 	bl	8001dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008a7a:	2043      	movs	r0, #67	; 0x43
 8008a7c:	f7f9 f9d9 	bl	8001e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008a80:	bf00      	nop
 8008a82:	3728      	adds	r7, #40	; 0x28
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	40023800 	.word	0x40023800
 8008a8c:	40020000 	.word	0x40020000

08008a90 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	4610      	mov	r0, r2
 8008aa8:	f7fe fc29 	bl	80072fe <USBD_LL_SetupStage>
}
 8008aac:	bf00      	nop
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	460b      	mov	r3, r1
 8008abe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8008ac6:	78fa      	ldrb	r2, [r7, #3]
 8008ac8:	6879      	ldr	r1, [r7, #4]
 8008aca:	4613      	mov	r3, r2
 8008acc:	00db      	lsls	r3, r3, #3
 8008ace:	1a9b      	subs	r3, r3, r2
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	440b      	add	r3, r1
 8008ad4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	78fb      	ldrb	r3, [r7, #3]
 8008adc:	4619      	mov	r1, r3
 8008ade:	f7fe fc5b 	bl	8007398 <USBD_LL_DataOutStage>
}
 8008ae2:	bf00      	nop
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b082      	sub	sp, #8
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
 8008af2:	460b      	mov	r3, r1
 8008af4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8008afc:	78fa      	ldrb	r2, [r7, #3]
 8008afe:	6879      	ldr	r1, [r7, #4]
 8008b00:	4613      	mov	r3, r2
 8008b02:	00db      	lsls	r3, r3, #3
 8008b04:	1a9b      	subs	r3, r3, r2
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	440b      	add	r3, r1
 8008b0a:	3348      	adds	r3, #72	; 0x48
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	78fb      	ldrb	r3, [r7, #3]
 8008b10:	4619      	mov	r1, r3
 8008b12:	f7fe fcb2 	bl	800747a <USBD_LL_DataInStage>
}
 8008b16:	bf00      	nop
 8008b18:	3708      	adds	r7, #8
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b082      	sub	sp, #8
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7fe fdc2 	bl	80076b6 <USBD_LL_SOF>
}
 8008b32:	bf00      	nop
 8008b34:	3708      	adds	r7, #8
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}

08008b3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b3a:	b580      	push	{r7, lr}
 8008b3c:	b084      	sub	sp, #16
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b42:	2301      	movs	r3, #1
 8008b44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	73fb      	strb	r3, [r7, #15]
 8008b52:	e008      	b.n	8008b66 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d102      	bne.n	8008b62 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	73fb      	strb	r3, [r7, #15]
 8008b60:	e001      	b.n	8008b66 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008b62:	f7f8 fb0b 	bl	800117c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008b6c:	7bfa      	ldrb	r2, [r7, #15]
 8008b6e:	4611      	mov	r1, r2
 8008b70:	4618      	mov	r0, r3
 8008b72:	f7fe fd68 	bl	8007646 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7fe fd21 	bl	80075c4 <USBD_LL_Reset>
}
 8008b82:	bf00      	nop
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
	...

08008b8c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7fe fd62 	bl	8007664 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	6812      	ldr	r2, [r2, #0]
 8008bae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008bb2:	f043 0301 	orr.w	r3, r3, #1
 8008bb6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6a1b      	ldr	r3, [r3, #32]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d005      	beq.n	8008bcc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008bc0:	4b04      	ldr	r3, [pc, #16]	; (8008bd4 <HAL_PCD_SuspendCallback+0x48>)
 8008bc2:	691b      	ldr	r3, [r3, #16]
 8008bc4:	4a03      	ldr	r2, [pc, #12]	; (8008bd4 <HAL_PCD_SuspendCallback+0x48>)
 8008bc6:	f043 0306 	orr.w	r3, r3, #6
 8008bca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008bcc:	bf00      	nop
 8008bce:	3708      	adds	r7, #8
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}
 8008bd4:	e000ed00 	.word	0xe000ed00

08008bd8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7fe fd50 	bl	800768c <USBD_LL_Resume>
}
 8008bec:	bf00      	nop
 8008bee:	3708      	adds	r7, #8
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008c06:	78fa      	ldrb	r2, [r7, #3]
 8008c08:	4611      	mov	r1, r2
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fe fd79 	bl	8007702 <USBD_LL_IsoOUTIncomplete>
}
 8008c10:	bf00      	nop
 8008c12:	3708      	adds	r7, #8
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	460b      	mov	r3, r1
 8008c22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008c2a:	78fa      	ldrb	r2, [r7, #3]
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7fe fd5b 	bl	80076ea <USBD_LL_IsoINIncomplete>
}
 8008c34:	bf00      	nop
 8008c36:	3708      	adds	r7, #8
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fe fd65 	bl	800771a <USBD_LL_DevConnected>
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8008c66:	4618      	mov	r0, r3
 8008c68:	f7fe fd61 	bl	800772e <USBD_LL_DevDisconnected>
}
 8008c6c:	bf00      	nop
 8008c6e:	3708      	adds	r7, #8
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b082      	sub	sp, #8
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d139      	bne.n	8008cf8 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008c84:	4a1f      	ldr	r2, [pc, #124]	; (8008d04 <USBD_LL_Init+0x90>)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a1d      	ldr	r2, [pc, #116]	; (8008d04 <USBD_LL_Init+0x90>)
 8008c90:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c94:	4b1b      	ldr	r3, [pc, #108]	; (8008d04 <USBD_LL_Init+0x90>)
 8008c96:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008c9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008c9c:	4b19      	ldr	r3, [pc, #100]	; (8008d04 <USBD_LL_Init+0x90>)
 8008c9e:	2204      	movs	r2, #4
 8008ca0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008ca2:	4b18      	ldr	r3, [pc, #96]	; (8008d04 <USBD_LL_Init+0x90>)
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008ca8:	4b16      	ldr	r3, [pc, #88]	; (8008d04 <USBD_LL_Init+0x90>)
 8008caa:	2200      	movs	r2, #0
 8008cac:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008cae:	4b15      	ldr	r3, [pc, #84]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cb0:	2202      	movs	r2, #2
 8008cb2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8008cb4:	4b13      	ldr	r3, [pc, #76]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008cba:	4b12      	ldr	r3, [pc, #72]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008cc0:	4b10      	ldr	r3, [pc, #64]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008cc6:	4b0f      	ldr	r3, [pc, #60]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cc8:	2200      	movs	r2, #0
 8008cca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008ccc:	480d      	ldr	r0, [pc, #52]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cce:	f7fa f802 	bl	8002cd6 <HAL_PCD_Init>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8008cd8:	f7f8 fa50 	bl	800117c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008cdc:	2180      	movs	r1, #128	; 0x80
 8008cde:	4809      	ldr	r0, [pc, #36]	; (8008d04 <USBD_LL_Init+0x90>)
 8008ce0:	f7fb f93e 	bl	8003f60 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008ce4:	2240      	movs	r2, #64	; 0x40
 8008ce6:	2100      	movs	r1, #0
 8008ce8:	4806      	ldr	r0, [pc, #24]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cea:	f7fb f8f3 	bl	8003ed4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008cee:	2280      	movs	r2, #128	; 0x80
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	4804      	ldr	r0, [pc, #16]	; (8008d04 <USBD_LL_Init+0x90>)
 8008cf4:	f7fb f8ee 	bl	8003ed4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3708      	adds	r7, #8
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	2000143c 	.word	0x2000143c

08008d08 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d10:	2300      	movs	r3, #0
 8008d12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d14:	2300      	movs	r3, #0
 8008d16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7fa f8f6 	bl	8002f10 <HAL_PCD_Start>
 8008d24:	4603      	mov	r3, r0
 8008d26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d28:	7bfb      	ldrb	r3, [r7, #15]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f000 f92e 	bl	8008f8c <USBD_Get_USB_Status>
 8008d30:	4603      	mov	r3, r0
 8008d32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d34:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}

08008d3e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d3e:	b580      	push	{r7, lr}
 8008d40:	b084      	sub	sp, #16
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
 8008d46:	4608      	mov	r0, r1
 8008d48:	4611      	mov	r1, r2
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	70fb      	strb	r3, [r7, #3]
 8008d50:	460b      	mov	r3, r1
 8008d52:	70bb      	strb	r3, [r7, #2]
 8008d54:	4613      	mov	r3, r2
 8008d56:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008d66:	78bb      	ldrb	r3, [r7, #2]
 8008d68:	883a      	ldrh	r2, [r7, #0]
 8008d6a:	78f9      	ldrb	r1, [r7, #3]
 8008d6c:	f7fa fcbb 	bl	80036e6 <HAL_PCD_EP_Open>
 8008d70:	4603      	mov	r3, r0
 8008d72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d74:	7bfb      	ldrb	r3, [r7, #15]
 8008d76:	4618      	mov	r0, r3
 8008d78:	f000 f908 	bl	8008f8c <USBD_Get_USB_Status>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d80:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3710      	adds	r7, #16
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b084      	sub	sp, #16
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
 8008d92:	460b      	mov	r3, r1
 8008d94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d96:	2300      	movs	r3, #0
 8008d98:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008da4:	78fa      	ldrb	r2, [r7, #3]
 8008da6:	4611      	mov	r1, r2
 8008da8:	4618      	mov	r0, r3
 8008daa:	f7fa fd04 	bl	80037b6 <HAL_PCD_EP_Close>
 8008dae:	4603      	mov	r3, r0
 8008db0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
 8008db4:	4618      	mov	r0, r3
 8008db6:	f000 f8e9 	bl	8008f8c <USBD_Get_USB_Status>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dbe:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3710      	adds	r7, #16
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}

08008dc8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008de2:	78fa      	ldrb	r2, [r7, #3]
 8008de4:	4611      	mov	r1, r2
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7fa fddb 	bl	80039a2 <HAL_PCD_EP_SetStall>
 8008dec:	4603      	mov	r3, r0
 8008dee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
 8008df2:	4618      	mov	r0, r3
 8008df4:	f000 f8ca 	bl	8008f8c <USBD_Get_USB_Status>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
 8008e0e:	460b      	mov	r3, r1
 8008e10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e12:	2300      	movs	r3, #0
 8008e14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e20:	78fa      	ldrb	r2, [r7, #3]
 8008e22:	4611      	mov	r1, r2
 8008e24:	4618      	mov	r0, r3
 8008e26:	f7fa fe20 	bl	8003a6a <HAL_PCD_EP_ClrStall>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e2e:	7bfb      	ldrb	r3, [r7, #15]
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 f8ab 	bl	8008f8c <USBD_Get_USB_Status>
 8008e36:	4603      	mov	r3, r0
 8008e38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3710      	adds	r7, #16
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b085      	sub	sp, #20
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	460b      	mov	r3, r1
 8008e4e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e56:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008e58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	da0b      	bge.n	8008e78 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e66:	68f9      	ldr	r1, [r7, #12]
 8008e68:	4613      	mov	r3, r2
 8008e6a:	00db      	lsls	r3, r3, #3
 8008e6c:	1a9b      	subs	r3, r3, r2
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	440b      	add	r3, r1
 8008e72:	333e      	adds	r3, #62	; 0x3e
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	e00b      	b.n	8008e90 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008e78:	78fb      	ldrb	r3, [r7, #3]
 8008e7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e7e:	68f9      	ldr	r1, [r7, #12]
 8008e80:	4613      	mov	r3, r2
 8008e82:	00db      	lsls	r3, r3, #3
 8008e84:	1a9b      	subs	r3, r3, r2
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	440b      	add	r3, r1
 8008e8a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008e8e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3714      	adds	r7, #20
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bc80      	pop	{r7}
 8008e98:	4770      	bx	lr

08008e9a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b084      	sub	sp, #16
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008eb4:	78fa      	ldrb	r2, [r7, #3]
 8008eb6:	4611      	mov	r1, r2
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f7fa fbef 	bl	800369c <HAL_PCD_SetAddress>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ec2:	7bfb      	ldrb	r3, [r7, #15]
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f000 f861 	bl	8008f8c <USBD_Get_USB_Status>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ece:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3710      	adds	r7, #16
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b086      	sub	sp, #24
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	607a      	str	r2, [r7, #4]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	72fb      	strb	r3, [r7, #11]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eec:	2300      	movs	r3, #0
 8008eee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008efa:	893b      	ldrh	r3, [r7, #8]
 8008efc:	7af9      	ldrb	r1, [r7, #11]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	f7fa fd05 	bl	800390e <HAL_PCD_EP_Transmit>
 8008f04:	4603      	mov	r3, r0
 8008f06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f08:	7dfb      	ldrb	r3, [r7, #23]
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f000 f83e 	bl	8008f8c <USBD_Get_USB_Status>
 8008f10:	4603      	mov	r3, r0
 8008f12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f14:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b086      	sub	sp, #24
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	60f8      	str	r0, [r7, #12]
 8008f26:	607a      	str	r2, [r7, #4]
 8008f28:	461a      	mov	r2, r3
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	72fb      	strb	r3, [r7, #11]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008f40:	893b      	ldrh	r3, [r7, #8]
 8008f42:	7af9      	ldrb	r1, [r7, #11]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	f7fa fc80 	bl	800384a <HAL_PCD_EP_Receive>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f4e:	7dfb      	ldrb	r3, [r7, #23]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 f81b 	bl	8008f8c <USBD_Get_USB_Status>
 8008f56:	4603      	mov	r3, r0
 8008f58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f5a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f76:	78fa      	ldrb	r2, [r7, #3]
 8008f78:	4611      	mov	r1, r2
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7fa fcb0 	bl	80038e0 <HAL_PCD_EP_GetRxCount>
 8008f80:	4603      	mov	r3, r0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3708      	adds	r7, #8
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
	...

08008f8c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	4603      	mov	r3, r0
 8008f94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f96:	2300      	movs	r3, #0
 8008f98:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f9a:	79fb      	ldrb	r3, [r7, #7]
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d817      	bhi.n	8008fd0 <USBD_Get_USB_Status+0x44>
 8008fa0:	a201      	add	r2, pc, #4	; (adr r2, 8008fa8 <USBD_Get_USB_Status+0x1c>)
 8008fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa6:	bf00      	nop
 8008fa8:	08008fb9 	.word	0x08008fb9
 8008fac:	08008fbf 	.word	0x08008fbf
 8008fb0:	08008fc5 	.word	0x08008fc5
 8008fb4:	08008fcb 	.word	0x08008fcb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	73fb      	strb	r3, [r7, #15]
    break;
 8008fbc:	e00b      	b.n	8008fd6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	73fb      	strb	r3, [r7, #15]
    break;
 8008fc2:	e008      	b.n	8008fd6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	73fb      	strb	r3, [r7, #15]
    break;
 8008fc8:	e005      	b.n	8008fd6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008fca:	2302      	movs	r3, #2
 8008fcc:	73fb      	strb	r3, [r7, #15]
    break;
 8008fce:	e002      	b.n	8008fd6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008fd0:	2302      	movs	r3, #2
 8008fd2:	73fb      	strb	r3, [r7, #15]
    break;
 8008fd4:	bf00      	nop
  }
  return usb_status;
 8008fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3714      	adds	r7, #20
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bc80      	pop	{r7}
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop

08008fe4 <main>:

#include "main.h"


int main(void)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	af00      	add	r7, sp, #0
  hwInit();
 8008fe8:	f7f8 fd6e 	bl	8001ac8 <hwInit>
  apInit();
 8008fec:	f7f7 ffb4 	bl	8000f58 <apInit>
  apMain();
 8008ff0:	f7f7 ffc0 	bl	8000f74 <apMain>

  return 0;
 8008ff4:	2300      	movs	r3, #0
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	bd80      	pop	{r7, pc}
	...

08008ffc <__errno>:
 8008ffc:	4b01      	ldr	r3, [pc, #4]	; (8009004 <__errno+0x8>)
 8008ffe:	6818      	ldr	r0, [r3, #0]
 8009000:	4770      	bx	lr
 8009002:	bf00      	nop
 8009004:	200001a8 	.word	0x200001a8

08009008 <__libc_init_array>:
 8009008:	b570      	push	{r4, r5, r6, lr}
 800900a:	2600      	movs	r6, #0
 800900c:	4d0c      	ldr	r5, [pc, #48]	; (8009040 <__libc_init_array+0x38>)
 800900e:	4c0d      	ldr	r4, [pc, #52]	; (8009044 <__libc_init_array+0x3c>)
 8009010:	1b64      	subs	r4, r4, r5
 8009012:	10a4      	asrs	r4, r4, #2
 8009014:	42a6      	cmp	r6, r4
 8009016:	d109      	bne.n	800902c <__libc_init_array+0x24>
 8009018:	f004 fc94 	bl	800d944 <_init>
 800901c:	2600      	movs	r6, #0
 800901e:	4d0a      	ldr	r5, [pc, #40]	; (8009048 <__libc_init_array+0x40>)
 8009020:	4c0a      	ldr	r4, [pc, #40]	; (800904c <__libc_init_array+0x44>)
 8009022:	1b64      	subs	r4, r4, r5
 8009024:	10a4      	asrs	r4, r4, #2
 8009026:	42a6      	cmp	r6, r4
 8009028:	d105      	bne.n	8009036 <__libc_init_array+0x2e>
 800902a:	bd70      	pop	{r4, r5, r6, pc}
 800902c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009030:	4798      	blx	r3
 8009032:	3601      	adds	r6, #1
 8009034:	e7ee      	b.n	8009014 <__libc_init_array+0xc>
 8009036:	f855 3b04 	ldr.w	r3, [r5], #4
 800903a:	4798      	blx	r3
 800903c:	3601      	adds	r6, #1
 800903e:	e7f2      	b.n	8009026 <__libc_init_array+0x1e>
 8009040:	0800deac 	.word	0x0800deac
 8009044:	0800deac 	.word	0x0800deac
 8009048:	0800deac 	.word	0x0800deac
 800904c:	0800deb0 	.word	0x0800deb0

08009050 <malloc>:
 8009050:	4b02      	ldr	r3, [pc, #8]	; (800905c <malloc+0xc>)
 8009052:	4601      	mov	r1, r0
 8009054:	6818      	ldr	r0, [r3, #0]
 8009056:	f000 b87b 	b.w	8009150 <_malloc_r>
 800905a:	bf00      	nop
 800905c:	200001a8 	.word	0x200001a8

08009060 <free>:
 8009060:	4b02      	ldr	r3, [pc, #8]	; (800906c <free+0xc>)
 8009062:	4601      	mov	r1, r0
 8009064:	6818      	ldr	r0, [r3, #0]
 8009066:	f000 b80b 	b.w	8009080 <_free_r>
 800906a:	bf00      	nop
 800906c:	200001a8 	.word	0x200001a8

08009070 <memset>:
 8009070:	4603      	mov	r3, r0
 8009072:	4402      	add	r2, r0
 8009074:	4293      	cmp	r3, r2
 8009076:	d100      	bne.n	800907a <memset+0xa>
 8009078:	4770      	bx	lr
 800907a:	f803 1b01 	strb.w	r1, [r3], #1
 800907e:	e7f9      	b.n	8009074 <memset+0x4>

08009080 <_free_r>:
 8009080:	b538      	push	{r3, r4, r5, lr}
 8009082:	4605      	mov	r5, r0
 8009084:	2900      	cmp	r1, #0
 8009086:	d040      	beq.n	800910a <_free_r+0x8a>
 8009088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800908c:	1f0c      	subs	r4, r1, #4
 800908e:	2b00      	cmp	r3, #0
 8009090:	bfb8      	it	lt
 8009092:	18e4      	addlt	r4, r4, r3
 8009094:	f003 f84e 	bl	800c134 <__malloc_lock>
 8009098:	4a1c      	ldr	r2, [pc, #112]	; (800910c <_free_r+0x8c>)
 800909a:	6813      	ldr	r3, [r2, #0]
 800909c:	b933      	cbnz	r3, 80090ac <_free_r+0x2c>
 800909e:	6063      	str	r3, [r4, #4]
 80090a0:	6014      	str	r4, [r2, #0]
 80090a2:	4628      	mov	r0, r5
 80090a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090a8:	f003 b84a 	b.w	800c140 <__malloc_unlock>
 80090ac:	42a3      	cmp	r3, r4
 80090ae:	d908      	bls.n	80090c2 <_free_r+0x42>
 80090b0:	6820      	ldr	r0, [r4, #0]
 80090b2:	1821      	adds	r1, r4, r0
 80090b4:	428b      	cmp	r3, r1
 80090b6:	bf01      	itttt	eq
 80090b8:	6819      	ldreq	r1, [r3, #0]
 80090ba:	685b      	ldreq	r3, [r3, #4]
 80090bc:	1809      	addeq	r1, r1, r0
 80090be:	6021      	streq	r1, [r4, #0]
 80090c0:	e7ed      	b.n	800909e <_free_r+0x1e>
 80090c2:	461a      	mov	r2, r3
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	b10b      	cbz	r3, 80090cc <_free_r+0x4c>
 80090c8:	42a3      	cmp	r3, r4
 80090ca:	d9fa      	bls.n	80090c2 <_free_r+0x42>
 80090cc:	6811      	ldr	r1, [r2, #0]
 80090ce:	1850      	adds	r0, r2, r1
 80090d0:	42a0      	cmp	r0, r4
 80090d2:	d10b      	bne.n	80090ec <_free_r+0x6c>
 80090d4:	6820      	ldr	r0, [r4, #0]
 80090d6:	4401      	add	r1, r0
 80090d8:	1850      	adds	r0, r2, r1
 80090da:	4283      	cmp	r3, r0
 80090dc:	6011      	str	r1, [r2, #0]
 80090de:	d1e0      	bne.n	80090a2 <_free_r+0x22>
 80090e0:	6818      	ldr	r0, [r3, #0]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	4401      	add	r1, r0
 80090e6:	6011      	str	r1, [r2, #0]
 80090e8:	6053      	str	r3, [r2, #4]
 80090ea:	e7da      	b.n	80090a2 <_free_r+0x22>
 80090ec:	d902      	bls.n	80090f4 <_free_r+0x74>
 80090ee:	230c      	movs	r3, #12
 80090f0:	602b      	str	r3, [r5, #0]
 80090f2:	e7d6      	b.n	80090a2 <_free_r+0x22>
 80090f4:	6820      	ldr	r0, [r4, #0]
 80090f6:	1821      	adds	r1, r4, r0
 80090f8:	428b      	cmp	r3, r1
 80090fa:	bf01      	itttt	eq
 80090fc:	6819      	ldreq	r1, [r3, #0]
 80090fe:	685b      	ldreq	r3, [r3, #4]
 8009100:	1809      	addeq	r1, r1, r0
 8009102:	6021      	streq	r1, [r4, #0]
 8009104:	6063      	str	r3, [r4, #4]
 8009106:	6054      	str	r4, [r2, #4]
 8009108:	e7cb      	b.n	80090a2 <_free_r+0x22>
 800910a:	bd38      	pop	{r3, r4, r5, pc}
 800910c:	2000183c 	.word	0x2000183c

08009110 <sbrk_aligned>:
 8009110:	b570      	push	{r4, r5, r6, lr}
 8009112:	4e0e      	ldr	r6, [pc, #56]	; (800914c <sbrk_aligned+0x3c>)
 8009114:	460c      	mov	r4, r1
 8009116:	6831      	ldr	r1, [r6, #0]
 8009118:	4605      	mov	r5, r0
 800911a:	b911      	cbnz	r1, 8009122 <sbrk_aligned+0x12>
 800911c:	f000 fefa 	bl	8009f14 <_sbrk_r>
 8009120:	6030      	str	r0, [r6, #0]
 8009122:	4621      	mov	r1, r4
 8009124:	4628      	mov	r0, r5
 8009126:	f000 fef5 	bl	8009f14 <_sbrk_r>
 800912a:	1c43      	adds	r3, r0, #1
 800912c:	d00a      	beq.n	8009144 <sbrk_aligned+0x34>
 800912e:	1cc4      	adds	r4, r0, #3
 8009130:	f024 0403 	bic.w	r4, r4, #3
 8009134:	42a0      	cmp	r0, r4
 8009136:	d007      	beq.n	8009148 <sbrk_aligned+0x38>
 8009138:	1a21      	subs	r1, r4, r0
 800913a:	4628      	mov	r0, r5
 800913c:	f000 feea 	bl	8009f14 <_sbrk_r>
 8009140:	3001      	adds	r0, #1
 8009142:	d101      	bne.n	8009148 <sbrk_aligned+0x38>
 8009144:	f04f 34ff 	mov.w	r4, #4294967295
 8009148:	4620      	mov	r0, r4
 800914a:	bd70      	pop	{r4, r5, r6, pc}
 800914c:	20001840 	.word	0x20001840

08009150 <_malloc_r>:
 8009150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009154:	1ccd      	adds	r5, r1, #3
 8009156:	f025 0503 	bic.w	r5, r5, #3
 800915a:	3508      	adds	r5, #8
 800915c:	2d0c      	cmp	r5, #12
 800915e:	bf38      	it	cc
 8009160:	250c      	movcc	r5, #12
 8009162:	2d00      	cmp	r5, #0
 8009164:	4607      	mov	r7, r0
 8009166:	db01      	blt.n	800916c <_malloc_r+0x1c>
 8009168:	42a9      	cmp	r1, r5
 800916a:	d905      	bls.n	8009178 <_malloc_r+0x28>
 800916c:	230c      	movs	r3, #12
 800916e:	2600      	movs	r6, #0
 8009170:	603b      	str	r3, [r7, #0]
 8009172:	4630      	mov	r0, r6
 8009174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009178:	4e2e      	ldr	r6, [pc, #184]	; (8009234 <_malloc_r+0xe4>)
 800917a:	f002 ffdb 	bl	800c134 <__malloc_lock>
 800917e:	6833      	ldr	r3, [r6, #0]
 8009180:	461c      	mov	r4, r3
 8009182:	bb34      	cbnz	r4, 80091d2 <_malloc_r+0x82>
 8009184:	4629      	mov	r1, r5
 8009186:	4638      	mov	r0, r7
 8009188:	f7ff ffc2 	bl	8009110 <sbrk_aligned>
 800918c:	1c43      	adds	r3, r0, #1
 800918e:	4604      	mov	r4, r0
 8009190:	d14d      	bne.n	800922e <_malloc_r+0xde>
 8009192:	6834      	ldr	r4, [r6, #0]
 8009194:	4626      	mov	r6, r4
 8009196:	2e00      	cmp	r6, #0
 8009198:	d140      	bne.n	800921c <_malloc_r+0xcc>
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	4631      	mov	r1, r6
 800919e:	4638      	mov	r0, r7
 80091a0:	eb04 0803 	add.w	r8, r4, r3
 80091a4:	f000 feb6 	bl	8009f14 <_sbrk_r>
 80091a8:	4580      	cmp	r8, r0
 80091aa:	d13a      	bne.n	8009222 <_malloc_r+0xd2>
 80091ac:	6821      	ldr	r1, [r4, #0]
 80091ae:	3503      	adds	r5, #3
 80091b0:	1a6d      	subs	r5, r5, r1
 80091b2:	f025 0503 	bic.w	r5, r5, #3
 80091b6:	3508      	adds	r5, #8
 80091b8:	2d0c      	cmp	r5, #12
 80091ba:	bf38      	it	cc
 80091bc:	250c      	movcc	r5, #12
 80091be:	4638      	mov	r0, r7
 80091c0:	4629      	mov	r1, r5
 80091c2:	f7ff ffa5 	bl	8009110 <sbrk_aligned>
 80091c6:	3001      	adds	r0, #1
 80091c8:	d02b      	beq.n	8009222 <_malloc_r+0xd2>
 80091ca:	6823      	ldr	r3, [r4, #0]
 80091cc:	442b      	add	r3, r5
 80091ce:	6023      	str	r3, [r4, #0]
 80091d0:	e00e      	b.n	80091f0 <_malloc_r+0xa0>
 80091d2:	6822      	ldr	r2, [r4, #0]
 80091d4:	1b52      	subs	r2, r2, r5
 80091d6:	d41e      	bmi.n	8009216 <_malloc_r+0xc6>
 80091d8:	2a0b      	cmp	r2, #11
 80091da:	d916      	bls.n	800920a <_malloc_r+0xba>
 80091dc:	1961      	adds	r1, r4, r5
 80091de:	42a3      	cmp	r3, r4
 80091e0:	6025      	str	r5, [r4, #0]
 80091e2:	bf18      	it	ne
 80091e4:	6059      	strne	r1, [r3, #4]
 80091e6:	6863      	ldr	r3, [r4, #4]
 80091e8:	bf08      	it	eq
 80091ea:	6031      	streq	r1, [r6, #0]
 80091ec:	5162      	str	r2, [r4, r5]
 80091ee:	604b      	str	r3, [r1, #4]
 80091f0:	4638      	mov	r0, r7
 80091f2:	f104 060b 	add.w	r6, r4, #11
 80091f6:	f002 ffa3 	bl	800c140 <__malloc_unlock>
 80091fa:	f026 0607 	bic.w	r6, r6, #7
 80091fe:	1d23      	adds	r3, r4, #4
 8009200:	1af2      	subs	r2, r6, r3
 8009202:	d0b6      	beq.n	8009172 <_malloc_r+0x22>
 8009204:	1b9b      	subs	r3, r3, r6
 8009206:	50a3      	str	r3, [r4, r2]
 8009208:	e7b3      	b.n	8009172 <_malloc_r+0x22>
 800920a:	6862      	ldr	r2, [r4, #4]
 800920c:	42a3      	cmp	r3, r4
 800920e:	bf0c      	ite	eq
 8009210:	6032      	streq	r2, [r6, #0]
 8009212:	605a      	strne	r2, [r3, #4]
 8009214:	e7ec      	b.n	80091f0 <_malloc_r+0xa0>
 8009216:	4623      	mov	r3, r4
 8009218:	6864      	ldr	r4, [r4, #4]
 800921a:	e7b2      	b.n	8009182 <_malloc_r+0x32>
 800921c:	4634      	mov	r4, r6
 800921e:	6876      	ldr	r6, [r6, #4]
 8009220:	e7b9      	b.n	8009196 <_malloc_r+0x46>
 8009222:	230c      	movs	r3, #12
 8009224:	4638      	mov	r0, r7
 8009226:	603b      	str	r3, [r7, #0]
 8009228:	f002 ff8a 	bl	800c140 <__malloc_unlock>
 800922c:	e7a1      	b.n	8009172 <_malloc_r+0x22>
 800922e:	6025      	str	r5, [r4, #0]
 8009230:	e7de      	b.n	80091f0 <_malloc_r+0xa0>
 8009232:	bf00      	nop
 8009234:	2000183c 	.word	0x2000183c

08009238 <__cvt>:
 8009238:	2b00      	cmp	r3, #0
 800923a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800923e:	461f      	mov	r7, r3
 8009240:	bfbb      	ittet	lt
 8009242:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009246:	461f      	movlt	r7, r3
 8009248:	2300      	movge	r3, #0
 800924a:	232d      	movlt	r3, #45	; 0x2d
 800924c:	b088      	sub	sp, #32
 800924e:	4614      	mov	r4, r2
 8009250:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009252:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009254:	7013      	strb	r3, [r2, #0]
 8009256:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009258:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800925c:	f023 0820 	bic.w	r8, r3, #32
 8009260:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009264:	d005      	beq.n	8009272 <__cvt+0x3a>
 8009266:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800926a:	d100      	bne.n	800926e <__cvt+0x36>
 800926c:	3501      	adds	r5, #1
 800926e:	2302      	movs	r3, #2
 8009270:	e000      	b.n	8009274 <__cvt+0x3c>
 8009272:	2303      	movs	r3, #3
 8009274:	aa07      	add	r2, sp, #28
 8009276:	9204      	str	r2, [sp, #16]
 8009278:	aa06      	add	r2, sp, #24
 800927a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800927e:	e9cd 3500 	strd	r3, r5, [sp]
 8009282:	4622      	mov	r2, r4
 8009284:	463b      	mov	r3, r7
 8009286:	f001 fdcf 	bl	800ae28 <_dtoa_r>
 800928a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800928e:	4606      	mov	r6, r0
 8009290:	d102      	bne.n	8009298 <__cvt+0x60>
 8009292:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009294:	07db      	lsls	r3, r3, #31
 8009296:	d522      	bpl.n	80092de <__cvt+0xa6>
 8009298:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800929c:	eb06 0905 	add.w	r9, r6, r5
 80092a0:	d110      	bne.n	80092c4 <__cvt+0x8c>
 80092a2:	7833      	ldrb	r3, [r6, #0]
 80092a4:	2b30      	cmp	r3, #48	; 0x30
 80092a6:	d10a      	bne.n	80092be <__cvt+0x86>
 80092a8:	2200      	movs	r2, #0
 80092aa:	2300      	movs	r3, #0
 80092ac:	4620      	mov	r0, r4
 80092ae:	4639      	mov	r1, r7
 80092b0:	f7f7 fbb6 	bl	8000a20 <__aeabi_dcmpeq>
 80092b4:	b918      	cbnz	r0, 80092be <__cvt+0x86>
 80092b6:	f1c5 0501 	rsb	r5, r5, #1
 80092ba:	f8ca 5000 	str.w	r5, [sl]
 80092be:	f8da 3000 	ldr.w	r3, [sl]
 80092c2:	4499      	add	r9, r3
 80092c4:	2200      	movs	r2, #0
 80092c6:	2300      	movs	r3, #0
 80092c8:	4620      	mov	r0, r4
 80092ca:	4639      	mov	r1, r7
 80092cc:	f7f7 fba8 	bl	8000a20 <__aeabi_dcmpeq>
 80092d0:	b108      	cbz	r0, 80092d6 <__cvt+0x9e>
 80092d2:	f8cd 901c 	str.w	r9, [sp, #28]
 80092d6:	2230      	movs	r2, #48	; 0x30
 80092d8:	9b07      	ldr	r3, [sp, #28]
 80092da:	454b      	cmp	r3, r9
 80092dc:	d307      	bcc.n	80092ee <__cvt+0xb6>
 80092de:	4630      	mov	r0, r6
 80092e0:	9b07      	ldr	r3, [sp, #28]
 80092e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80092e4:	1b9b      	subs	r3, r3, r6
 80092e6:	6013      	str	r3, [r2, #0]
 80092e8:	b008      	add	sp, #32
 80092ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ee:	1c59      	adds	r1, r3, #1
 80092f0:	9107      	str	r1, [sp, #28]
 80092f2:	701a      	strb	r2, [r3, #0]
 80092f4:	e7f0      	b.n	80092d8 <__cvt+0xa0>

080092f6 <__exponent>:
 80092f6:	4603      	mov	r3, r0
 80092f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092fa:	2900      	cmp	r1, #0
 80092fc:	f803 2b02 	strb.w	r2, [r3], #2
 8009300:	bfb6      	itet	lt
 8009302:	222d      	movlt	r2, #45	; 0x2d
 8009304:	222b      	movge	r2, #43	; 0x2b
 8009306:	4249      	neglt	r1, r1
 8009308:	2909      	cmp	r1, #9
 800930a:	7042      	strb	r2, [r0, #1]
 800930c:	dd2b      	ble.n	8009366 <__exponent+0x70>
 800930e:	f10d 0407 	add.w	r4, sp, #7
 8009312:	46a4      	mov	ip, r4
 8009314:	270a      	movs	r7, #10
 8009316:	fb91 f6f7 	sdiv	r6, r1, r7
 800931a:	460a      	mov	r2, r1
 800931c:	46a6      	mov	lr, r4
 800931e:	fb07 1516 	mls	r5, r7, r6, r1
 8009322:	2a63      	cmp	r2, #99	; 0x63
 8009324:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8009328:	4631      	mov	r1, r6
 800932a:	f104 34ff 	add.w	r4, r4, #4294967295
 800932e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009332:	dcf0      	bgt.n	8009316 <__exponent+0x20>
 8009334:	3130      	adds	r1, #48	; 0x30
 8009336:	f1ae 0502 	sub.w	r5, lr, #2
 800933a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800933e:	4629      	mov	r1, r5
 8009340:	1c44      	adds	r4, r0, #1
 8009342:	4561      	cmp	r1, ip
 8009344:	d30a      	bcc.n	800935c <__exponent+0x66>
 8009346:	f10d 0209 	add.w	r2, sp, #9
 800934a:	eba2 020e 	sub.w	r2, r2, lr
 800934e:	4565      	cmp	r5, ip
 8009350:	bf88      	it	hi
 8009352:	2200      	movhi	r2, #0
 8009354:	4413      	add	r3, r2
 8009356:	1a18      	subs	r0, r3, r0
 8009358:	b003      	add	sp, #12
 800935a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800935c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009360:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009364:	e7ed      	b.n	8009342 <__exponent+0x4c>
 8009366:	2330      	movs	r3, #48	; 0x30
 8009368:	3130      	adds	r1, #48	; 0x30
 800936a:	7083      	strb	r3, [r0, #2]
 800936c:	70c1      	strb	r1, [r0, #3]
 800936e:	1d03      	adds	r3, r0, #4
 8009370:	e7f1      	b.n	8009356 <__exponent+0x60>
	...

08009374 <_printf_float>:
 8009374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009378:	b091      	sub	sp, #68	; 0x44
 800937a:	460c      	mov	r4, r1
 800937c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009380:	4616      	mov	r6, r2
 8009382:	461f      	mov	r7, r3
 8009384:	4605      	mov	r5, r0
 8009386:	f002 fea3 	bl	800c0d0 <_localeconv_r>
 800938a:	6803      	ldr	r3, [r0, #0]
 800938c:	4618      	mov	r0, r3
 800938e:	9309      	str	r3, [sp, #36]	; 0x24
 8009390:	f7f6 ff1a 	bl	80001c8 <strlen>
 8009394:	2300      	movs	r3, #0
 8009396:	930e      	str	r3, [sp, #56]	; 0x38
 8009398:	f8d8 3000 	ldr.w	r3, [r8]
 800939c:	900a      	str	r0, [sp, #40]	; 0x28
 800939e:	3307      	adds	r3, #7
 80093a0:	f023 0307 	bic.w	r3, r3, #7
 80093a4:	f103 0208 	add.w	r2, r3, #8
 80093a8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80093ac:	f8d4 b000 	ldr.w	fp, [r4]
 80093b0:	f8c8 2000 	str.w	r2, [r8]
 80093b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80093bc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80093c0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80093c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80093c6:	f04f 32ff 	mov.w	r2, #4294967295
 80093ca:	4640      	mov	r0, r8
 80093cc:	4b9c      	ldr	r3, [pc, #624]	; (8009640 <_printf_float+0x2cc>)
 80093ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80093d0:	f7f7 fb58 	bl	8000a84 <__aeabi_dcmpun>
 80093d4:	bb70      	cbnz	r0, 8009434 <_printf_float+0xc0>
 80093d6:	f04f 32ff 	mov.w	r2, #4294967295
 80093da:	4640      	mov	r0, r8
 80093dc:	4b98      	ldr	r3, [pc, #608]	; (8009640 <_printf_float+0x2cc>)
 80093de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80093e0:	f7f7 fb32 	bl	8000a48 <__aeabi_dcmple>
 80093e4:	bb30      	cbnz	r0, 8009434 <_printf_float+0xc0>
 80093e6:	2200      	movs	r2, #0
 80093e8:	2300      	movs	r3, #0
 80093ea:	4640      	mov	r0, r8
 80093ec:	4651      	mov	r1, sl
 80093ee:	f7f7 fb21 	bl	8000a34 <__aeabi_dcmplt>
 80093f2:	b110      	cbz	r0, 80093fa <_printf_float+0x86>
 80093f4:	232d      	movs	r3, #45	; 0x2d
 80093f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093fa:	4b92      	ldr	r3, [pc, #584]	; (8009644 <_printf_float+0x2d0>)
 80093fc:	4892      	ldr	r0, [pc, #584]	; (8009648 <_printf_float+0x2d4>)
 80093fe:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009402:	bf94      	ite	ls
 8009404:	4698      	movls	r8, r3
 8009406:	4680      	movhi	r8, r0
 8009408:	2303      	movs	r3, #3
 800940a:	f04f 0a00 	mov.w	sl, #0
 800940e:	6123      	str	r3, [r4, #16]
 8009410:	f02b 0304 	bic.w	r3, fp, #4
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	4633      	mov	r3, r6
 8009418:	4621      	mov	r1, r4
 800941a:	4628      	mov	r0, r5
 800941c:	9700      	str	r7, [sp, #0]
 800941e:	aa0f      	add	r2, sp, #60	; 0x3c
 8009420:	f000 f9d4 	bl	80097cc <_printf_common>
 8009424:	3001      	adds	r0, #1
 8009426:	f040 8090 	bne.w	800954a <_printf_float+0x1d6>
 800942a:	f04f 30ff 	mov.w	r0, #4294967295
 800942e:	b011      	add	sp, #68	; 0x44
 8009430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009434:	4642      	mov	r2, r8
 8009436:	4653      	mov	r3, sl
 8009438:	4640      	mov	r0, r8
 800943a:	4651      	mov	r1, sl
 800943c:	f7f7 fb22 	bl	8000a84 <__aeabi_dcmpun>
 8009440:	b148      	cbz	r0, 8009456 <_printf_float+0xe2>
 8009442:	f1ba 0f00 	cmp.w	sl, #0
 8009446:	bfb8      	it	lt
 8009448:	232d      	movlt	r3, #45	; 0x2d
 800944a:	4880      	ldr	r0, [pc, #512]	; (800964c <_printf_float+0x2d8>)
 800944c:	bfb8      	it	lt
 800944e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009452:	4b7f      	ldr	r3, [pc, #508]	; (8009650 <_printf_float+0x2dc>)
 8009454:	e7d3      	b.n	80093fe <_printf_float+0x8a>
 8009456:	6863      	ldr	r3, [r4, #4]
 8009458:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800945c:	1c5a      	adds	r2, r3, #1
 800945e:	d142      	bne.n	80094e6 <_printf_float+0x172>
 8009460:	2306      	movs	r3, #6
 8009462:	6063      	str	r3, [r4, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	9206      	str	r2, [sp, #24]
 8009468:	aa0e      	add	r2, sp, #56	; 0x38
 800946a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800946e:	aa0d      	add	r2, sp, #52	; 0x34
 8009470:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009474:	9203      	str	r2, [sp, #12]
 8009476:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800947a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800947e:	6023      	str	r3, [r4, #0]
 8009480:	6863      	ldr	r3, [r4, #4]
 8009482:	4642      	mov	r2, r8
 8009484:	9300      	str	r3, [sp, #0]
 8009486:	4628      	mov	r0, r5
 8009488:	4653      	mov	r3, sl
 800948a:	910b      	str	r1, [sp, #44]	; 0x2c
 800948c:	f7ff fed4 	bl	8009238 <__cvt>
 8009490:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009492:	4680      	mov	r8, r0
 8009494:	2947      	cmp	r1, #71	; 0x47
 8009496:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009498:	d108      	bne.n	80094ac <_printf_float+0x138>
 800949a:	1cc8      	adds	r0, r1, #3
 800949c:	db02      	blt.n	80094a4 <_printf_float+0x130>
 800949e:	6863      	ldr	r3, [r4, #4]
 80094a0:	4299      	cmp	r1, r3
 80094a2:	dd40      	ble.n	8009526 <_printf_float+0x1b2>
 80094a4:	f1a9 0902 	sub.w	r9, r9, #2
 80094a8:	fa5f f989 	uxtb.w	r9, r9
 80094ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80094b0:	d81f      	bhi.n	80094f2 <_printf_float+0x17e>
 80094b2:	464a      	mov	r2, r9
 80094b4:	3901      	subs	r1, #1
 80094b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80094ba:	910d      	str	r1, [sp, #52]	; 0x34
 80094bc:	f7ff ff1b 	bl	80092f6 <__exponent>
 80094c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094c2:	4682      	mov	sl, r0
 80094c4:	1813      	adds	r3, r2, r0
 80094c6:	2a01      	cmp	r2, #1
 80094c8:	6123      	str	r3, [r4, #16]
 80094ca:	dc02      	bgt.n	80094d2 <_printf_float+0x15e>
 80094cc:	6822      	ldr	r2, [r4, #0]
 80094ce:	07d2      	lsls	r2, r2, #31
 80094d0:	d501      	bpl.n	80094d6 <_printf_float+0x162>
 80094d2:	3301      	adds	r3, #1
 80094d4:	6123      	str	r3, [r4, #16]
 80094d6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d09b      	beq.n	8009416 <_printf_float+0xa2>
 80094de:	232d      	movs	r3, #45	; 0x2d
 80094e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094e4:	e797      	b.n	8009416 <_printf_float+0xa2>
 80094e6:	2947      	cmp	r1, #71	; 0x47
 80094e8:	d1bc      	bne.n	8009464 <_printf_float+0xf0>
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1ba      	bne.n	8009464 <_printf_float+0xf0>
 80094ee:	2301      	movs	r3, #1
 80094f0:	e7b7      	b.n	8009462 <_printf_float+0xee>
 80094f2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80094f6:	d118      	bne.n	800952a <_printf_float+0x1b6>
 80094f8:	2900      	cmp	r1, #0
 80094fa:	6863      	ldr	r3, [r4, #4]
 80094fc:	dd0b      	ble.n	8009516 <_printf_float+0x1a2>
 80094fe:	6121      	str	r1, [r4, #16]
 8009500:	b913      	cbnz	r3, 8009508 <_printf_float+0x194>
 8009502:	6822      	ldr	r2, [r4, #0]
 8009504:	07d0      	lsls	r0, r2, #31
 8009506:	d502      	bpl.n	800950e <_printf_float+0x19a>
 8009508:	3301      	adds	r3, #1
 800950a:	440b      	add	r3, r1
 800950c:	6123      	str	r3, [r4, #16]
 800950e:	f04f 0a00 	mov.w	sl, #0
 8009512:	65a1      	str	r1, [r4, #88]	; 0x58
 8009514:	e7df      	b.n	80094d6 <_printf_float+0x162>
 8009516:	b913      	cbnz	r3, 800951e <_printf_float+0x1aa>
 8009518:	6822      	ldr	r2, [r4, #0]
 800951a:	07d2      	lsls	r2, r2, #31
 800951c:	d501      	bpl.n	8009522 <_printf_float+0x1ae>
 800951e:	3302      	adds	r3, #2
 8009520:	e7f4      	b.n	800950c <_printf_float+0x198>
 8009522:	2301      	movs	r3, #1
 8009524:	e7f2      	b.n	800950c <_printf_float+0x198>
 8009526:	f04f 0967 	mov.w	r9, #103	; 0x67
 800952a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800952c:	4299      	cmp	r1, r3
 800952e:	db05      	blt.n	800953c <_printf_float+0x1c8>
 8009530:	6823      	ldr	r3, [r4, #0]
 8009532:	6121      	str	r1, [r4, #16]
 8009534:	07d8      	lsls	r0, r3, #31
 8009536:	d5ea      	bpl.n	800950e <_printf_float+0x19a>
 8009538:	1c4b      	adds	r3, r1, #1
 800953a:	e7e7      	b.n	800950c <_printf_float+0x198>
 800953c:	2900      	cmp	r1, #0
 800953e:	bfcc      	ite	gt
 8009540:	2201      	movgt	r2, #1
 8009542:	f1c1 0202 	rsble	r2, r1, #2
 8009546:	4413      	add	r3, r2
 8009548:	e7e0      	b.n	800950c <_printf_float+0x198>
 800954a:	6823      	ldr	r3, [r4, #0]
 800954c:	055a      	lsls	r2, r3, #21
 800954e:	d407      	bmi.n	8009560 <_printf_float+0x1ec>
 8009550:	6923      	ldr	r3, [r4, #16]
 8009552:	4642      	mov	r2, r8
 8009554:	4631      	mov	r1, r6
 8009556:	4628      	mov	r0, r5
 8009558:	47b8      	blx	r7
 800955a:	3001      	adds	r0, #1
 800955c:	d12b      	bne.n	80095b6 <_printf_float+0x242>
 800955e:	e764      	b.n	800942a <_printf_float+0xb6>
 8009560:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009564:	f240 80dd 	bls.w	8009722 <_printf_float+0x3ae>
 8009568:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800956c:	2200      	movs	r2, #0
 800956e:	2300      	movs	r3, #0
 8009570:	f7f7 fa56 	bl	8000a20 <__aeabi_dcmpeq>
 8009574:	2800      	cmp	r0, #0
 8009576:	d033      	beq.n	80095e0 <_printf_float+0x26c>
 8009578:	2301      	movs	r3, #1
 800957a:	4631      	mov	r1, r6
 800957c:	4628      	mov	r0, r5
 800957e:	4a35      	ldr	r2, [pc, #212]	; (8009654 <_printf_float+0x2e0>)
 8009580:	47b8      	blx	r7
 8009582:	3001      	adds	r0, #1
 8009584:	f43f af51 	beq.w	800942a <_printf_float+0xb6>
 8009588:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800958c:	429a      	cmp	r2, r3
 800958e:	db02      	blt.n	8009596 <_printf_float+0x222>
 8009590:	6823      	ldr	r3, [r4, #0]
 8009592:	07d8      	lsls	r0, r3, #31
 8009594:	d50f      	bpl.n	80095b6 <_printf_float+0x242>
 8009596:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800959a:	4631      	mov	r1, r6
 800959c:	4628      	mov	r0, r5
 800959e:	47b8      	blx	r7
 80095a0:	3001      	adds	r0, #1
 80095a2:	f43f af42 	beq.w	800942a <_printf_float+0xb6>
 80095a6:	f04f 0800 	mov.w	r8, #0
 80095aa:	f104 091a 	add.w	r9, r4, #26
 80095ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095b0:	3b01      	subs	r3, #1
 80095b2:	4543      	cmp	r3, r8
 80095b4:	dc09      	bgt.n	80095ca <_printf_float+0x256>
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	079b      	lsls	r3, r3, #30
 80095ba:	f100 8102 	bmi.w	80097c2 <_printf_float+0x44e>
 80095be:	68e0      	ldr	r0, [r4, #12]
 80095c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095c2:	4298      	cmp	r0, r3
 80095c4:	bfb8      	it	lt
 80095c6:	4618      	movlt	r0, r3
 80095c8:	e731      	b.n	800942e <_printf_float+0xba>
 80095ca:	2301      	movs	r3, #1
 80095cc:	464a      	mov	r2, r9
 80095ce:	4631      	mov	r1, r6
 80095d0:	4628      	mov	r0, r5
 80095d2:	47b8      	blx	r7
 80095d4:	3001      	adds	r0, #1
 80095d6:	f43f af28 	beq.w	800942a <_printf_float+0xb6>
 80095da:	f108 0801 	add.w	r8, r8, #1
 80095de:	e7e6      	b.n	80095ae <_printf_float+0x23a>
 80095e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	dc38      	bgt.n	8009658 <_printf_float+0x2e4>
 80095e6:	2301      	movs	r3, #1
 80095e8:	4631      	mov	r1, r6
 80095ea:	4628      	mov	r0, r5
 80095ec:	4a19      	ldr	r2, [pc, #100]	; (8009654 <_printf_float+0x2e0>)
 80095ee:	47b8      	blx	r7
 80095f0:	3001      	adds	r0, #1
 80095f2:	f43f af1a 	beq.w	800942a <_printf_float+0xb6>
 80095f6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80095fa:	4313      	orrs	r3, r2
 80095fc:	d102      	bne.n	8009604 <_printf_float+0x290>
 80095fe:	6823      	ldr	r3, [r4, #0]
 8009600:	07d9      	lsls	r1, r3, #31
 8009602:	d5d8      	bpl.n	80095b6 <_printf_float+0x242>
 8009604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009608:	4631      	mov	r1, r6
 800960a:	4628      	mov	r0, r5
 800960c:	47b8      	blx	r7
 800960e:	3001      	adds	r0, #1
 8009610:	f43f af0b 	beq.w	800942a <_printf_float+0xb6>
 8009614:	f04f 0900 	mov.w	r9, #0
 8009618:	f104 0a1a 	add.w	sl, r4, #26
 800961c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800961e:	425b      	negs	r3, r3
 8009620:	454b      	cmp	r3, r9
 8009622:	dc01      	bgt.n	8009628 <_printf_float+0x2b4>
 8009624:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009626:	e794      	b.n	8009552 <_printf_float+0x1de>
 8009628:	2301      	movs	r3, #1
 800962a:	4652      	mov	r2, sl
 800962c:	4631      	mov	r1, r6
 800962e:	4628      	mov	r0, r5
 8009630:	47b8      	blx	r7
 8009632:	3001      	adds	r0, #1
 8009634:	f43f aef9 	beq.w	800942a <_printf_float+0xb6>
 8009638:	f109 0901 	add.w	r9, r9, #1
 800963c:	e7ee      	b.n	800961c <_printf_float+0x2a8>
 800963e:	bf00      	nop
 8009640:	7fefffff 	.word	0x7fefffff
 8009644:	0800da04 	.word	0x0800da04
 8009648:	0800da08 	.word	0x0800da08
 800964c:	0800da10 	.word	0x0800da10
 8009650:	0800da0c 	.word	0x0800da0c
 8009654:	0800da14 	.word	0x0800da14
 8009658:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800965a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800965c:	429a      	cmp	r2, r3
 800965e:	bfa8      	it	ge
 8009660:	461a      	movge	r2, r3
 8009662:	2a00      	cmp	r2, #0
 8009664:	4691      	mov	r9, r2
 8009666:	dc37      	bgt.n	80096d8 <_printf_float+0x364>
 8009668:	f04f 0b00 	mov.w	fp, #0
 800966c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009670:	f104 021a 	add.w	r2, r4, #26
 8009674:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009678:	ebaa 0309 	sub.w	r3, sl, r9
 800967c:	455b      	cmp	r3, fp
 800967e:	dc33      	bgt.n	80096e8 <_printf_float+0x374>
 8009680:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009684:	429a      	cmp	r2, r3
 8009686:	db3b      	blt.n	8009700 <_printf_float+0x38c>
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	07da      	lsls	r2, r3, #31
 800968c:	d438      	bmi.n	8009700 <_printf_float+0x38c>
 800968e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009690:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009692:	eba3 020a 	sub.w	r2, r3, sl
 8009696:	eba3 0901 	sub.w	r9, r3, r1
 800969a:	4591      	cmp	r9, r2
 800969c:	bfa8      	it	ge
 800969e:	4691      	movge	r9, r2
 80096a0:	f1b9 0f00 	cmp.w	r9, #0
 80096a4:	dc34      	bgt.n	8009710 <_printf_float+0x39c>
 80096a6:	f04f 0800 	mov.w	r8, #0
 80096aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096ae:	f104 0a1a 	add.w	sl, r4, #26
 80096b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80096b6:	1a9b      	subs	r3, r3, r2
 80096b8:	eba3 0309 	sub.w	r3, r3, r9
 80096bc:	4543      	cmp	r3, r8
 80096be:	f77f af7a 	ble.w	80095b6 <_printf_float+0x242>
 80096c2:	2301      	movs	r3, #1
 80096c4:	4652      	mov	r2, sl
 80096c6:	4631      	mov	r1, r6
 80096c8:	4628      	mov	r0, r5
 80096ca:	47b8      	blx	r7
 80096cc:	3001      	adds	r0, #1
 80096ce:	f43f aeac 	beq.w	800942a <_printf_float+0xb6>
 80096d2:	f108 0801 	add.w	r8, r8, #1
 80096d6:	e7ec      	b.n	80096b2 <_printf_float+0x33e>
 80096d8:	4613      	mov	r3, r2
 80096da:	4631      	mov	r1, r6
 80096dc:	4642      	mov	r2, r8
 80096de:	4628      	mov	r0, r5
 80096e0:	47b8      	blx	r7
 80096e2:	3001      	adds	r0, #1
 80096e4:	d1c0      	bne.n	8009668 <_printf_float+0x2f4>
 80096e6:	e6a0      	b.n	800942a <_printf_float+0xb6>
 80096e8:	2301      	movs	r3, #1
 80096ea:	4631      	mov	r1, r6
 80096ec:	4628      	mov	r0, r5
 80096ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80096f0:	47b8      	blx	r7
 80096f2:	3001      	adds	r0, #1
 80096f4:	f43f ae99 	beq.w	800942a <_printf_float+0xb6>
 80096f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096fa:	f10b 0b01 	add.w	fp, fp, #1
 80096fe:	e7b9      	b.n	8009674 <_printf_float+0x300>
 8009700:	4631      	mov	r1, r6
 8009702:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009706:	4628      	mov	r0, r5
 8009708:	47b8      	blx	r7
 800970a:	3001      	adds	r0, #1
 800970c:	d1bf      	bne.n	800968e <_printf_float+0x31a>
 800970e:	e68c      	b.n	800942a <_printf_float+0xb6>
 8009710:	464b      	mov	r3, r9
 8009712:	4631      	mov	r1, r6
 8009714:	4628      	mov	r0, r5
 8009716:	eb08 020a 	add.w	r2, r8, sl
 800971a:	47b8      	blx	r7
 800971c:	3001      	adds	r0, #1
 800971e:	d1c2      	bne.n	80096a6 <_printf_float+0x332>
 8009720:	e683      	b.n	800942a <_printf_float+0xb6>
 8009722:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009724:	2a01      	cmp	r2, #1
 8009726:	dc01      	bgt.n	800972c <_printf_float+0x3b8>
 8009728:	07db      	lsls	r3, r3, #31
 800972a:	d537      	bpl.n	800979c <_printf_float+0x428>
 800972c:	2301      	movs	r3, #1
 800972e:	4642      	mov	r2, r8
 8009730:	4631      	mov	r1, r6
 8009732:	4628      	mov	r0, r5
 8009734:	47b8      	blx	r7
 8009736:	3001      	adds	r0, #1
 8009738:	f43f ae77 	beq.w	800942a <_printf_float+0xb6>
 800973c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009740:	4631      	mov	r1, r6
 8009742:	4628      	mov	r0, r5
 8009744:	47b8      	blx	r7
 8009746:	3001      	adds	r0, #1
 8009748:	f43f ae6f 	beq.w	800942a <_printf_float+0xb6>
 800974c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009750:	2200      	movs	r2, #0
 8009752:	2300      	movs	r3, #0
 8009754:	f7f7 f964 	bl	8000a20 <__aeabi_dcmpeq>
 8009758:	b9d8      	cbnz	r0, 8009792 <_printf_float+0x41e>
 800975a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800975c:	f108 0201 	add.w	r2, r8, #1
 8009760:	3b01      	subs	r3, #1
 8009762:	4631      	mov	r1, r6
 8009764:	4628      	mov	r0, r5
 8009766:	47b8      	blx	r7
 8009768:	3001      	adds	r0, #1
 800976a:	d10e      	bne.n	800978a <_printf_float+0x416>
 800976c:	e65d      	b.n	800942a <_printf_float+0xb6>
 800976e:	2301      	movs	r3, #1
 8009770:	464a      	mov	r2, r9
 8009772:	4631      	mov	r1, r6
 8009774:	4628      	mov	r0, r5
 8009776:	47b8      	blx	r7
 8009778:	3001      	adds	r0, #1
 800977a:	f43f ae56 	beq.w	800942a <_printf_float+0xb6>
 800977e:	f108 0801 	add.w	r8, r8, #1
 8009782:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009784:	3b01      	subs	r3, #1
 8009786:	4543      	cmp	r3, r8
 8009788:	dcf1      	bgt.n	800976e <_printf_float+0x3fa>
 800978a:	4653      	mov	r3, sl
 800978c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009790:	e6e0      	b.n	8009554 <_printf_float+0x1e0>
 8009792:	f04f 0800 	mov.w	r8, #0
 8009796:	f104 091a 	add.w	r9, r4, #26
 800979a:	e7f2      	b.n	8009782 <_printf_float+0x40e>
 800979c:	2301      	movs	r3, #1
 800979e:	4642      	mov	r2, r8
 80097a0:	e7df      	b.n	8009762 <_printf_float+0x3ee>
 80097a2:	2301      	movs	r3, #1
 80097a4:	464a      	mov	r2, r9
 80097a6:	4631      	mov	r1, r6
 80097a8:	4628      	mov	r0, r5
 80097aa:	47b8      	blx	r7
 80097ac:	3001      	adds	r0, #1
 80097ae:	f43f ae3c 	beq.w	800942a <_printf_float+0xb6>
 80097b2:	f108 0801 	add.w	r8, r8, #1
 80097b6:	68e3      	ldr	r3, [r4, #12]
 80097b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80097ba:	1a5b      	subs	r3, r3, r1
 80097bc:	4543      	cmp	r3, r8
 80097be:	dcf0      	bgt.n	80097a2 <_printf_float+0x42e>
 80097c0:	e6fd      	b.n	80095be <_printf_float+0x24a>
 80097c2:	f04f 0800 	mov.w	r8, #0
 80097c6:	f104 0919 	add.w	r9, r4, #25
 80097ca:	e7f4      	b.n	80097b6 <_printf_float+0x442>

080097cc <_printf_common>:
 80097cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097d0:	4616      	mov	r6, r2
 80097d2:	4699      	mov	r9, r3
 80097d4:	688a      	ldr	r2, [r1, #8]
 80097d6:	690b      	ldr	r3, [r1, #16]
 80097d8:	4607      	mov	r7, r0
 80097da:	4293      	cmp	r3, r2
 80097dc:	bfb8      	it	lt
 80097de:	4613      	movlt	r3, r2
 80097e0:	6033      	str	r3, [r6, #0]
 80097e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80097e6:	460c      	mov	r4, r1
 80097e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097ec:	b10a      	cbz	r2, 80097f2 <_printf_common+0x26>
 80097ee:	3301      	adds	r3, #1
 80097f0:	6033      	str	r3, [r6, #0]
 80097f2:	6823      	ldr	r3, [r4, #0]
 80097f4:	0699      	lsls	r1, r3, #26
 80097f6:	bf42      	ittt	mi
 80097f8:	6833      	ldrmi	r3, [r6, #0]
 80097fa:	3302      	addmi	r3, #2
 80097fc:	6033      	strmi	r3, [r6, #0]
 80097fe:	6825      	ldr	r5, [r4, #0]
 8009800:	f015 0506 	ands.w	r5, r5, #6
 8009804:	d106      	bne.n	8009814 <_printf_common+0x48>
 8009806:	f104 0a19 	add.w	sl, r4, #25
 800980a:	68e3      	ldr	r3, [r4, #12]
 800980c:	6832      	ldr	r2, [r6, #0]
 800980e:	1a9b      	subs	r3, r3, r2
 8009810:	42ab      	cmp	r3, r5
 8009812:	dc28      	bgt.n	8009866 <_printf_common+0x9a>
 8009814:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009818:	1e13      	subs	r3, r2, #0
 800981a:	6822      	ldr	r2, [r4, #0]
 800981c:	bf18      	it	ne
 800981e:	2301      	movne	r3, #1
 8009820:	0692      	lsls	r2, r2, #26
 8009822:	d42d      	bmi.n	8009880 <_printf_common+0xb4>
 8009824:	4649      	mov	r1, r9
 8009826:	4638      	mov	r0, r7
 8009828:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800982c:	47c0      	blx	r8
 800982e:	3001      	adds	r0, #1
 8009830:	d020      	beq.n	8009874 <_printf_common+0xa8>
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	68e5      	ldr	r5, [r4, #12]
 8009836:	f003 0306 	and.w	r3, r3, #6
 800983a:	2b04      	cmp	r3, #4
 800983c:	bf18      	it	ne
 800983e:	2500      	movne	r5, #0
 8009840:	6832      	ldr	r2, [r6, #0]
 8009842:	f04f 0600 	mov.w	r6, #0
 8009846:	68a3      	ldr	r3, [r4, #8]
 8009848:	bf08      	it	eq
 800984a:	1aad      	subeq	r5, r5, r2
 800984c:	6922      	ldr	r2, [r4, #16]
 800984e:	bf08      	it	eq
 8009850:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009854:	4293      	cmp	r3, r2
 8009856:	bfc4      	itt	gt
 8009858:	1a9b      	subgt	r3, r3, r2
 800985a:	18ed      	addgt	r5, r5, r3
 800985c:	341a      	adds	r4, #26
 800985e:	42b5      	cmp	r5, r6
 8009860:	d11a      	bne.n	8009898 <_printf_common+0xcc>
 8009862:	2000      	movs	r0, #0
 8009864:	e008      	b.n	8009878 <_printf_common+0xac>
 8009866:	2301      	movs	r3, #1
 8009868:	4652      	mov	r2, sl
 800986a:	4649      	mov	r1, r9
 800986c:	4638      	mov	r0, r7
 800986e:	47c0      	blx	r8
 8009870:	3001      	adds	r0, #1
 8009872:	d103      	bne.n	800987c <_printf_common+0xb0>
 8009874:	f04f 30ff 	mov.w	r0, #4294967295
 8009878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800987c:	3501      	adds	r5, #1
 800987e:	e7c4      	b.n	800980a <_printf_common+0x3e>
 8009880:	2030      	movs	r0, #48	; 0x30
 8009882:	18e1      	adds	r1, r4, r3
 8009884:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009888:	1c5a      	adds	r2, r3, #1
 800988a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800988e:	4422      	add	r2, r4
 8009890:	3302      	adds	r3, #2
 8009892:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009896:	e7c5      	b.n	8009824 <_printf_common+0x58>
 8009898:	2301      	movs	r3, #1
 800989a:	4622      	mov	r2, r4
 800989c:	4649      	mov	r1, r9
 800989e:	4638      	mov	r0, r7
 80098a0:	47c0      	blx	r8
 80098a2:	3001      	adds	r0, #1
 80098a4:	d0e6      	beq.n	8009874 <_printf_common+0xa8>
 80098a6:	3601      	adds	r6, #1
 80098a8:	e7d9      	b.n	800985e <_printf_common+0x92>
	...

080098ac <_printf_i>:
 80098ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098b0:	7e0f      	ldrb	r7, [r1, #24]
 80098b2:	4691      	mov	r9, r2
 80098b4:	2f78      	cmp	r7, #120	; 0x78
 80098b6:	4680      	mov	r8, r0
 80098b8:	460c      	mov	r4, r1
 80098ba:	469a      	mov	sl, r3
 80098bc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80098be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80098c2:	d807      	bhi.n	80098d4 <_printf_i+0x28>
 80098c4:	2f62      	cmp	r7, #98	; 0x62
 80098c6:	d80a      	bhi.n	80098de <_printf_i+0x32>
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	f000 80d9 	beq.w	8009a80 <_printf_i+0x1d4>
 80098ce:	2f58      	cmp	r7, #88	; 0x58
 80098d0:	f000 80a4 	beq.w	8009a1c <_printf_i+0x170>
 80098d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80098dc:	e03a      	b.n	8009954 <_printf_i+0xa8>
 80098de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80098e2:	2b15      	cmp	r3, #21
 80098e4:	d8f6      	bhi.n	80098d4 <_printf_i+0x28>
 80098e6:	a101      	add	r1, pc, #4	; (adr r1, 80098ec <_printf_i+0x40>)
 80098e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80098ec:	08009945 	.word	0x08009945
 80098f0:	08009959 	.word	0x08009959
 80098f4:	080098d5 	.word	0x080098d5
 80098f8:	080098d5 	.word	0x080098d5
 80098fc:	080098d5 	.word	0x080098d5
 8009900:	080098d5 	.word	0x080098d5
 8009904:	08009959 	.word	0x08009959
 8009908:	080098d5 	.word	0x080098d5
 800990c:	080098d5 	.word	0x080098d5
 8009910:	080098d5 	.word	0x080098d5
 8009914:	080098d5 	.word	0x080098d5
 8009918:	08009a67 	.word	0x08009a67
 800991c:	08009989 	.word	0x08009989
 8009920:	08009a49 	.word	0x08009a49
 8009924:	080098d5 	.word	0x080098d5
 8009928:	080098d5 	.word	0x080098d5
 800992c:	08009a89 	.word	0x08009a89
 8009930:	080098d5 	.word	0x080098d5
 8009934:	08009989 	.word	0x08009989
 8009938:	080098d5 	.word	0x080098d5
 800993c:	080098d5 	.word	0x080098d5
 8009940:	08009a51 	.word	0x08009a51
 8009944:	682b      	ldr	r3, [r5, #0]
 8009946:	1d1a      	adds	r2, r3, #4
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	602a      	str	r2, [r5, #0]
 800994c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009950:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009954:	2301      	movs	r3, #1
 8009956:	e0a4      	b.n	8009aa2 <_printf_i+0x1f6>
 8009958:	6820      	ldr	r0, [r4, #0]
 800995a:	6829      	ldr	r1, [r5, #0]
 800995c:	0606      	lsls	r6, r0, #24
 800995e:	f101 0304 	add.w	r3, r1, #4
 8009962:	d50a      	bpl.n	800997a <_printf_i+0xce>
 8009964:	680e      	ldr	r6, [r1, #0]
 8009966:	602b      	str	r3, [r5, #0]
 8009968:	2e00      	cmp	r6, #0
 800996a:	da03      	bge.n	8009974 <_printf_i+0xc8>
 800996c:	232d      	movs	r3, #45	; 0x2d
 800996e:	4276      	negs	r6, r6
 8009970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009974:	230a      	movs	r3, #10
 8009976:	485e      	ldr	r0, [pc, #376]	; (8009af0 <_printf_i+0x244>)
 8009978:	e019      	b.n	80099ae <_printf_i+0x102>
 800997a:	680e      	ldr	r6, [r1, #0]
 800997c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	bf18      	it	ne
 8009984:	b236      	sxthne	r6, r6
 8009986:	e7ef      	b.n	8009968 <_printf_i+0xbc>
 8009988:	682b      	ldr	r3, [r5, #0]
 800998a:	6820      	ldr	r0, [r4, #0]
 800998c:	1d19      	adds	r1, r3, #4
 800998e:	6029      	str	r1, [r5, #0]
 8009990:	0601      	lsls	r1, r0, #24
 8009992:	d501      	bpl.n	8009998 <_printf_i+0xec>
 8009994:	681e      	ldr	r6, [r3, #0]
 8009996:	e002      	b.n	800999e <_printf_i+0xf2>
 8009998:	0646      	lsls	r6, r0, #25
 800999a:	d5fb      	bpl.n	8009994 <_printf_i+0xe8>
 800999c:	881e      	ldrh	r6, [r3, #0]
 800999e:	2f6f      	cmp	r7, #111	; 0x6f
 80099a0:	bf0c      	ite	eq
 80099a2:	2308      	moveq	r3, #8
 80099a4:	230a      	movne	r3, #10
 80099a6:	4852      	ldr	r0, [pc, #328]	; (8009af0 <_printf_i+0x244>)
 80099a8:	2100      	movs	r1, #0
 80099aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80099ae:	6865      	ldr	r5, [r4, #4]
 80099b0:	2d00      	cmp	r5, #0
 80099b2:	bfa8      	it	ge
 80099b4:	6821      	ldrge	r1, [r4, #0]
 80099b6:	60a5      	str	r5, [r4, #8]
 80099b8:	bfa4      	itt	ge
 80099ba:	f021 0104 	bicge.w	r1, r1, #4
 80099be:	6021      	strge	r1, [r4, #0]
 80099c0:	b90e      	cbnz	r6, 80099c6 <_printf_i+0x11a>
 80099c2:	2d00      	cmp	r5, #0
 80099c4:	d04d      	beq.n	8009a62 <_printf_i+0x1b6>
 80099c6:	4615      	mov	r5, r2
 80099c8:	fbb6 f1f3 	udiv	r1, r6, r3
 80099cc:	fb03 6711 	mls	r7, r3, r1, r6
 80099d0:	5dc7      	ldrb	r7, [r0, r7]
 80099d2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80099d6:	4637      	mov	r7, r6
 80099d8:	42bb      	cmp	r3, r7
 80099da:	460e      	mov	r6, r1
 80099dc:	d9f4      	bls.n	80099c8 <_printf_i+0x11c>
 80099de:	2b08      	cmp	r3, #8
 80099e0:	d10b      	bne.n	80099fa <_printf_i+0x14e>
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	07de      	lsls	r6, r3, #31
 80099e6:	d508      	bpl.n	80099fa <_printf_i+0x14e>
 80099e8:	6923      	ldr	r3, [r4, #16]
 80099ea:	6861      	ldr	r1, [r4, #4]
 80099ec:	4299      	cmp	r1, r3
 80099ee:	bfde      	ittt	le
 80099f0:	2330      	movle	r3, #48	; 0x30
 80099f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80099f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80099fa:	1b52      	subs	r2, r2, r5
 80099fc:	6122      	str	r2, [r4, #16]
 80099fe:	464b      	mov	r3, r9
 8009a00:	4621      	mov	r1, r4
 8009a02:	4640      	mov	r0, r8
 8009a04:	f8cd a000 	str.w	sl, [sp]
 8009a08:	aa03      	add	r2, sp, #12
 8009a0a:	f7ff fedf 	bl	80097cc <_printf_common>
 8009a0e:	3001      	adds	r0, #1
 8009a10:	d14c      	bne.n	8009aac <_printf_i+0x200>
 8009a12:	f04f 30ff 	mov.w	r0, #4294967295
 8009a16:	b004      	add	sp, #16
 8009a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a1c:	4834      	ldr	r0, [pc, #208]	; (8009af0 <_printf_i+0x244>)
 8009a1e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009a22:	6829      	ldr	r1, [r5, #0]
 8009a24:	6823      	ldr	r3, [r4, #0]
 8009a26:	f851 6b04 	ldr.w	r6, [r1], #4
 8009a2a:	6029      	str	r1, [r5, #0]
 8009a2c:	061d      	lsls	r5, r3, #24
 8009a2e:	d514      	bpl.n	8009a5a <_printf_i+0x1ae>
 8009a30:	07df      	lsls	r7, r3, #31
 8009a32:	bf44      	itt	mi
 8009a34:	f043 0320 	orrmi.w	r3, r3, #32
 8009a38:	6023      	strmi	r3, [r4, #0]
 8009a3a:	b91e      	cbnz	r6, 8009a44 <_printf_i+0x198>
 8009a3c:	6823      	ldr	r3, [r4, #0]
 8009a3e:	f023 0320 	bic.w	r3, r3, #32
 8009a42:	6023      	str	r3, [r4, #0]
 8009a44:	2310      	movs	r3, #16
 8009a46:	e7af      	b.n	80099a8 <_printf_i+0xfc>
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	f043 0320 	orr.w	r3, r3, #32
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	2378      	movs	r3, #120	; 0x78
 8009a52:	4828      	ldr	r0, [pc, #160]	; (8009af4 <_printf_i+0x248>)
 8009a54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a58:	e7e3      	b.n	8009a22 <_printf_i+0x176>
 8009a5a:	0659      	lsls	r1, r3, #25
 8009a5c:	bf48      	it	mi
 8009a5e:	b2b6      	uxthmi	r6, r6
 8009a60:	e7e6      	b.n	8009a30 <_printf_i+0x184>
 8009a62:	4615      	mov	r5, r2
 8009a64:	e7bb      	b.n	80099de <_printf_i+0x132>
 8009a66:	682b      	ldr	r3, [r5, #0]
 8009a68:	6826      	ldr	r6, [r4, #0]
 8009a6a:	1d18      	adds	r0, r3, #4
 8009a6c:	6961      	ldr	r1, [r4, #20]
 8009a6e:	6028      	str	r0, [r5, #0]
 8009a70:	0635      	lsls	r5, r6, #24
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	d501      	bpl.n	8009a7a <_printf_i+0x1ce>
 8009a76:	6019      	str	r1, [r3, #0]
 8009a78:	e002      	b.n	8009a80 <_printf_i+0x1d4>
 8009a7a:	0670      	lsls	r0, r6, #25
 8009a7c:	d5fb      	bpl.n	8009a76 <_printf_i+0x1ca>
 8009a7e:	8019      	strh	r1, [r3, #0]
 8009a80:	2300      	movs	r3, #0
 8009a82:	4615      	mov	r5, r2
 8009a84:	6123      	str	r3, [r4, #16]
 8009a86:	e7ba      	b.n	80099fe <_printf_i+0x152>
 8009a88:	682b      	ldr	r3, [r5, #0]
 8009a8a:	2100      	movs	r1, #0
 8009a8c:	1d1a      	adds	r2, r3, #4
 8009a8e:	602a      	str	r2, [r5, #0]
 8009a90:	681d      	ldr	r5, [r3, #0]
 8009a92:	6862      	ldr	r2, [r4, #4]
 8009a94:	4628      	mov	r0, r5
 8009a96:	f002 fb31 	bl	800c0fc <memchr>
 8009a9a:	b108      	cbz	r0, 8009aa0 <_printf_i+0x1f4>
 8009a9c:	1b40      	subs	r0, r0, r5
 8009a9e:	6060      	str	r0, [r4, #4]
 8009aa0:	6863      	ldr	r3, [r4, #4]
 8009aa2:	6123      	str	r3, [r4, #16]
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009aaa:	e7a8      	b.n	80099fe <_printf_i+0x152>
 8009aac:	462a      	mov	r2, r5
 8009aae:	4649      	mov	r1, r9
 8009ab0:	4640      	mov	r0, r8
 8009ab2:	6923      	ldr	r3, [r4, #16]
 8009ab4:	47d0      	blx	sl
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	d0ab      	beq.n	8009a12 <_printf_i+0x166>
 8009aba:	6823      	ldr	r3, [r4, #0]
 8009abc:	079b      	lsls	r3, r3, #30
 8009abe:	d413      	bmi.n	8009ae8 <_printf_i+0x23c>
 8009ac0:	68e0      	ldr	r0, [r4, #12]
 8009ac2:	9b03      	ldr	r3, [sp, #12]
 8009ac4:	4298      	cmp	r0, r3
 8009ac6:	bfb8      	it	lt
 8009ac8:	4618      	movlt	r0, r3
 8009aca:	e7a4      	b.n	8009a16 <_printf_i+0x16a>
 8009acc:	2301      	movs	r3, #1
 8009ace:	4632      	mov	r2, r6
 8009ad0:	4649      	mov	r1, r9
 8009ad2:	4640      	mov	r0, r8
 8009ad4:	47d0      	blx	sl
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	d09b      	beq.n	8009a12 <_printf_i+0x166>
 8009ada:	3501      	adds	r5, #1
 8009adc:	68e3      	ldr	r3, [r4, #12]
 8009ade:	9903      	ldr	r1, [sp, #12]
 8009ae0:	1a5b      	subs	r3, r3, r1
 8009ae2:	42ab      	cmp	r3, r5
 8009ae4:	dcf2      	bgt.n	8009acc <_printf_i+0x220>
 8009ae6:	e7eb      	b.n	8009ac0 <_printf_i+0x214>
 8009ae8:	2500      	movs	r5, #0
 8009aea:	f104 0619 	add.w	r6, r4, #25
 8009aee:	e7f5      	b.n	8009adc <_printf_i+0x230>
 8009af0:	0800da16 	.word	0x0800da16
 8009af4:	0800da27 	.word	0x0800da27

08009af8 <_scanf_float>:
 8009af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009afc:	b087      	sub	sp, #28
 8009afe:	9303      	str	r3, [sp, #12]
 8009b00:	688b      	ldr	r3, [r1, #8]
 8009b02:	4617      	mov	r7, r2
 8009b04:	1e5a      	subs	r2, r3, #1
 8009b06:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009b0a:	bf85      	ittet	hi
 8009b0c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009b10:	195b      	addhi	r3, r3, r5
 8009b12:	2300      	movls	r3, #0
 8009b14:	9302      	strhi	r3, [sp, #8]
 8009b16:	bf88      	it	hi
 8009b18:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009b1c:	468b      	mov	fp, r1
 8009b1e:	f04f 0500 	mov.w	r5, #0
 8009b22:	bf8c      	ite	hi
 8009b24:	608b      	strhi	r3, [r1, #8]
 8009b26:	9302      	strls	r3, [sp, #8]
 8009b28:	680b      	ldr	r3, [r1, #0]
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009b30:	f84b 3b1c 	str.w	r3, [fp], #28
 8009b34:	460c      	mov	r4, r1
 8009b36:	465e      	mov	r6, fp
 8009b38:	46aa      	mov	sl, r5
 8009b3a:	46a9      	mov	r9, r5
 8009b3c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009b40:	9501      	str	r5, [sp, #4]
 8009b42:	68a2      	ldr	r2, [r4, #8]
 8009b44:	b152      	cbz	r2, 8009b5c <_scanf_float+0x64>
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	2b4e      	cmp	r3, #78	; 0x4e
 8009b4c:	d864      	bhi.n	8009c18 <_scanf_float+0x120>
 8009b4e:	2b40      	cmp	r3, #64	; 0x40
 8009b50:	d83c      	bhi.n	8009bcc <_scanf_float+0xd4>
 8009b52:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009b56:	b2c8      	uxtb	r0, r1
 8009b58:	280e      	cmp	r0, #14
 8009b5a:	d93a      	bls.n	8009bd2 <_scanf_float+0xda>
 8009b5c:	f1b9 0f00 	cmp.w	r9, #0
 8009b60:	d003      	beq.n	8009b6a <_scanf_float+0x72>
 8009b62:	6823      	ldr	r3, [r4, #0]
 8009b64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b6e:	f1ba 0f01 	cmp.w	sl, #1
 8009b72:	f200 8113 	bhi.w	8009d9c <_scanf_float+0x2a4>
 8009b76:	455e      	cmp	r6, fp
 8009b78:	f200 8105 	bhi.w	8009d86 <_scanf_float+0x28e>
 8009b7c:	2501      	movs	r5, #1
 8009b7e:	4628      	mov	r0, r5
 8009b80:	b007      	add	sp, #28
 8009b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b86:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009b8a:	2a0d      	cmp	r2, #13
 8009b8c:	d8e6      	bhi.n	8009b5c <_scanf_float+0x64>
 8009b8e:	a101      	add	r1, pc, #4	; (adr r1, 8009b94 <_scanf_float+0x9c>)
 8009b90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009b94:	08009cd3 	.word	0x08009cd3
 8009b98:	08009b5d 	.word	0x08009b5d
 8009b9c:	08009b5d 	.word	0x08009b5d
 8009ba0:	08009b5d 	.word	0x08009b5d
 8009ba4:	08009d33 	.word	0x08009d33
 8009ba8:	08009d0b 	.word	0x08009d0b
 8009bac:	08009b5d 	.word	0x08009b5d
 8009bb0:	08009b5d 	.word	0x08009b5d
 8009bb4:	08009ce1 	.word	0x08009ce1
 8009bb8:	08009b5d 	.word	0x08009b5d
 8009bbc:	08009b5d 	.word	0x08009b5d
 8009bc0:	08009b5d 	.word	0x08009b5d
 8009bc4:	08009b5d 	.word	0x08009b5d
 8009bc8:	08009c99 	.word	0x08009c99
 8009bcc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009bd0:	e7db      	b.n	8009b8a <_scanf_float+0x92>
 8009bd2:	290e      	cmp	r1, #14
 8009bd4:	d8c2      	bhi.n	8009b5c <_scanf_float+0x64>
 8009bd6:	a001      	add	r0, pc, #4	; (adr r0, 8009bdc <_scanf_float+0xe4>)
 8009bd8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009bdc:	08009c8b 	.word	0x08009c8b
 8009be0:	08009b5d 	.word	0x08009b5d
 8009be4:	08009c8b 	.word	0x08009c8b
 8009be8:	08009d1f 	.word	0x08009d1f
 8009bec:	08009b5d 	.word	0x08009b5d
 8009bf0:	08009c39 	.word	0x08009c39
 8009bf4:	08009c75 	.word	0x08009c75
 8009bf8:	08009c75 	.word	0x08009c75
 8009bfc:	08009c75 	.word	0x08009c75
 8009c00:	08009c75 	.word	0x08009c75
 8009c04:	08009c75 	.word	0x08009c75
 8009c08:	08009c75 	.word	0x08009c75
 8009c0c:	08009c75 	.word	0x08009c75
 8009c10:	08009c75 	.word	0x08009c75
 8009c14:	08009c75 	.word	0x08009c75
 8009c18:	2b6e      	cmp	r3, #110	; 0x6e
 8009c1a:	d809      	bhi.n	8009c30 <_scanf_float+0x138>
 8009c1c:	2b60      	cmp	r3, #96	; 0x60
 8009c1e:	d8b2      	bhi.n	8009b86 <_scanf_float+0x8e>
 8009c20:	2b54      	cmp	r3, #84	; 0x54
 8009c22:	d077      	beq.n	8009d14 <_scanf_float+0x21c>
 8009c24:	2b59      	cmp	r3, #89	; 0x59
 8009c26:	d199      	bne.n	8009b5c <_scanf_float+0x64>
 8009c28:	2d07      	cmp	r5, #7
 8009c2a:	d197      	bne.n	8009b5c <_scanf_float+0x64>
 8009c2c:	2508      	movs	r5, #8
 8009c2e:	e029      	b.n	8009c84 <_scanf_float+0x18c>
 8009c30:	2b74      	cmp	r3, #116	; 0x74
 8009c32:	d06f      	beq.n	8009d14 <_scanf_float+0x21c>
 8009c34:	2b79      	cmp	r3, #121	; 0x79
 8009c36:	e7f6      	b.n	8009c26 <_scanf_float+0x12e>
 8009c38:	6821      	ldr	r1, [r4, #0]
 8009c3a:	05c8      	lsls	r0, r1, #23
 8009c3c:	d51a      	bpl.n	8009c74 <_scanf_float+0x17c>
 8009c3e:	9b02      	ldr	r3, [sp, #8]
 8009c40:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009c44:	6021      	str	r1, [r4, #0]
 8009c46:	f109 0901 	add.w	r9, r9, #1
 8009c4a:	b11b      	cbz	r3, 8009c54 <_scanf_float+0x15c>
 8009c4c:	3b01      	subs	r3, #1
 8009c4e:	3201      	adds	r2, #1
 8009c50:	9302      	str	r3, [sp, #8]
 8009c52:	60a2      	str	r2, [r4, #8]
 8009c54:	68a3      	ldr	r3, [r4, #8]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	60a3      	str	r3, [r4, #8]
 8009c5a:	6923      	ldr	r3, [r4, #16]
 8009c5c:	3301      	adds	r3, #1
 8009c5e:	6123      	str	r3, [r4, #16]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	3b01      	subs	r3, #1
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	607b      	str	r3, [r7, #4]
 8009c68:	f340 8084 	ble.w	8009d74 <_scanf_float+0x27c>
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	3301      	adds	r3, #1
 8009c70:	603b      	str	r3, [r7, #0]
 8009c72:	e766      	b.n	8009b42 <_scanf_float+0x4a>
 8009c74:	eb1a 0f05 	cmn.w	sl, r5
 8009c78:	f47f af70 	bne.w	8009b5c <_scanf_float+0x64>
 8009c7c:	6822      	ldr	r2, [r4, #0]
 8009c7e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009c82:	6022      	str	r2, [r4, #0]
 8009c84:	f806 3b01 	strb.w	r3, [r6], #1
 8009c88:	e7e4      	b.n	8009c54 <_scanf_float+0x15c>
 8009c8a:	6822      	ldr	r2, [r4, #0]
 8009c8c:	0610      	lsls	r0, r2, #24
 8009c8e:	f57f af65 	bpl.w	8009b5c <_scanf_float+0x64>
 8009c92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c96:	e7f4      	b.n	8009c82 <_scanf_float+0x18a>
 8009c98:	f1ba 0f00 	cmp.w	sl, #0
 8009c9c:	d10e      	bne.n	8009cbc <_scanf_float+0x1c4>
 8009c9e:	f1b9 0f00 	cmp.w	r9, #0
 8009ca2:	d10e      	bne.n	8009cc2 <_scanf_float+0x1ca>
 8009ca4:	6822      	ldr	r2, [r4, #0]
 8009ca6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009caa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009cae:	d108      	bne.n	8009cc2 <_scanf_float+0x1ca>
 8009cb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009cb4:	f04f 0a01 	mov.w	sl, #1
 8009cb8:	6022      	str	r2, [r4, #0]
 8009cba:	e7e3      	b.n	8009c84 <_scanf_float+0x18c>
 8009cbc:	f1ba 0f02 	cmp.w	sl, #2
 8009cc0:	d055      	beq.n	8009d6e <_scanf_float+0x276>
 8009cc2:	2d01      	cmp	r5, #1
 8009cc4:	d002      	beq.n	8009ccc <_scanf_float+0x1d4>
 8009cc6:	2d04      	cmp	r5, #4
 8009cc8:	f47f af48 	bne.w	8009b5c <_scanf_float+0x64>
 8009ccc:	3501      	adds	r5, #1
 8009cce:	b2ed      	uxtb	r5, r5
 8009cd0:	e7d8      	b.n	8009c84 <_scanf_float+0x18c>
 8009cd2:	f1ba 0f01 	cmp.w	sl, #1
 8009cd6:	f47f af41 	bne.w	8009b5c <_scanf_float+0x64>
 8009cda:	f04f 0a02 	mov.w	sl, #2
 8009cde:	e7d1      	b.n	8009c84 <_scanf_float+0x18c>
 8009ce0:	b97d      	cbnz	r5, 8009d02 <_scanf_float+0x20a>
 8009ce2:	f1b9 0f00 	cmp.w	r9, #0
 8009ce6:	f47f af3c 	bne.w	8009b62 <_scanf_float+0x6a>
 8009cea:	6822      	ldr	r2, [r4, #0]
 8009cec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009cf0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009cf4:	f47f af39 	bne.w	8009b6a <_scanf_float+0x72>
 8009cf8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009cfc:	2501      	movs	r5, #1
 8009cfe:	6022      	str	r2, [r4, #0]
 8009d00:	e7c0      	b.n	8009c84 <_scanf_float+0x18c>
 8009d02:	2d03      	cmp	r5, #3
 8009d04:	d0e2      	beq.n	8009ccc <_scanf_float+0x1d4>
 8009d06:	2d05      	cmp	r5, #5
 8009d08:	e7de      	b.n	8009cc8 <_scanf_float+0x1d0>
 8009d0a:	2d02      	cmp	r5, #2
 8009d0c:	f47f af26 	bne.w	8009b5c <_scanf_float+0x64>
 8009d10:	2503      	movs	r5, #3
 8009d12:	e7b7      	b.n	8009c84 <_scanf_float+0x18c>
 8009d14:	2d06      	cmp	r5, #6
 8009d16:	f47f af21 	bne.w	8009b5c <_scanf_float+0x64>
 8009d1a:	2507      	movs	r5, #7
 8009d1c:	e7b2      	b.n	8009c84 <_scanf_float+0x18c>
 8009d1e:	6822      	ldr	r2, [r4, #0]
 8009d20:	0591      	lsls	r1, r2, #22
 8009d22:	f57f af1b 	bpl.w	8009b5c <_scanf_float+0x64>
 8009d26:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009d2a:	6022      	str	r2, [r4, #0]
 8009d2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d30:	e7a8      	b.n	8009c84 <_scanf_float+0x18c>
 8009d32:	6822      	ldr	r2, [r4, #0]
 8009d34:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009d38:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009d3c:	d006      	beq.n	8009d4c <_scanf_float+0x254>
 8009d3e:	0550      	lsls	r0, r2, #21
 8009d40:	f57f af0c 	bpl.w	8009b5c <_scanf_float+0x64>
 8009d44:	f1b9 0f00 	cmp.w	r9, #0
 8009d48:	f43f af0f 	beq.w	8009b6a <_scanf_float+0x72>
 8009d4c:	0591      	lsls	r1, r2, #22
 8009d4e:	bf58      	it	pl
 8009d50:	9901      	ldrpl	r1, [sp, #4]
 8009d52:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d56:	bf58      	it	pl
 8009d58:	eba9 0101 	subpl.w	r1, r9, r1
 8009d5c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009d60:	f04f 0900 	mov.w	r9, #0
 8009d64:	bf58      	it	pl
 8009d66:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009d6a:	6022      	str	r2, [r4, #0]
 8009d6c:	e78a      	b.n	8009c84 <_scanf_float+0x18c>
 8009d6e:	f04f 0a03 	mov.w	sl, #3
 8009d72:	e787      	b.n	8009c84 <_scanf_float+0x18c>
 8009d74:	4639      	mov	r1, r7
 8009d76:	4640      	mov	r0, r8
 8009d78:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009d7c:	4798      	blx	r3
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	f43f aedf 	beq.w	8009b42 <_scanf_float+0x4a>
 8009d84:	e6ea      	b.n	8009b5c <_scanf_float+0x64>
 8009d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d8a:	463a      	mov	r2, r7
 8009d8c:	4640      	mov	r0, r8
 8009d8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009d92:	4798      	blx	r3
 8009d94:	6923      	ldr	r3, [r4, #16]
 8009d96:	3b01      	subs	r3, #1
 8009d98:	6123      	str	r3, [r4, #16]
 8009d9a:	e6ec      	b.n	8009b76 <_scanf_float+0x7e>
 8009d9c:	1e6b      	subs	r3, r5, #1
 8009d9e:	2b06      	cmp	r3, #6
 8009da0:	d825      	bhi.n	8009dee <_scanf_float+0x2f6>
 8009da2:	2d02      	cmp	r5, #2
 8009da4:	d836      	bhi.n	8009e14 <_scanf_float+0x31c>
 8009da6:	455e      	cmp	r6, fp
 8009da8:	f67f aee8 	bls.w	8009b7c <_scanf_float+0x84>
 8009dac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009db0:	463a      	mov	r2, r7
 8009db2:	4640      	mov	r0, r8
 8009db4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009db8:	4798      	blx	r3
 8009dba:	6923      	ldr	r3, [r4, #16]
 8009dbc:	3b01      	subs	r3, #1
 8009dbe:	6123      	str	r3, [r4, #16]
 8009dc0:	e7f1      	b.n	8009da6 <_scanf_float+0x2ae>
 8009dc2:	9802      	ldr	r0, [sp, #8]
 8009dc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009dc8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009dcc:	463a      	mov	r2, r7
 8009dce:	9002      	str	r0, [sp, #8]
 8009dd0:	4640      	mov	r0, r8
 8009dd2:	4798      	blx	r3
 8009dd4:	6923      	ldr	r3, [r4, #16]
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	6123      	str	r3, [r4, #16]
 8009dda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009dde:	fa5f fa8a 	uxtb.w	sl, sl
 8009de2:	f1ba 0f02 	cmp.w	sl, #2
 8009de6:	d1ec      	bne.n	8009dc2 <_scanf_float+0x2ca>
 8009de8:	3d03      	subs	r5, #3
 8009dea:	b2ed      	uxtb	r5, r5
 8009dec:	1b76      	subs	r6, r6, r5
 8009dee:	6823      	ldr	r3, [r4, #0]
 8009df0:	05da      	lsls	r2, r3, #23
 8009df2:	d52f      	bpl.n	8009e54 <_scanf_float+0x35c>
 8009df4:	055b      	lsls	r3, r3, #21
 8009df6:	d510      	bpl.n	8009e1a <_scanf_float+0x322>
 8009df8:	455e      	cmp	r6, fp
 8009dfa:	f67f aebf 	bls.w	8009b7c <_scanf_float+0x84>
 8009dfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e02:	463a      	mov	r2, r7
 8009e04:	4640      	mov	r0, r8
 8009e06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e0a:	4798      	blx	r3
 8009e0c:	6923      	ldr	r3, [r4, #16]
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	6123      	str	r3, [r4, #16]
 8009e12:	e7f1      	b.n	8009df8 <_scanf_float+0x300>
 8009e14:	46aa      	mov	sl, r5
 8009e16:	9602      	str	r6, [sp, #8]
 8009e18:	e7df      	b.n	8009dda <_scanf_float+0x2e2>
 8009e1a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009e1e:	6923      	ldr	r3, [r4, #16]
 8009e20:	2965      	cmp	r1, #101	; 0x65
 8009e22:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e26:	f106 35ff 	add.w	r5, r6, #4294967295
 8009e2a:	6123      	str	r3, [r4, #16]
 8009e2c:	d00c      	beq.n	8009e48 <_scanf_float+0x350>
 8009e2e:	2945      	cmp	r1, #69	; 0x45
 8009e30:	d00a      	beq.n	8009e48 <_scanf_float+0x350>
 8009e32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e36:	463a      	mov	r2, r7
 8009e38:	4640      	mov	r0, r8
 8009e3a:	4798      	blx	r3
 8009e3c:	6923      	ldr	r3, [r4, #16]
 8009e3e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009e42:	3b01      	subs	r3, #1
 8009e44:	1eb5      	subs	r5, r6, #2
 8009e46:	6123      	str	r3, [r4, #16]
 8009e48:	463a      	mov	r2, r7
 8009e4a:	4640      	mov	r0, r8
 8009e4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e50:	4798      	blx	r3
 8009e52:	462e      	mov	r6, r5
 8009e54:	6825      	ldr	r5, [r4, #0]
 8009e56:	f015 0510 	ands.w	r5, r5, #16
 8009e5a:	d155      	bne.n	8009f08 <_scanf_float+0x410>
 8009e5c:	7035      	strb	r5, [r6, #0]
 8009e5e:	6823      	ldr	r3, [r4, #0]
 8009e60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009e64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e68:	d11b      	bne.n	8009ea2 <_scanf_float+0x3aa>
 8009e6a:	9b01      	ldr	r3, [sp, #4]
 8009e6c:	454b      	cmp	r3, r9
 8009e6e:	eba3 0209 	sub.w	r2, r3, r9
 8009e72:	d123      	bne.n	8009ebc <_scanf_float+0x3c4>
 8009e74:	2200      	movs	r2, #0
 8009e76:	4659      	mov	r1, fp
 8009e78:	4640      	mov	r0, r8
 8009e7a:	f000 fe89 	bl	800ab90 <_strtod_r>
 8009e7e:	6822      	ldr	r2, [r4, #0]
 8009e80:	9b03      	ldr	r3, [sp, #12]
 8009e82:	f012 0f02 	tst.w	r2, #2
 8009e86:	4606      	mov	r6, r0
 8009e88:	460f      	mov	r7, r1
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	d021      	beq.n	8009ed2 <_scanf_float+0x3da>
 8009e8e:	1d1a      	adds	r2, r3, #4
 8009e90:	9903      	ldr	r1, [sp, #12]
 8009e92:	600a      	str	r2, [r1, #0]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	e9c3 6700 	strd	r6, r7, [r3]
 8009e9a:	68e3      	ldr	r3, [r4, #12]
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	60e3      	str	r3, [r4, #12]
 8009ea0:	e66d      	b.n	8009b7e <_scanf_float+0x86>
 8009ea2:	9b04      	ldr	r3, [sp, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d0e5      	beq.n	8009e74 <_scanf_float+0x37c>
 8009ea8:	9905      	ldr	r1, [sp, #20]
 8009eaa:	230a      	movs	r3, #10
 8009eac:	462a      	mov	r2, r5
 8009eae:	4640      	mov	r0, r8
 8009eb0:	3101      	adds	r1, #1
 8009eb2:	f000 feef 	bl	800ac94 <_strtol_r>
 8009eb6:	9b04      	ldr	r3, [sp, #16]
 8009eb8:	9e05      	ldr	r6, [sp, #20]
 8009eba:	1ac2      	subs	r2, r0, r3
 8009ebc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009ec0:	429e      	cmp	r6, r3
 8009ec2:	bf28      	it	cs
 8009ec4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009ec8:	4630      	mov	r0, r6
 8009eca:	4910      	ldr	r1, [pc, #64]	; (8009f0c <_scanf_float+0x414>)
 8009ecc:	f000 f836 	bl	8009f3c <siprintf>
 8009ed0:	e7d0      	b.n	8009e74 <_scanf_float+0x37c>
 8009ed2:	f012 0f04 	tst.w	r2, #4
 8009ed6:	f103 0204 	add.w	r2, r3, #4
 8009eda:	d1d9      	bne.n	8009e90 <_scanf_float+0x398>
 8009edc:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8009ee0:	f8cc 2000 	str.w	r2, [ip]
 8009ee4:	f8d3 8000 	ldr.w	r8, [r3]
 8009ee8:	4602      	mov	r2, r0
 8009eea:	460b      	mov	r3, r1
 8009eec:	f7f6 fdca 	bl	8000a84 <__aeabi_dcmpun>
 8009ef0:	b128      	cbz	r0, 8009efe <_scanf_float+0x406>
 8009ef2:	4807      	ldr	r0, [pc, #28]	; (8009f10 <_scanf_float+0x418>)
 8009ef4:	f000 f81e 	bl	8009f34 <nanf>
 8009ef8:	f8c8 0000 	str.w	r0, [r8]
 8009efc:	e7cd      	b.n	8009e9a <_scanf_float+0x3a2>
 8009efe:	4630      	mov	r0, r6
 8009f00:	4639      	mov	r1, r7
 8009f02:	f7f6 fe1d 	bl	8000b40 <__aeabi_d2f>
 8009f06:	e7f7      	b.n	8009ef8 <_scanf_float+0x400>
 8009f08:	2500      	movs	r5, #0
 8009f0a:	e638      	b.n	8009b7e <_scanf_float+0x86>
 8009f0c:	0800da38 	.word	0x0800da38
 8009f10:	0800de40 	.word	0x0800de40

08009f14 <_sbrk_r>:
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	2300      	movs	r3, #0
 8009f18:	4d05      	ldr	r5, [pc, #20]	; (8009f30 <_sbrk_r+0x1c>)
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	602b      	str	r3, [r5, #0]
 8009f20:	f7f7 fa28 	bl	8001374 <_sbrk>
 8009f24:	1c43      	adds	r3, r0, #1
 8009f26:	d102      	bne.n	8009f2e <_sbrk_r+0x1a>
 8009f28:	682b      	ldr	r3, [r5, #0]
 8009f2a:	b103      	cbz	r3, 8009f2e <_sbrk_r+0x1a>
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	20001844 	.word	0x20001844

08009f34 <nanf>:
 8009f34:	4800      	ldr	r0, [pc, #0]	; (8009f38 <nanf+0x4>)
 8009f36:	4770      	bx	lr
 8009f38:	7fc00000 	.word	0x7fc00000

08009f3c <siprintf>:
 8009f3c:	b40e      	push	{r1, r2, r3}
 8009f3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f42:	b500      	push	{lr}
 8009f44:	b09c      	sub	sp, #112	; 0x70
 8009f46:	ab1d      	add	r3, sp, #116	; 0x74
 8009f48:	9002      	str	r0, [sp, #8]
 8009f4a:	9006      	str	r0, [sp, #24]
 8009f4c:	9107      	str	r1, [sp, #28]
 8009f4e:	9104      	str	r1, [sp, #16]
 8009f50:	4808      	ldr	r0, [pc, #32]	; (8009f74 <siprintf+0x38>)
 8009f52:	4909      	ldr	r1, [pc, #36]	; (8009f78 <siprintf+0x3c>)
 8009f54:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f58:	9105      	str	r1, [sp, #20]
 8009f5a:	6800      	ldr	r0, [r0, #0]
 8009f5c:	a902      	add	r1, sp, #8
 8009f5e:	9301      	str	r3, [sp, #4]
 8009f60:	f002 fe1c 	bl	800cb9c <_svfiprintf_r>
 8009f64:	2200      	movs	r2, #0
 8009f66:	9b02      	ldr	r3, [sp, #8]
 8009f68:	701a      	strb	r2, [r3, #0]
 8009f6a:	b01c      	add	sp, #112	; 0x70
 8009f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f70:	b003      	add	sp, #12
 8009f72:	4770      	bx	lr
 8009f74:	200001a8 	.word	0x200001a8
 8009f78:	ffff0208 	.word	0xffff0208

08009f7c <sulp>:
 8009f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f80:	460f      	mov	r7, r1
 8009f82:	4690      	mov	r8, r2
 8009f84:	f002 fc52 	bl	800c82c <__ulp>
 8009f88:	4604      	mov	r4, r0
 8009f8a:	460d      	mov	r5, r1
 8009f8c:	f1b8 0f00 	cmp.w	r8, #0
 8009f90:	d011      	beq.n	8009fb6 <sulp+0x3a>
 8009f92:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009f96:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	dd0b      	ble.n	8009fb6 <sulp+0x3a>
 8009f9e:	2400      	movs	r4, #0
 8009fa0:	051b      	lsls	r3, r3, #20
 8009fa2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009fa6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009faa:	4622      	mov	r2, r4
 8009fac:	462b      	mov	r3, r5
 8009fae:	f7f6 facf 	bl	8000550 <__aeabi_dmul>
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	460d      	mov	r5, r1
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	4629      	mov	r1, r5
 8009fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08009fc0 <_strtod_l>:
 8009fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc4:	469b      	mov	fp, r3
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	b09f      	sub	sp, #124	; 0x7c
 8009fca:	931a      	str	r3, [sp, #104]	; 0x68
 8009fcc:	4b9e      	ldr	r3, [pc, #632]	; (800a248 <_strtod_l+0x288>)
 8009fce:	4682      	mov	sl, r0
 8009fd0:	681f      	ldr	r7, [r3, #0]
 8009fd2:	460e      	mov	r6, r1
 8009fd4:	4638      	mov	r0, r7
 8009fd6:	9215      	str	r2, [sp, #84]	; 0x54
 8009fd8:	f7f6 f8f6 	bl	80001c8 <strlen>
 8009fdc:	f04f 0800 	mov.w	r8, #0
 8009fe0:	4604      	mov	r4, r0
 8009fe2:	f04f 0900 	mov.w	r9, #0
 8009fe6:	9619      	str	r6, [sp, #100]	; 0x64
 8009fe8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009fea:	781a      	ldrb	r2, [r3, #0]
 8009fec:	2a2b      	cmp	r2, #43	; 0x2b
 8009fee:	d04c      	beq.n	800a08a <_strtod_l+0xca>
 8009ff0:	d83a      	bhi.n	800a068 <_strtod_l+0xa8>
 8009ff2:	2a0d      	cmp	r2, #13
 8009ff4:	d833      	bhi.n	800a05e <_strtod_l+0x9e>
 8009ff6:	2a08      	cmp	r2, #8
 8009ff8:	d833      	bhi.n	800a062 <_strtod_l+0xa2>
 8009ffa:	2a00      	cmp	r2, #0
 8009ffc:	d03d      	beq.n	800a07a <_strtod_l+0xba>
 8009ffe:	2300      	movs	r3, #0
 800a000:	930a      	str	r3, [sp, #40]	; 0x28
 800a002:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a004:	782b      	ldrb	r3, [r5, #0]
 800a006:	2b30      	cmp	r3, #48	; 0x30
 800a008:	f040 80aa 	bne.w	800a160 <_strtod_l+0x1a0>
 800a00c:	786b      	ldrb	r3, [r5, #1]
 800a00e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a012:	2b58      	cmp	r3, #88	; 0x58
 800a014:	d166      	bne.n	800a0e4 <_strtod_l+0x124>
 800a016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a018:	4650      	mov	r0, sl
 800a01a:	9301      	str	r3, [sp, #4]
 800a01c:	ab1a      	add	r3, sp, #104	; 0x68
 800a01e:	9300      	str	r3, [sp, #0]
 800a020:	4a8a      	ldr	r2, [pc, #552]	; (800a24c <_strtod_l+0x28c>)
 800a022:	f8cd b008 	str.w	fp, [sp, #8]
 800a026:	ab1b      	add	r3, sp, #108	; 0x6c
 800a028:	a919      	add	r1, sp, #100	; 0x64
 800a02a:	f001 fd53 	bl	800bad4 <__gethex>
 800a02e:	f010 0607 	ands.w	r6, r0, #7
 800a032:	4604      	mov	r4, r0
 800a034:	d005      	beq.n	800a042 <_strtod_l+0x82>
 800a036:	2e06      	cmp	r6, #6
 800a038:	d129      	bne.n	800a08e <_strtod_l+0xce>
 800a03a:	2300      	movs	r3, #0
 800a03c:	3501      	adds	r5, #1
 800a03e:	9519      	str	r5, [sp, #100]	; 0x64
 800a040:	930a      	str	r3, [sp, #40]	; 0x28
 800a042:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a044:	2b00      	cmp	r3, #0
 800a046:	f040 858a 	bne.w	800ab5e <_strtod_l+0xb9e>
 800a04a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a04c:	b1d3      	cbz	r3, 800a084 <_strtod_l+0xc4>
 800a04e:	4642      	mov	r2, r8
 800a050:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a054:	4610      	mov	r0, r2
 800a056:	4619      	mov	r1, r3
 800a058:	b01f      	add	sp, #124	; 0x7c
 800a05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a05e:	2a20      	cmp	r2, #32
 800a060:	d1cd      	bne.n	8009ffe <_strtod_l+0x3e>
 800a062:	3301      	adds	r3, #1
 800a064:	9319      	str	r3, [sp, #100]	; 0x64
 800a066:	e7bf      	b.n	8009fe8 <_strtod_l+0x28>
 800a068:	2a2d      	cmp	r2, #45	; 0x2d
 800a06a:	d1c8      	bne.n	8009ffe <_strtod_l+0x3e>
 800a06c:	2201      	movs	r2, #1
 800a06e:	920a      	str	r2, [sp, #40]	; 0x28
 800a070:	1c5a      	adds	r2, r3, #1
 800a072:	9219      	str	r2, [sp, #100]	; 0x64
 800a074:	785b      	ldrb	r3, [r3, #1]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1c3      	bne.n	800a002 <_strtod_l+0x42>
 800a07a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a07c:	9619      	str	r6, [sp, #100]	; 0x64
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f040 856b 	bne.w	800ab5a <_strtod_l+0xb9a>
 800a084:	4642      	mov	r2, r8
 800a086:	464b      	mov	r3, r9
 800a088:	e7e4      	b.n	800a054 <_strtod_l+0x94>
 800a08a:	2200      	movs	r2, #0
 800a08c:	e7ef      	b.n	800a06e <_strtod_l+0xae>
 800a08e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a090:	b13a      	cbz	r2, 800a0a2 <_strtod_l+0xe2>
 800a092:	2135      	movs	r1, #53	; 0x35
 800a094:	a81c      	add	r0, sp, #112	; 0x70
 800a096:	f002 fccd 	bl	800ca34 <__copybits>
 800a09a:	4650      	mov	r0, sl
 800a09c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a09e:	f002 f895 	bl	800c1cc <_Bfree>
 800a0a2:	3e01      	subs	r6, #1
 800a0a4:	2e04      	cmp	r6, #4
 800a0a6:	d806      	bhi.n	800a0b6 <_strtod_l+0xf6>
 800a0a8:	e8df f006 	tbb	[pc, r6]
 800a0ac:	1714030a 	.word	0x1714030a
 800a0b0:	0a          	.byte	0x0a
 800a0b1:	00          	.byte	0x00
 800a0b2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a0b6:	0721      	lsls	r1, r4, #28
 800a0b8:	d5c3      	bpl.n	800a042 <_strtod_l+0x82>
 800a0ba:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a0be:	e7c0      	b.n	800a042 <_strtod_l+0x82>
 800a0c0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a0c2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a0c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a0ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a0ce:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a0d2:	e7f0      	b.n	800a0b6 <_strtod_l+0xf6>
 800a0d4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a250 <_strtod_l+0x290>
 800a0d8:	e7ed      	b.n	800a0b6 <_strtod_l+0xf6>
 800a0da:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a0de:	f04f 38ff 	mov.w	r8, #4294967295
 800a0e2:	e7e8      	b.n	800a0b6 <_strtod_l+0xf6>
 800a0e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0e6:	1c5a      	adds	r2, r3, #1
 800a0e8:	9219      	str	r2, [sp, #100]	; 0x64
 800a0ea:	785b      	ldrb	r3, [r3, #1]
 800a0ec:	2b30      	cmp	r3, #48	; 0x30
 800a0ee:	d0f9      	beq.n	800a0e4 <_strtod_l+0x124>
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d0a6      	beq.n	800a042 <_strtod_l+0x82>
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	9307      	str	r3, [sp, #28]
 800a0f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0fa:	220a      	movs	r2, #10
 800a0fc:	9308      	str	r3, [sp, #32]
 800a0fe:	2300      	movs	r3, #0
 800a100:	469b      	mov	fp, r3
 800a102:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800a106:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a108:	7805      	ldrb	r5, [r0, #0]
 800a10a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800a10e:	b2d9      	uxtb	r1, r3
 800a110:	2909      	cmp	r1, #9
 800a112:	d927      	bls.n	800a164 <_strtod_l+0x1a4>
 800a114:	4622      	mov	r2, r4
 800a116:	4639      	mov	r1, r7
 800a118:	f002 fe46 	bl	800cda8 <strncmp>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	d033      	beq.n	800a188 <_strtod_l+0x1c8>
 800a120:	2000      	movs	r0, #0
 800a122:	462a      	mov	r2, r5
 800a124:	465c      	mov	r4, fp
 800a126:	4603      	mov	r3, r0
 800a128:	9004      	str	r0, [sp, #16]
 800a12a:	2a65      	cmp	r2, #101	; 0x65
 800a12c:	d001      	beq.n	800a132 <_strtod_l+0x172>
 800a12e:	2a45      	cmp	r2, #69	; 0x45
 800a130:	d114      	bne.n	800a15c <_strtod_l+0x19c>
 800a132:	b91c      	cbnz	r4, 800a13c <_strtod_l+0x17c>
 800a134:	9a07      	ldr	r2, [sp, #28]
 800a136:	4302      	orrs	r2, r0
 800a138:	d09f      	beq.n	800a07a <_strtod_l+0xba>
 800a13a:	2400      	movs	r4, #0
 800a13c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a13e:	1c72      	adds	r2, r6, #1
 800a140:	9219      	str	r2, [sp, #100]	; 0x64
 800a142:	7872      	ldrb	r2, [r6, #1]
 800a144:	2a2b      	cmp	r2, #43	; 0x2b
 800a146:	d079      	beq.n	800a23c <_strtod_l+0x27c>
 800a148:	2a2d      	cmp	r2, #45	; 0x2d
 800a14a:	f000 8083 	beq.w	800a254 <_strtod_l+0x294>
 800a14e:	2700      	movs	r7, #0
 800a150:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a154:	2909      	cmp	r1, #9
 800a156:	f240 8083 	bls.w	800a260 <_strtod_l+0x2a0>
 800a15a:	9619      	str	r6, [sp, #100]	; 0x64
 800a15c:	2500      	movs	r5, #0
 800a15e:	e09f      	b.n	800a2a0 <_strtod_l+0x2e0>
 800a160:	2300      	movs	r3, #0
 800a162:	e7c8      	b.n	800a0f6 <_strtod_l+0x136>
 800a164:	f1bb 0f08 	cmp.w	fp, #8
 800a168:	bfd5      	itete	le
 800a16a:	9906      	ldrle	r1, [sp, #24]
 800a16c:	9905      	ldrgt	r1, [sp, #20]
 800a16e:	fb02 3301 	mlale	r3, r2, r1, r3
 800a172:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a176:	f100 0001 	add.w	r0, r0, #1
 800a17a:	bfd4      	ite	le
 800a17c:	9306      	strle	r3, [sp, #24]
 800a17e:	9305      	strgt	r3, [sp, #20]
 800a180:	f10b 0b01 	add.w	fp, fp, #1
 800a184:	9019      	str	r0, [sp, #100]	; 0x64
 800a186:	e7be      	b.n	800a106 <_strtod_l+0x146>
 800a188:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a18a:	191a      	adds	r2, r3, r4
 800a18c:	9219      	str	r2, [sp, #100]	; 0x64
 800a18e:	5d1a      	ldrb	r2, [r3, r4]
 800a190:	f1bb 0f00 	cmp.w	fp, #0
 800a194:	d036      	beq.n	800a204 <_strtod_l+0x244>
 800a196:	465c      	mov	r4, fp
 800a198:	9004      	str	r0, [sp, #16]
 800a19a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a19e:	2b09      	cmp	r3, #9
 800a1a0:	d912      	bls.n	800a1c8 <_strtod_l+0x208>
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e7c1      	b.n	800a12a <_strtod_l+0x16a>
 800a1a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	1c5a      	adds	r2, r3, #1
 800a1ac:	9219      	str	r2, [sp, #100]	; 0x64
 800a1ae:	785a      	ldrb	r2, [r3, #1]
 800a1b0:	2a30      	cmp	r2, #48	; 0x30
 800a1b2:	d0f8      	beq.n	800a1a6 <_strtod_l+0x1e6>
 800a1b4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a1b8:	2b08      	cmp	r3, #8
 800a1ba:	f200 84d5 	bhi.w	800ab68 <_strtod_l+0xba8>
 800a1be:	9004      	str	r0, [sp, #16]
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	4604      	mov	r4, r0
 800a1c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1c6:	9308      	str	r3, [sp, #32]
 800a1c8:	3a30      	subs	r2, #48	; 0x30
 800a1ca:	f100 0301 	add.w	r3, r0, #1
 800a1ce:	d013      	beq.n	800a1f8 <_strtod_l+0x238>
 800a1d0:	9904      	ldr	r1, [sp, #16]
 800a1d2:	1905      	adds	r5, r0, r4
 800a1d4:	4419      	add	r1, r3
 800a1d6:	9104      	str	r1, [sp, #16]
 800a1d8:	4623      	mov	r3, r4
 800a1da:	210a      	movs	r1, #10
 800a1dc:	42ab      	cmp	r3, r5
 800a1de:	d113      	bne.n	800a208 <_strtod_l+0x248>
 800a1e0:	1823      	adds	r3, r4, r0
 800a1e2:	2b08      	cmp	r3, #8
 800a1e4:	f104 0401 	add.w	r4, r4, #1
 800a1e8:	4404      	add	r4, r0
 800a1ea:	dc1b      	bgt.n	800a224 <_strtod_l+0x264>
 800a1ec:	230a      	movs	r3, #10
 800a1ee:	9906      	ldr	r1, [sp, #24]
 800a1f0:	fb03 2301 	mla	r3, r3, r1, r2
 800a1f4:	9306      	str	r3, [sp, #24]
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	1c51      	adds	r1, r2, #1
 800a1fe:	9119      	str	r1, [sp, #100]	; 0x64
 800a200:	7852      	ldrb	r2, [r2, #1]
 800a202:	e7ca      	b.n	800a19a <_strtod_l+0x1da>
 800a204:	4658      	mov	r0, fp
 800a206:	e7d3      	b.n	800a1b0 <_strtod_l+0x1f0>
 800a208:	2b08      	cmp	r3, #8
 800a20a:	dc04      	bgt.n	800a216 <_strtod_l+0x256>
 800a20c:	9f06      	ldr	r7, [sp, #24]
 800a20e:	434f      	muls	r7, r1
 800a210:	9706      	str	r7, [sp, #24]
 800a212:	3301      	adds	r3, #1
 800a214:	e7e2      	b.n	800a1dc <_strtod_l+0x21c>
 800a216:	1c5f      	adds	r7, r3, #1
 800a218:	2f10      	cmp	r7, #16
 800a21a:	bfde      	ittt	le
 800a21c:	9f05      	ldrle	r7, [sp, #20]
 800a21e:	434f      	mulle	r7, r1
 800a220:	9705      	strle	r7, [sp, #20]
 800a222:	e7f6      	b.n	800a212 <_strtod_l+0x252>
 800a224:	2c10      	cmp	r4, #16
 800a226:	bfdf      	itttt	le
 800a228:	230a      	movle	r3, #10
 800a22a:	9905      	ldrle	r1, [sp, #20]
 800a22c:	fb03 2301 	mlale	r3, r3, r1, r2
 800a230:	9305      	strle	r3, [sp, #20]
 800a232:	e7e0      	b.n	800a1f6 <_strtod_l+0x236>
 800a234:	2300      	movs	r3, #0
 800a236:	9304      	str	r3, [sp, #16]
 800a238:	2301      	movs	r3, #1
 800a23a:	e77b      	b.n	800a134 <_strtod_l+0x174>
 800a23c:	2700      	movs	r7, #0
 800a23e:	1cb2      	adds	r2, r6, #2
 800a240:	9219      	str	r2, [sp, #100]	; 0x64
 800a242:	78b2      	ldrb	r2, [r6, #2]
 800a244:	e784      	b.n	800a150 <_strtod_l+0x190>
 800a246:	bf00      	nop
 800a248:	0800dc88 	.word	0x0800dc88
 800a24c:	0800da40 	.word	0x0800da40
 800a250:	7ff00000 	.word	0x7ff00000
 800a254:	2701      	movs	r7, #1
 800a256:	e7f2      	b.n	800a23e <_strtod_l+0x27e>
 800a258:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a25a:	1c51      	adds	r1, r2, #1
 800a25c:	9119      	str	r1, [sp, #100]	; 0x64
 800a25e:	7852      	ldrb	r2, [r2, #1]
 800a260:	2a30      	cmp	r2, #48	; 0x30
 800a262:	d0f9      	beq.n	800a258 <_strtod_l+0x298>
 800a264:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a268:	2908      	cmp	r1, #8
 800a26a:	f63f af77 	bhi.w	800a15c <_strtod_l+0x19c>
 800a26e:	f04f 0e0a 	mov.w	lr, #10
 800a272:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800a276:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a278:	9209      	str	r2, [sp, #36]	; 0x24
 800a27a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a27c:	1c51      	adds	r1, r2, #1
 800a27e:	9119      	str	r1, [sp, #100]	; 0x64
 800a280:	7852      	ldrb	r2, [r2, #1]
 800a282:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800a286:	2d09      	cmp	r5, #9
 800a288:	d935      	bls.n	800a2f6 <_strtod_l+0x336>
 800a28a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a28c:	1b49      	subs	r1, r1, r5
 800a28e:	2908      	cmp	r1, #8
 800a290:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800a294:	dc02      	bgt.n	800a29c <_strtod_l+0x2dc>
 800a296:	4565      	cmp	r5, ip
 800a298:	bfa8      	it	ge
 800a29a:	4665      	movge	r5, ip
 800a29c:	b107      	cbz	r7, 800a2a0 <_strtod_l+0x2e0>
 800a29e:	426d      	negs	r5, r5
 800a2a0:	2c00      	cmp	r4, #0
 800a2a2:	d14c      	bne.n	800a33e <_strtod_l+0x37e>
 800a2a4:	9907      	ldr	r1, [sp, #28]
 800a2a6:	4301      	orrs	r1, r0
 800a2a8:	f47f aecb 	bne.w	800a042 <_strtod_l+0x82>
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f47f aee4 	bne.w	800a07a <_strtod_l+0xba>
 800a2b2:	2a69      	cmp	r2, #105	; 0x69
 800a2b4:	d026      	beq.n	800a304 <_strtod_l+0x344>
 800a2b6:	dc23      	bgt.n	800a300 <_strtod_l+0x340>
 800a2b8:	2a49      	cmp	r2, #73	; 0x49
 800a2ba:	d023      	beq.n	800a304 <_strtod_l+0x344>
 800a2bc:	2a4e      	cmp	r2, #78	; 0x4e
 800a2be:	f47f aedc 	bne.w	800a07a <_strtod_l+0xba>
 800a2c2:	499d      	ldr	r1, [pc, #628]	; (800a538 <_strtod_l+0x578>)
 800a2c4:	a819      	add	r0, sp, #100	; 0x64
 800a2c6:	f001 fe53 	bl	800bf70 <__match>
 800a2ca:	2800      	cmp	r0, #0
 800a2cc:	f43f aed5 	beq.w	800a07a <_strtod_l+0xba>
 800a2d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2d2:	781b      	ldrb	r3, [r3, #0]
 800a2d4:	2b28      	cmp	r3, #40	; 0x28
 800a2d6:	d12c      	bne.n	800a332 <_strtod_l+0x372>
 800a2d8:	4998      	ldr	r1, [pc, #608]	; (800a53c <_strtod_l+0x57c>)
 800a2da:	aa1c      	add	r2, sp, #112	; 0x70
 800a2dc:	a819      	add	r0, sp, #100	; 0x64
 800a2de:	f001 fe5b 	bl	800bf98 <__hexnan>
 800a2e2:	2805      	cmp	r0, #5
 800a2e4:	d125      	bne.n	800a332 <_strtod_l+0x372>
 800a2e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a2e8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a2ec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a2f0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a2f4:	e6a5      	b.n	800a042 <_strtod_l+0x82>
 800a2f6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800a2fa:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800a2fe:	e7bc      	b.n	800a27a <_strtod_l+0x2ba>
 800a300:	2a6e      	cmp	r2, #110	; 0x6e
 800a302:	e7dc      	b.n	800a2be <_strtod_l+0x2fe>
 800a304:	498e      	ldr	r1, [pc, #568]	; (800a540 <_strtod_l+0x580>)
 800a306:	a819      	add	r0, sp, #100	; 0x64
 800a308:	f001 fe32 	bl	800bf70 <__match>
 800a30c:	2800      	cmp	r0, #0
 800a30e:	f43f aeb4 	beq.w	800a07a <_strtod_l+0xba>
 800a312:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a314:	498b      	ldr	r1, [pc, #556]	; (800a544 <_strtod_l+0x584>)
 800a316:	3b01      	subs	r3, #1
 800a318:	a819      	add	r0, sp, #100	; 0x64
 800a31a:	9319      	str	r3, [sp, #100]	; 0x64
 800a31c:	f001 fe28 	bl	800bf70 <__match>
 800a320:	b910      	cbnz	r0, 800a328 <_strtod_l+0x368>
 800a322:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a324:	3301      	adds	r3, #1
 800a326:	9319      	str	r3, [sp, #100]	; 0x64
 800a328:	f04f 0800 	mov.w	r8, #0
 800a32c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800a548 <_strtod_l+0x588>
 800a330:	e687      	b.n	800a042 <_strtod_l+0x82>
 800a332:	4886      	ldr	r0, [pc, #536]	; (800a54c <_strtod_l+0x58c>)
 800a334:	f002 fd32 	bl	800cd9c <nan>
 800a338:	4680      	mov	r8, r0
 800a33a:	4689      	mov	r9, r1
 800a33c:	e681      	b.n	800a042 <_strtod_l+0x82>
 800a33e:	9b04      	ldr	r3, [sp, #16]
 800a340:	f1bb 0f00 	cmp.w	fp, #0
 800a344:	bf08      	it	eq
 800a346:	46a3      	moveq	fp, r4
 800a348:	1aeb      	subs	r3, r5, r3
 800a34a:	2c10      	cmp	r4, #16
 800a34c:	9806      	ldr	r0, [sp, #24]
 800a34e:	4626      	mov	r6, r4
 800a350:	9307      	str	r3, [sp, #28]
 800a352:	bfa8      	it	ge
 800a354:	2610      	movge	r6, #16
 800a356:	f7f6 f881 	bl	800045c <__aeabi_ui2d>
 800a35a:	2c09      	cmp	r4, #9
 800a35c:	4680      	mov	r8, r0
 800a35e:	4689      	mov	r9, r1
 800a360:	dd13      	ble.n	800a38a <_strtod_l+0x3ca>
 800a362:	4b7b      	ldr	r3, [pc, #492]	; (800a550 <_strtod_l+0x590>)
 800a364:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a368:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a36c:	f7f6 f8f0 	bl	8000550 <__aeabi_dmul>
 800a370:	4680      	mov	r8, r0
 800a372:	9805      	ldr	r0, [sp, #20]
 800a374:	4689      	mov	r9, r1
 800a376:	f7f6 f871 	bl	800045c <__aeabi_ui2d>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	4640      	mov	r0, r8
 800a380:	4649      	mov	r1, r9
 800a382:	f7f5 ff2f 	bl	80001e4 <__adddf3>
 800a386:	4680      	mov	r8, r0
 800a388:	4689      	mov	r9, r1
 800a38a:	2c0f      	cmp	r4, #15
 800a38c:	dc36      	bgt.n	800a3fc <_strtod_l+0x43c>
 800a38e:	9b07      	ldr	r3, [sp, #28]
 800a390:	2b00      	cmp	r3, #0
 800a392:	f43f ae56 	beq.w	800a042 <_strtod_l+0x82>
 800a396:	dd22      	ble.n	800a3de <_strtod_l+0x41e>
 800a398:	2b16      	cmp	r3, #22
 800a39a:	dc09      	bgt.n	800a3b0 <_strtod_l+0x3f0>
 800a39c:	496c      	ldr	r1, [pc, #432]	; (800a550 <_strtod_l+0x590>)
 800a39e:	4642      	mov	r2, r8
 800a3a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a3a4:	464b      	mov	r3, r9
 800a3a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3aa:	f7f6 f8d1 	bl	8000550 <__aeabi_dmul>
 800a3ae:	e7c3      	b.n	800a338 <_strtod_l+0x378>
 800a3b0:	9a07      	ldr	r2, [sp, #28]
 800a3b2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	db20      	blt.n	800a3fc <_strtod_l+0x43c>
 800a3ba:	4d65      	ldr	r5, [pc, #404]	; (800a550 <_strtod_l+0x590>)
 800a3bc:	f1c4 040f 	rsb	r4, r4, #15
 800a3c0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a3c4:	4642      	mov	r2, r8
 800a3c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3ca:	464b      	mov	r3, r9
 800a3cc:	f7f6 f8c0 	bl	8000550 <__aeabi_dmul>
 800a3d0:	9b07      	ldr	r3, [sp, #28]
 800a3d2:	1b1c      	subs	r4, r3, r4
 800a3d4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a3d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3dc:	e7e5      	b.n	800a3aa <_strtod_l+0x3ea>
 800a3de:	9b07      	ldr	r3, [sp, #28]
 800a3e0:	3316      	adds	r3, #22
 800a3e2:	db0b      	blt.n	800a3fc <_strtod_l+0x43c>
 800a3e4:	9b04      	ldr	r3, [sp, #16]
 800a3e6:	4640      	mov	r0, r8
 800a3e8:	1b5d      	subs	r5, r3, r5
 800a3ea:	4b59      	ldr	r3, [pc, #356]	; (800a550 <_strtod_l+0x590>)
 800a3ec:	4649      	mov	r1, r9
 800a3ee:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a3f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3f6:	f7f6 f9d5 	bl	80007a4 <__aeabi_ddiv>
 800a3fa:	e79d      	b.n	800a338 <_strtod_l+0x378>
 800a3fc:	9b07      	ldr	r3, [sp, #28]
 800a3fe:	1ba6      	subs	r6, r4, r6
 800a400:	441e      	add	r6, r3
 800a402:	2e00      	cmp	r6, #0
 800a404:	dd74      	ble.n	800a4f0 <_strtod_l+0x530>
 800a406:	f016 030f 	ands.w	r3, r6, #15
 800a40a:	d00a      	beq.n	800a422 <_strtod_l+0x462>
 800a40c:	4950      	ldr	r1, [pc, #320]	; (800a550 <_strtod_l+0x590>)
 800a40e:	4642      	mov	r2, r8
 800a410:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a418:	464b      	mov	r3, r9
 800a41a:	f7f6 f899 	bl	8000550 <__aeabi_dmul>
 800a41e:	4680      	mov	r8, r0
 800a420:	4689      	mov	r9, r1
 800a422:	f036 060f 	bics.w	r6, r6, #15
 800a426:	d052      	beq.n	800a4ce <_strtod_l+0x50e>
 800a428:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800a42c:	dd27      	ble.n	800a47e <_strtod_l+0x4be>
 800a42e:	f04f 0b00 	mov.w	fp, #0
 800a432:	f8cd b010 	str.w	fp, [sp, #16]
 800a436:	f8cd b020 	str.w	fp, [sp, #32]
 800a43a:	f8cd b018 	str.w	fp, [sp, #24]
 800a43e:	2322      	movs	r3, #34	; 0x22
 800a440:	f04f 0800 	mov.w	r8, #0
 800a444:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800a548 <_strtod_l+0x588>
 800a448:	f8ca 3000 	str.w	r3, [sl]
 800a44c:	9b08      	ldr	r3, [sp, #32]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f43f adf7 	beq.w	800a042 <_strtod_l+0x82>
 800a454:	4650      	mov	r0, sl
 800a456:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a458:	f001 feb8 	bl	800c1cc <_Bfree>
 800a45c:	4650      	mov	r0, sl
 800a45e:	9906      	ldr	r1, [sp, #24]
 800a460:	f001 feb4 	bl	800c1cc <_Bfree>
 800a464:	4650      	mov	r0, sl
 800a466:	9904      	ldr	r1, [sp, #16]
 800a468:	f001 feb0 	bl	800c1cc <_Bfree>
 800a46c:	4650      	mov	r0, sl
 800a46e:	9908      	ldr	r1, [sp, #32]
 800a470:	f001 feac 	bl	800c1cc <_Bfree>
 800a474:	4659      	mov	r1, fp
 800a476:	4650      	mov	r0, sl
 800a478:	f001 fea8 	bl	800c1cc <_Bfree>
 800a47c:	e5e1      	b.n	800a042 <_strtod_l+0x82>
 800a47e:	4b35      	ldr	r3, [pc, #212]	; (800a554 <_strtod_l+0x594>)
 800a480:	4640      	mov	r0, r8
 800a482:	9305      	str	r3, [sp, #20]
 800a484:	2300      	movs	r3, #0
 800a486:	4649      	mov	r1, r9
 800a488:	461f      	mov	r7, r3
 800a48a:	1136      	asrs	r6, r6, #4
 800a48c:	2e01      	cmp	r6, #1
 800a48e:	dc21      	bgt.n	800a4d4 <_strtod_l+0x514>
 800a490:	b10b      	cbz	r3, 800a496 <_strtod_l+0x4d6>
 800a492:	4680      	mov	r8, r0
 800a494:	4689      	mov	r9, r1
 800a496:	4b2f      	ldr	r3, [pc, #188]	; (800a554 <_strtod_l+0x594>)
 800a498:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a49c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a4a0:	4642      	mov	r2, r8
 800a4a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a4a6:	464b      	mov	r3, r9
 800a4a8:	f7f6 f852 	bl	8000550 <__aeabi_dmul>
 800a4ac:	4b26      	ldr	r3, [pc, #152]	; (800a548 <_strtod_l+0x588>)
 800a4ae:	460a      	mov	r2, r1
 800a4b0:	400b      	ands	r3, r1
 800a4b2:	4929      	ldr	r1, [pc, #164]	; (800a558 <_strtod_l+0x598>)
 800a4b4:	4680      	mov	r8, r0
 800a4b6:	428b      	cmp	r3, r1
 800a4b8:	d8b9      	bhi.n	800a42e <_strtod_l+0x46e>
 800a4ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a4be:	428b      	cmp	r3, r1
 800a4c0:	bf86      	itte	hi
 800a4c2:	f04f 38ff 	movhi.w	r8, #4294967295
 800a4c6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a55c <_strtod_l+0x59c>
 800a4ca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	9305      	str	r3, [sp, #20]
 800a4d2:	e07f      	b.n	800a5d4 <_strtod_l+0x614>
 800a4d4:	07f2      	lsls	r2, r6, #31
 800a4d6:	d505      	bpl.n	800a4e4 <_strtod_l+0x524>
 800a4d8:	9b05      	ldr	r3, [sp, #20]
 800a4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4de:	f7f6 f837 	bl	8000550 <__aeabi_dmul>
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	9a05      	ldr	r2, [sp, #20]
 800a4e6:	3701      	adds	r7, #1
 800a4e8:	3208      	adds	r2, #8
 800a4ea:	1076      	asrs	r6, r6, #1
 800a4ec:	9205      	str	r2, [sp, #20]
 800a4ee:	e7cd      	b.n	800a48c <_strtod_l+0x4cc>
 800a4f0:	d0ed      	beq.n	800a4ce <_strtod_l+0x50e>
 800a4f2:	4276      	negs	r6, r6
 800a4f4:	f016 020f 	ands.w	r2, r6, #15
 800a4f8:	d00a      	beq.n	800a510 <_strtod_l+0x550>
 800a4fa:	4b15      	ldr	r3, [pc, #84]	; (800a550 <_strtod_l+0x590>)
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a502:	4649      	mov	r1, r9
 800a504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a508:	f7f6 f94c 	bl	80007a4 <__aeabi_ddiv>
 800a50c:	4680      	mov	r8, r0
 800a50e:	4689      	mov	r9, r1
 800a510:	1136      	asrs	r6, r6, #4
 800a512:	d0dc      	beq.n	800a4ce <_strtod_l+0x50e>
 800a514:	2e1f      	cmp	r6, #31
 800a516:	dd23      	ble.n	800a560 <_strtod_l+0x5a0>
 800a518:	f04f 0b00 	mov.w	fp, #0
 800a51c:	f8cd b010 	str.w	fp, [sp, #16]
 800a520:	f8cd b020 	str.w	fp, [sp, #32]
 800a524:	f8cd b018 	str.w	fp, [sp, #24]
 800a528:	2322      	movs	r3, #34	; 0x22
 800a52a:	f04f 0800 	mov.w	r8, #0
 800a52e:	f04f 0900 	mov.w	r9, #0
 800a532:	f8ca 3000 	str.w	r3, [sl]
 800a536:	e789      	b.n	800a44c <_strtod_l+0x48c>
 800a538:	0800da11 	.word	0x0800da11
 800a53c:	0800da54 	.word	0x0800da54
 800a540:	0800da09 	.word	0x0800da09
 800a544:	0800db94 	.word	0x0800db94
 800a548:	7ff00000 	.word	0x7ff00000
 800a54c:	0800de40 	.word	0x0800de40
 800a550:	0800dd20 	.word	0x0800dd20
 800a554:	0800dcf8 	.word	0x0800dcf8
 800a558:	7ca00000 	.word	0x7ca00000
 800a55c:	7fefffff 	.word	0x7fefffff
 800a560:	f016 0310 	ands.w	r3, r6, #16
 800a564:	bf18      	it	ne
 800a566:	236a      	movne	r3, #106	; 0x6a
 800a568:	4640      	mov	r0, r8
 800a56a:	9305      	str	r3, [sp, #20]
 800a56c:	4649      	mov	r1, r9
 800a56e:	2300      	movs	r3, #0
 800a570:	4fb0      	ldr	r7, [pc, #704]	; (800a834 <_strtod_l+0x874>)
 800a572:	07f2      	lsls	r2, r6, #31
 800a574:	d504      	bpl.n	800a580 <_strtod_l+0x5c0>
 800a576:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a57a:	f7f5 ffe9 	bl	8000550 <__aeabi_dmul>
 800a57e:	2301      	movs	r3, #1
 800a580:	1076      	asrs	r6, r6, #1
 800a582:	f107 0708 	add.w	r7, r7, #8
 800a586:	d1f4      	bne.n	800a572 <_strtod_l+0x5b2>
 800a588:	b10b      	cbz	r3, 800a58e <_strtod_l+0x5ce>
 800a58a:	4680      	mov	r8, r0
 800a58c:	4689      	mov	r9, r1
 800a58e:	9b05      	ldr	r3, [sp, #20]
 800a590:	b1c3      	cbz	r3, 800a5c4 <_strtod_l+0x604>
 800a592:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a596:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	4649      	mov	r1, r9
 800a59e:	dd11      	ble.n	800a5c4 <_strtod_l+0x604>
 800a5a0:	2b1f      	cmp	r3, #31
 800a5a2:	f340 8127 	ble.w	800a7f4 <_strtod_l+0x834>
 800a5a6:	2b34      	cmp	r3, #52	; 0x34
 800a5a8:	bfd8      	it	le
 800a5aa:	f04f 33ff 	movle.w	r3, #4294967295
 800a5ae:	f04f 0800 	mov.w	r8, #0
 800a5b2:	bfcf      	iteee	gt
 800a5b4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a5b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a5bc:	fa03 f202 	lslle.w	r2, r3, r2
 800a5c0:	ea02 0901 	andle.w	r9, r2, r1
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	4640      	mov	r0, r8
 800a5ca:	4649      	mov	r1, r9
 800a5cc:	f7f6 fa28 	bl	8000a20 <__aeabi_dcmpeq>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	d1a1      	bne.n	800a518 <_strtod_l+0x558>
 800a5d4:	9b06      	ldr	r3, [sp, #24]
 800a5d6:	465a      	mov	r2, fp
 800a5d8:	9300      	str	r3, [sp, #0]
 800a5da:	4650      	mov	r0, sl
 800a5dc:	4623      	mov	r3, r4
 800a5de:	9908      	ldr	r1, [sp, #32]
 800a5e0:	f001 fe5c 	bl	800c29c <__s2b>
 800a5e4:	9008      	str	r0, [sp, #32]
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	f43f af21 	beq.w	800a42e <_strtod_l+0x46e>
 800a5ec:	9b04      	ldr	r3, [sp, #16]
 800a5ee:	f04f 0b00 	mov.w	fp, #0
 800a5f2:	1b5d      	subs	r5, r3, r5
 800a5f4:	9b07      	ldr	r3, [sp, #28]
 800a5f6:	f8cd b010 	str.w	fp, [sp, #16]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	bfb4      	ite	lt
 800a5fe:	462b      	movlt	r3, r5
 800a600:	2300      	movge	r3, #0
 800a602:	930e      	str	r3, [sp, #56]	; 0x38
 800a604:	9b07      	ldr	r3, [sp, #28]
 800a606:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a60a:	9314      	str	r3, [sp, #80]	; 0x50
 800a60c:	9b08      	ldr	r3, [sp, #32]
 800a60e:	4650      	mov	r0, sl
 800a610:	6859      	ldr	r1, [r3, #4]
 800a612:	f001 fd9b 	bl	800c14c <_Balloc>
 800a616:	9006      	str	r0, [sp, #24]
 800a618:	2800      	cmp	r0, #0
 800a61a:	f43f af10 	beq.w	800a43e <_strtod_l+0x47e>
 800a61e:	9b08      	ldr	r3, [sp, #32]
 800a620:	300c      	adds	r0, #12
 800a622:	691a      	ldr	r2, [r3, #16]
 800a624:	f103 010c 	add.w	r1, r3, #12
 800a628:	3202      	adds	r2, #2
 800a62a:	0092      	lsls	r2, r2, #2
 800a62c:	f001 fd74 	bl	800c118 <memcpy>
 800a630:	ab1c      	add	r3, sp, #112	; 0x70
 800a632:	9301      	str	r3, [sp, #4]
 800a634:	ab1b      	add	r3, sp, #108	; 0x6c
 800a636:	9300      	str	r3, [sp, #0]
 800a638:	4642      	mov	r2, r8
 800a63a:	464b      	mov	r3, r9
 800a63c:	4650      	mov	r0, sl
 800a63e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800a642:	f002 f96d 	bl	800c920 <__d2b>
 800a646:	901a      	str	r0, [sp, #104]	; 0x68
 800a648:	2800      	cmp	r0, #0
 800a64a:	f43f aef8 	beq.w	800a43e <_strtod_l+0x47e>
 800a64e:	2101      	movs	r1, #1
 800a650:	4650      	mov	r0, sl
 800a652:	f001 febb 	bl	800c3cc <__i2b>
 800a656:	4603      	mov	r3, r0
 800a658:	9004      	str	r0, [sp, #16]
 800a65a:	2800      	cmp	r0, #0
 800a65c:	f43f aeef 	beq.w	800a43e <_strtod_l+0x47e>
 800a660:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a662:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a664:	2d00      	cmp	r5, #0
 800a666:	bfab      	itete	ge
 800a668:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a66a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800a66c:	18ee      	addge	r6, r5, r3
 800a66e:	1b5c      	sublt	r4, r3, r5
 800a670:	9b05      	ldr	r3, [sp, #20]
 800a672:	bfa8      	it	ge
 800a674:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800a676:	eba5 0503 	sub.w	r5, r5, r3
 800a67a:	4415      	add	r5, r2
 800a67c:	4b6e      	ldr	r3, [pc, #440]	; (800a838 <_strtod_l+0x878>)
 800a67e:	f105 35ff 	add.w	r5, r5, #4294967295
 800a682:	bfb8      	it	lt
 800a684:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800a686:	429d      	cmp	r5, r3
 800a688:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a68c:	f280 80c4 	bge.w	800a818 <_strtod_l+0x858>
 800a690:	1b5b      	subs	r3, r3, r5
 800a692:	2b1f      	cmp	r3, #31
 800a694:	f04f 0701 	mov.w	r7, #1
 800a698:	eba2 0203 	sub.w	r2, r2, r3
 800a69c:	f300 80b1 	bgt.w	800a802 <_strtod_l+0x842>
 800a6a0:	2500      	movs	r5, #0
 800a6a2:	fa07 f303 	lsl.w	r3, r7, r3
 800a6a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6a8:	18b7      	adds	r7, r6, r2
 800a6aa:	9b05      	ldr	r3, [sp, #20]
 800a6ac:	42be      	cmp	r6, r7
 800a6ae:	4414      	add	r4, r2
 800a6b0:	441c      	add	r4, r3
 800a6b2:	4633      	mov	r3, r6
 800a6b4:	bfa8      	it	ge
 800a6b6:	463b      	movge	r3, r7
 800a6b8:	42a3      	cmp	r3, r4
 800a6ba:	bfa8      	it	ge
 800a6bc:	4623      	movge	r3, r4
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	bfc2      	ittt	gt
 800a6c2:	1aff      	subgt	r7, r7, r3
 800a6c4:	1ae4      	subgt	r4, r4, r3
 800a6c6:	1af6      	subgt	r6, r6, r3
 800a6c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	dd17      	ble.n	800a6fe <_strtod_l+0x73e>
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	4650      	mov	r0, sl
 800a6d2:	9904      	ldr	r1, [sp, #16]
 800a6d4:	f001 ff38 	bl	800c548 <__pow5mult>
 800a6d8:	9004      	str	r0, [sp, #16]
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	f43f aeaf 	beq.w	800a43e <_strtod_l+0x47e>
 800a6e0:	4601      	mov	r1, r0
 800a6e2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a6e4:	4650      	mov	r0, sl
 800a6e6:	f001 fe87 	bl	800c3f8 <__multiply>
 800a6ea:	9009      	str	r0, [sp, #36]	; 0x24
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	f43f aea6 	beq.w	800a43e <_strtod_l+0x47e>
 800a6f2:	4650      	mov	r0, sl
 800a6f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a6f6:	f001 fd69 	bl	800c1cc <_Bfree>
 800a6fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6fc:	931a      	str	r3, [sp, #104]	; 0x68
 800a6fe:	2f00      	cmp	r7, #0
 800a700:	f300 808e 	bgt.w	800a820 <_strtod_l+0x860>
 800a704:	9b07      	ldr	r3, [sp, #28]
 800a706:	2b00      	cmp	r3, #0
 800a708:	dd08      	ble.n	800a71c <_strtod_l+0x75c>
 800a70a:	4650      	mov	r0, sl
 800a70c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a70e:	9906      	ldr	r1, [sp, #24]
 800a710:	f001 ff1a 	bl	800c548 <__pow5mult>
 800a714:	9006      	str	r0, [sp, #24]
 800a716:	2800      	cmp	r0, #0
 800a718:	f43f ae91 	beq.w	800a43e <_strtod_l+0x47e>
 800a71c:	2c00      	cmp	r4, #0
 800a71e:	dd08      	ble.n	800a732 <_strtod_l+0x772>
 800a720:	4622      	mov	r2, r4
 800a722:	4650      	mov	r0, sl
 800a724:	9906      	ldr	r1, [sp, #24]
 800a726:	f001 ff69 	bl	800c5fc <__lshift>
 800a72a:	9006      	str	r0, [sp, #24]
 800a72c:	2800      	cmp	r0, #0
 800a72e:	f43f ae86 	beq.w	800a43e <_strtod_l+0x47e>
 800a732:	2e00      	cmp	r6, #0
 800a734:	dd08      	ble.n	800a748 <_strtod_l+0x788>
 800a736:	4632      	mov	r2, r6
 800a738:	4650      	mov	r0, sl
 800a73a:	9904      	ldr	r1, [sp, #16]
 800a73c:	f001 ff5e 	bl	800c5fc <__lshift>
 800a740:	9004      	str	r0, [sp, #16]
 800a742:	2800      	cmp	r0, #0
 800a744:	f43f ae7b 	beq.w	800a43e <_strtod_l+0x47e>
 800a748:	4650      	mov	r0, sl
 800a74a:	9a06      	ldr	r2, [sp, #24]
 800a74c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a74e:	f001 ffe1 	bl	800c714 <__mdiff>
 800a752:	4683      	mov	fp, r0
 800a754:	2800      	cmp	r0, #0
 800a756:	f43f ae72 	beq.w	800a43e <_strtod_l+0x47e>
 800a75a:	2400      	movs	r4, #0
 800a75c:	68c3      	ldr	r3, [r0, #12]
 800a75e:	9904      	ldr	r1, [sp, #16]
 800a760:	60c4      	str	r4, [r0, #12]
 800a762:	930b      	str	r3, [sp, #44]	; 0x2c
 800a764:	f001 ffba 	bl	800c6dc <__mcmp>
 800a768:	42a0      	cmp	r0, r4
 800a76a:	da6b      	bge.n	800a844 <_strtod_l+0x884>
 800a76c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a76e:	ea53 0308 	orrs.w	r3, r3, r8
 800a772:	f040 8091 	bne.w	800a898 <_strtod_l+0x8d8>
 800a776:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f040 808c 	bne.w	800a898 <_strtod_l+0x8d8>
 800a780:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a784:	0d1b      	lsrs	r3, r3, #20
 800a786:	051b      	lsls	r3, r3, #20
 800a788:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a78c:	f240 8084 	bls.w	800a898 <_strtod_l+0x8d8>
 800a790:	f8db 3014 	ldr.w	r3, [fp, #20]
 800a794:	b91b      	cbnz	r3, 800a79e <_strtod_l+0x7de>
 800a796:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	dd7c      	ble.n	800a898 <_strtod_l+0x8d8>
 800a79e:	4659      	mov	r1, fp
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	4650      	mov	r0, sl
 800a7a4:	f001 ff2a 	bl	800c5fc <__lshift>
 800a7a8:	9904      	ldr	r1, [sp, #16]
 800a7aa:	4683      	mov	fp, r0
 800a7ac:	f001 ff96 	bl	800c6dc <__mcmp>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	dd71      	ble.n	800a898 <_strtod_l+0x8d8>
 800a7b4:	9905      	ldr	r1, [sp, #20]
 800a7b6:	464b      	mov	r3, r9
 800a7b8:	4a20      	ldr	r2, [pc, #128]	; (800a83c <_strtod_l+0x87c>)
 800a7ba:	2900      	cmp	r1, #0
 800a7bc:	f000 808c 	beq.w	800a8d8 <_strtod_l+0x918>
 800a7c0:	ea02 0109 	and.w	r1, r2, r9
 800a7c4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a7c8:	f300 8086 	bgt.w	800a8d8 <_strtod_l+0x918>
 800a7cc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a7d0:	f77f aeaa 	ble.w	800a528 <_strtod_l+0x568>
 800a7d4:	4640      	mov	r0, r8
 800a7d6:	4649      	mov	r1, r9
 800a7d8:	4b19      	ldr	r3, [pc, #100]	; (800a840 <_strtod_l+0x880>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	f7f5 feb8 	bl	8000550 <__aeabi_dmul>
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	4303      	orrs	r3, r0
 800a7e4:	bf08      	it	eq
 800a7e6:	2322      	moveq	r3, #34	; 0x22
 800a7e8:	4680      	mov	r8, r0
 800a7ea:	4689      	mov	r9, r1
 800a7ec:	bf08      	it	eq
 800a7ee:	f8ca 3000 	streq.w	r3, [sl]
 800a7f2:	e62f      	b.n	800a454 <_strtod_l+0x494>
 800a7f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a7f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a7fc:	ea03 0808 	and.w	r8, r3, r8
 800a800:	e6e0      	b.n	800a5c4 <_strtod_l+0x604>
 800a802:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800a806:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800a80a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800a80e:	35e2      	adds	r5, #226	; 0xe2
 800a810:	fa07 f505 	lsl.w	r5, r7, r5
 800a814:	970f      	str	r7, [sp, #60]	; 0x3c
 800a816:	e747      	b.n	800a6a8 <_strtod_l+0x6e8>
 800a818:	2301      	movs	r3, #1
 800a81a:	2500      	movs	r5, #0
 800a81c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a81e:	e743      	b.n	800a6a8 <_strtod_l+0x6e8>
 800a820:	463a      	mov	r2, r7
 800a822:	4650      	mov	r0, sl
 800a824:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a826:	f001 fee9 	bl	800c5fc <__lshift>
 800a82a:	901a      	str	r0, [sp, #104]	; 0x68
 800a82c:	2800      	cmp	r0, #0
 800a82e:	f47f af69 	bne.w	800a704 <_strtod_l+0x744>
 800a832:	e604      	b.n	800a43e <_strtod_l+0x47e>
 800a834:	0800da68 	.word	0x0800da68
 800a838:	fffffc02 	.word	0xfffffc02
 800a83c:	7ff00000 	.word	0x7ff00000
 800a840:	39500000 	.word	0x39500000
 800a844:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a848:	d165      	bne.n	800a916 <_strtod_l+0x956>
 800a84a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a84c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a850:	b35a      	cbz	r2, 800a8aa <_strtod_l+0x8ea>
 800a852:	4a99      	ldr	r2, [pc, #612]	; (800aab8 <_strtod_l+0xaf8>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d12b      	bne.n	800a8b0 <_strtod_l+0x8f0>
 800a858:	9b05      	ldr	r3, [sp, #20]
 800a85a:	4641      	mov	r1, r8
 800a85c:	b303      	cbz	r3, 800a8a0 <_strtod_l+0x8e0>
 800a85e:	464a      	mov	r2, r9
 800a860:	4b96      	ldr	r3, [pc, #600]	; (800aabc <_strtod_l+0xafc>)
 800a862:	4013      	ands	r3, r2
 800a864:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a868:	f04f 32ff 	mov.w	r2, #4294967295
 800a86c:	d81b      	bhi.n	800a8a6 <_strtod_l+0x8e6>
 800a86e:	0d1b      	lsrs	r3, r3, #20
 800a870:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a874:	fa02 f303 	lsl.w	r3, r2, r3
 800a878:	4299      	cmp	r1, r3
 800a87a:	d119      	bne.n	800a8b0 <_strtod_l+0x8f0>
 800a87c:	4b90      	ldr	r3, [pc, #576]	; (800aac0 <_strtod_l+0xb00>)
 800a87e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a880:	429a      	cmp	r2, r3
 800a882:	d102      	bne.n	800a88a <_strtod_l+0x8ca>
 800a884:	3101      	adds	r1, #1
 800a886:	f43f adda 	beq.w	800a43e <_strtod_l+0x47e>
 800a88a:	f04f 0800 	mov.w	r8, #0
 800a88e:	4b8b      	ldr	r3, [pc, #556]	; (800aabc <_strtod_l+0xafc>)
 800a890:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a892:	401a      	ands	r2, r3
 800a894:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800a898:	9b05      	ldr	r3, [sp, #20]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d19a      	bne.n	800a7d4 <_strtod_l+0x814>
 800a89e:	e5d9      	b.n	800a454 <_strtod_l+0x494>
 800a8a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8a4:	e7e8      	b.n	800a878 <_strtod_l+0x8b8>
 800a8a6:	4613      	mov	r3, r2
 800a8a8:	e7e6      	b.n	800a878 <_strtod_l+0x8b8>
 800a8aa:	ea53 0308 	orrs.w	r3, r3, r8
 800a8ae:	d081      	beq.n	800a7b4 <_strtod_l+0x7f4>
 800a8b0:	b1e5      	cbz	r5, 800a8ec <_strtod_l+0x92c>
 800a8b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8b4:	421d      	tst	r5, r3
 800a8b6:	d0ef      	beq.n	800a898 <_strtod_l+0x8d8>
 800a8b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8ba:	4640      	mov	r0, r8
 800a8bc:	4649      	mov	r1, r9
 800a8be:	9a05      	ldr	r2, [sp, #20]
 800a8c0:	b1c3      	cbz	r3, 800a8f4 <_strtod_l+0x934>
 800a8c2:	f7ff fb5b 	bl	8009f7c <sulp>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	460b      	mov	r3, r1
 800a8ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8ce:	f7f5 fc89 	bl	80001e4 <__adddf3>
 800a8d2:	4680      	mov	r8, r0
 800a8d4:	4689      	mov	r9, r1
 800a8d6:	e7df      	b.n	800a898 <_strtod_l+0x8d8>
 800a8d8:	4013      	ands	r3, r2
 800a8da:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a8de:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a8e2:	f04f 38ff 	mov.w	r8, #4294967295
 800a8e6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a8ea:	e7d5      	b.n	800a898 <_strtod_l+0x8d8>
 800a8ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8ee:	ea13 0f08 	tst.w	r3, r8
 800a8f2:	e7e0      	b.n	800a8b6 <_strtod_l+0x8f6>
 800a8f4:	f7ff fb42 	bl	8009f7c <sulp>
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	460b      	mov	r3, r1
 800a8fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a900:	f7f5 fc6e 	bl	80001e0 <__aeabi_dsub>
 800a904:	2200      	movs	r2, #0
 800a906:	2300      	movs	r3, #0
 800a908:	4680      	mov	r8, r0
 800a90a:	4689      	mov	r9, r1
 800a90c:	f7f6 f888 	bl	8000a20 <__aeabi_dcmpeq>
 800a910:	2800      	cmp	r0, #0
 800a912:	d0c1      	beq.n	800a898 <_strtod_l+0x8d8>
 800a914:	e608      	b.n	800a528 <_strtod_l+0x568>
 800a916:	4658      	mov	r0, fp
 800a918:	9904      	ldr	r1, [sp, #16]
 800a91a:	f002 f85d 	bl	800c9d8 <__ratio>
 800a91e:	2200      	movs	r2, #0
 800a920:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a924:	4606      	mov	r6, r0
 800a926:	460f      	mov	r7, r1
 800a928:	f7f6 f88e 	bl	8000a48 <__aeabi_dcmple>
 800a92c:	2800      	cmp	r0, #0
 800a92e:	d070      	beq.n	800aa12 <_strtod_l+0xa52>
 800a930:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a932:	2b00      	cmp	r3, #0
 800a934:	d042      	beq.n	800a9bc <_strtod_l+0x9fc>
 800a936:	2600      	movs	r6, #0
 800a938:	4f62      	ldr	r7, [pc, #392]	; (800aac4 <_strtod_l+0xb04>)
 800a93a:	4d62      	ldr	r5, [pc, #392]	; (800aac4 <_strtod_l+0xb04>)
 800a93c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a93e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a942:	0d1b      	lsrs	r3, r3, #20
 800a944:	051b      	lsls	r3, r3, #20
 800a946:	930f      	str	r3, [sp, #60]	; 0x3c
 800a948:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a94a:	4b5f      	ldr	r3, [pc, #380]	; (800aac8 <_strtod_l+0xb08>)
 800a94c:	429a      	cmp	r2, r3
 800a94e:	f040 80c3 	bne.w	800aad8 <_strtod_l+0xb18>
 800a952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a954:	4640      	mov	r0, r8
 800a956:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800a95a:	4649      	mov	r1, r9
 800a95c:	f001 ff66 	bl	800c82c <__ulp>
 800a960:	4602      	mov	r2, r0
 800a962:	460b      	mov	r3, r1
 800a964:	4630      	mov	r0, r6
 800a966:	4639      	mov	r1, r7
 800a968:	f7f5 fdf2 	bl	8000550 <__aeabi_dmul>
 800a96c:	4642      	mov	r2, r8
 800a96e:	464b      	mov	r3, r9
 800a970:	f7f5 fc38 	bl	80001e4 <__adddf3>
 800a974:	460b      	mov	r3, r1
 800a976:	4951      	ldr	r1, [pc, #324]	; (800aabc <_strtod_l+0xafc>)
 800a978:	4a54      	ldr	r2, [pc, #336]	; (800aacc <_strtod_l+0xb0c>)
 800a97a:	4019      	ands	r1, r3
 800a97c:	4291      	cmp	r1, r2
 800a97e:	4680      	mov	r8, r0
 800a980:	d95d      	bls.n	800aa3e <_strtod_l+0xa7e>
 800a982:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a984:	4b4e      	ldr	r3, [pc, #312]	; (800aac0 <_strtod_l+0xb00>)
 800a986:	429a      	cmp	r2, r3
 800a988:	d103      	bne.n	800a992 <_strtod_l+0x9d2>
 800a98a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a98c:	3301      	adds	r3, #1
 800a98e:	f43f ad56 	beq.w	800a43e <_strtod_l+0x47e>
 800a992:	f04f 38ff 	mov.w	r8, #4294967295
 800a996:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800aac0 <_strtod_l+0xb00>
 800a99a:	4650      	mov	r0, sl
 800a99c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a99e:	f001 fc15 	bl	800c1cc <_Bfree>
 800a9a2:	4650      	mov	r0, sl
 800a9a4:	9906      	ldr	r1, [sp, #24]
 800a9a6:	f001 fc11 	bl	800c1cc <_Bfree>
 800a9aa:	4650      	mov	r0, sl
 800a9ac:	9904      	ldr	r1, [sp, #16]
 800a9ae:	f001 fc0d 	bl	800c1cc <_Bfree>
 800a9b2:	4659      	mov	r1, fp
 800a9b4:	4650      	mov	r0, sl
 800a9b6:	f001 fc09 	bl	800c1cc <_Bfree>
 800a9ba:	e627      	b.n	800a60c <_strtod_l+0x64c>
 800a9bc:	f1b8 0f00 	cmp.w	r8, #0
 800a9c0:	d119      	bne.n	800a9f6 <_strtod_l+0xa36>
 800a9c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9c8:	b9e3      	cbnz	r3, 800aa04 <_strtod_l+0xa44>
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	4630      	mov	r0, r6
 800a9ce:	4639      	mov	r1, r7
 800a9d0:	4b3c      	ldr	r3, [pc, #240]	; (800aac4 <_strtod_l+0xb04>)
 800a9d2:	f7f6 f82f 	bl	8000a34 <__aeabi_dcmplt>
 800a9d6:	b9c8      	cbnz	r0, 800aa0c <_strtod_l+0xa4c>
 800a9d8:	2200      	movs	r2, #0
 800a9da:	4630      	mov	r0, r6
 800a9dc:	4639      	mov	r1, r7
 800a9de:	4b3c      	ldr	r3, [pc, #240]	; (800aad0 <_strtod_l+0xb10>)
 800a9e0:	f7f5 fdb6 	bl	8000550 <__aeabi_dmul>
 800a9e4:	4604      	mov	r4, r0
 800a9e6:	460d      	mov	r5, r1
 800a9e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a9ec:	9416      	str	r4, [sp, #88]	; 0x58
 800a9ee:	9317      	str	r3, [sp, #92]	; 0x5c
 800a9f0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800a9f4:	e7a2      	b.n	800a93c <_strtod_l+0x97c>
 800a9f6:	f1b8 0f01 	cmp.w	r8, #1
 800a9fa:	d103      	bne.n	800aa04 <_strtod_l+0xa44>
 800a9fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f43f ad92 	beq.w	800a528 <_strtod_l+0x568>
 800aa04:	2600      	movs	r6, #0
 800aa06:	2400      	movs	r4, #0
 800aa08:	4f32      	ldr	r7, [pc, #200]	; (800aad4 <_strtod_l+0xb14>)
 800aa0a:	e796      	b.n	800a93a <_strtod_l+0x97a>
 800aa0c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800aa0e:	4d30      	ldr	r5, [pc, #192]	; (800aad0 <_strtod_l+0xb10>)
 800aa10:	e7ea      	b.n	800a9e8 <_strtod_l+0xa28>
 800aa12:	4b2f      	ldr	r3, [pc, #188]	; (800aad0 <_strtod_l+0xb10>)
 800aa14:	2200      	movs	r2, #0
 800aa16:	4630      	mov	r0, r6
 800aa18:	4639      	mov	r1, r7
 800aa1a:	f7f5 fd99 	bl	8000550 <__aeabi_dmul>
 800aa1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa20:	4604      	mov	r4, r0
 800aa22:	460d      	mov	r5, r1
 800aa24:	b933      	cbnz	r3, 800aa34 <_strtod_l+0xa74>
 800aa26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa2a:	9010      	str	r0, [sp, #64]	; 0x40
 800aa2c:	9311      	str	r3, [sp, #68]	; 0x44
 800aa2e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800aa32:	e783      	b.n	800a93c <_strtod_l+0x97c>
 800aa34:	4602      	mov	r2, r0
 800aa36:	460b      	mov	r3, r1
 800aa38:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800aa3c:	e7f7      	b.n	800aa2e <_strtod_l+0xa6e>
 800aa3e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800aa42:	9b05      	ldr	r3, [sp, #20]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d1a8      	bne.n	800a99a <_strtod_l+0x9da>
 800aa48:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aa4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa4e:	0d1b      	lsrs	r3, r3, #20
 800aa50:	051b      	lsls	r3, r3, #20
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d1a1      	bne.n	800a99a <_strtod_l+0x9da>
 800aa56:	4620      	mov	r0, r4
 800aa58:	4629      	mov	r1, r5
 800aa5a:	f7f6 f8d9 	bl	8000c10 <__aeabi_d2lz>
 800aa5e:	f7f5 fd49 	bl	80004f4 <__aeabi_l2d>
 800aa62:	4602      	mov	r2, r0
 800aa64:	460b      	mov	r3, r1
 800aa66:	4620      	mov	r0, r4
 800aa68:	4629      	mov	r1, r5
 800aa6a:	f7f5 fbb9 	bl	80001e0 <__aeabi_dsub>
 800aa6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa74:	ea43 0308 	orr.w	r3, r3, r8
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	460d      	mov	r5, r1
 800aa7e:	d066      	beq.n	800ab4e <_strtod_l+0xb8e>
 800aa80:	a309      	add	r3, pc, #36	; (adr r3, 800aaa8 <_strtod_l+0xae8>)
 800aa82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa86:	f7f5 ffd5 	bl	8000a34 <__aeabi_dcmplt>
 800aa8a:	2800      	cmp	r0, #0
 800aa8c:	f47f ace2 	bne.w	800a454 <_strtod_l+0x494>
 800aa90:	a307      	add	r3, pc, #28	; (adr r3, 800aab0 <_strtod_l+0xaf0>)
 800aa92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa96:	4620      	mov	r0, r4
 800aa98:	4629      	mov	r1, r5
 800aa9a:	f7f5 ffe9 	bl	8000a70 <__aeabi_dcmpgt>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	f43f af7b 	beq.w	800a99a <_strtod_l+0x9da>
 800aaa4:	e4d6      	b.n	800a454 <_strtod_l+0x494>
 800aaa6:	bf00      	nop
 800aaa8:	94a03595 	.word	0x94a03595
 800aaac:	3fdfffff 	.word	0x3fdfffff
 800aab0:	35afe535 	.word	0x35afe535
 800aab4:	3fe00000 	.word	0x3fe00000
 800aab8:	000fffff 	.word	0x000fffff
 800aabc:	7ff00000 	.word	0x7ff00000
 800aac0:	7fefffff 	.word	0x7fefffff
 800aac4:	3ff00000 	.word	0x3ff00000
 800aac8:	7fe00000 	.word	0x7fe00000
 800aacc:	7c9fffff 	.word	0x7c9fffff
 800aad0:	3fe00000 	.word	0x3fe00000
 800aad4:	bff00000 	.word	0xbff00000
 800aad8:	9b05      	ldr	r3, [sp, #20]
 800aada:	b313      	cbz	r3, 800ab22 <_strtod_l+0xb62>
 800aadc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aade:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aae2:	d81e      	bhi.n	800ab22 <_strtod_l+0xb62>
 800aae4:	a326      	add	r3, pc, #152	; (adr r3, 800ab80 <_strtod_l+0xbc0>)
 800aae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaea:	4620      	mov	r0, r4
 800aaec:	4629      	mov	r1, r5
 800aaee:	f7f5 ffab 	bl	8000a48 <__aeabi_dcmple>
 800aaf2:	b190      	cbz	r0, 800ab1a <_strtod_l+0xb5a>
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	f7f6 f802 	bl	8000b00 <__aeabi_d2uiz>
 800aafc:	2801      	cmp	r0, #1
 800aafe:	bf38      	it	cc
 800ab00:	2001      	movcc	r0, #1
 800ab02:	f7f5 fcab 	bl	800045c <__aeabi_ui2d>
 800ab06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab08:	4604      	mov	r4, r0
 800ab0a:	460d      	mov	r5, r1
 800ab0c:	b9d3      	cbnz	r3, 800ab44 <_strtod_l+0xb84>
 800ab0e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab12:	9012      	str	r0, [sp, #72]	; 0x48
 800ab14:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab16:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800ab1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ab1c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800ab20:	1a9f      	subs	r7, r3, r2
 800ab22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ab26:	f001 fe81 	bl	800c82c <__ulp>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	4630      	mov	r0, r6
 800ab30:	4639      	mov	r1, r7
 800ab32:	f7f5 fd0d 	bl	8000550 <__aeabi_dmul>
 800ab36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ab3a:	f7f5 fb53 	bl	80001e4 <__adddf3>
 800ab3e:	4680      	mov	r8, r0
 800ab40:	4689      	mov	r9, r1
 800ab42:	e77e      	b.n	800aa42 <_strtod_l+0xa82>
 800ab44:	4602      	mov	r2, r0
 800ab46:	460b      	mov	r3, r1
 800ab48:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800ab4c:	e7e3      	b.n	800ab16 <_strtod_l+0xb56>
 800ab4e:	a30e      	add	r3, pc, #56	; (adr r3, 800ab88 <_strtod_l+0xbc8>)
 800ab50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab54:	f7f5 ff6e 	bl	8000a34 <__aeabi_dcmplt>
 800ab58:	e7a1      	b.n	800aa9e <_strtod_l+0xade>
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	930a      	str	r3, [sp, #40]	; 0x28
 800ab5e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab60:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ab62:	6013      	str	r3, [r2, #0]
 800ab64:	f7ff ba71 	b.w	800a04a <_strtod_l+0x8a>
 800ab68:	2a65      	cmp	r2, #101	; 0x65
 800ab6a:	f43f ab63 	beq.w	800a234 <_strtod_l+0x274>
 800ab6e:	2a45      	cmp	r2, #69	; 0x45
 800ab70:	f43f ab60 	beq.w	800a234 <_strtod_l+0x274>
 800ab74:	2301      	movs	r3, #1
 800ab76:	f7ff bb95 	b.w	800a2a4 <_strtod_l+0x2e4>
 800ab7a:	bf00      	nop
 800ab7c:	f3af 8000 	nop.w
 800ab80:	ffc00000 	.word	0xffc00000
 800ab84:	41dfffff 	.word	0x41dfffff
 800ab88:	94a03595 	.word	0x94a03595
 800ab8c:	3fcfffff 	.word	0x3fcfffff

0800ab90 <_strtod_r>:
 800ab90:	4b01      	ldr	r3, [pc, #4]	; (800ab98 <_strtod_r+0x8>)
 800ab92:	f7ff ba15 	b.w	8009fc0 <_strtod_l>
 800ab96:	bf00      	nop
 800ab98:	20000210 	.word	0x20000210

0800ab9c <_strtol_l.constprop.0>:
 800ab9c:	2b01      	cmp	r3, #1
 800ab9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aba2:	4680      	mov	r8, r0
 800aba4:	d001      	beq.n	800abaa <_strtol_l.constprop.0+0xe>
 800aba6:	2b24      	cmp	r3, #36	; 0x24
 800aba8:	d906      	bls.n	800abb8 <_strtol_l.constprop.0+0x1c>
 800abaa:	f7fe fa27 	bl	8008ffc <__errno>
 800abae:	2316      	movs	r3, #22
 800abb0:	6003      	str	r3, [r0, #0]
 800abb2:	2000      	movs	r0, #0
 800abb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abb8:	460d      	mov	r5, r1
 800abba:	4f35      	ldr	r7, [pc, #212]	; (800ac90 <_strtol_l.constprop.0+0xf4>)
 800abbc:	4628      	mov	r0, r5
 800abbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abc2:	5de6      	ldrb	r6, [r4, r7]
 800abc4:	f016 0608 	ands.w	r6, r6, #8
 800abc8:	d1f8      	bne.n	800abbc <_strtol_l.constprop.0+0x20>
 800abca:	2c2d      	cmp	r4, #45	; 0x2d
 800abcc:	d12f      	bne.n	800ac2e <_strtol_l.constprop.0+0x92>
 800abce:	2601      	movs	r6, #1
 800abd0:	782c      	ldrb	r4, [r5, #0]
 800abd2:	1c85      	adds	r5, r0, #2
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d057      	beq.n	800ac88 <_strtol_l.constprop.0+0xec>
 800abd8:	2b10      	cmp	r3, #16
 800abda:	d109      	bne.n	800abf0 <_strtol_l.constprop.0+0x54>
 800abdc:	2c30      	cmp	r4, #48	; 0x30
 800abde:	d107      	bne.n	800abf0 <_strtol_l.constprop.0+0x54>
 800abe0:	7828      	ldrb	r0, [r5, #0]
 800abe2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800abe6:	2858      	cmp	r0, #88	; 0x58
 800abe8:	d149      	bne.n	800ac7e <_strtol_l.constprop.0+0xe2>
 800abea:	2310      	movs	r3, #16
 800abec:	786c      	ldrb	r4, [r5, #1]
 800abee:	3502      	adds	r5, #2
 800abf0:	2700      	movs	r7, #0
 800abf2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800abf6:	f10e 3eff 	add.w	lr, lr, #4294967295
 800abfa:	fbbe f9f3 	udiv	r9, lr, r3
 800abfe:	4638      	mov	r0, r7
 800ac00:	fb03 ea19 	mls	sl, r3, r9, lr
 800ac04:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ac08:	f1bc 0f09 	cmp.w	ip, #9
 800ac0c:	d814      	bhi.n	800ac38 <_strtol_l.constprop.0+0x9c>
 800ac0e:	4664      	mov	r4, ip
 800ac10:	42a3      	cmp	r3, r4
 800ac12:	dd22      	ble.n	800ac5a <_strtol_l.constprop.0+0xbe>
 800ac14:	2f00      	cmp	r7, #0
 800ac16:	db1d      	blt.n	800ac54 <_strtol_l.constprop.0+0xb8>
 800ac18:	4581      	cmp	r9, r0
 800ac1a:	d31b      	bcc.n	800ac54 <_strtol_l.constprop.0+0xb8>
 800ac1c:	d101      	bne.n	800ac22 <_strtol_l.constprop.0+0x86>
 800ac1e:	45a2      	cmp	sl, r4
 800ac20:	db18      	blt.n	800ac54 <_strtol_l.constprop.0+0xb8>
 800ac22:	2701      	movs	r7, #1
 800ac24:	fb00 4003 	mla	r0, r0, r3, r4
 800ac28:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac2c:	e7ea      	b.n	800ac04 <_strtol_l.constprop.0+0x68>
 800ac2e:	2c2b      	cmp	r4, #43	; 0x2b
 800ac30:	bf04      	itt	eq
 800ac32:	782c      	ldrbeq	r4, [r5, #0]
 800ac34:	1c85      	addeq	r5, r0, #2
 800ac36:	e7cd      	b.n	800abd4 <_strtol_l.constprop.0+0x38>
 800ac38:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ac3c:	f1bc 0f19 	cmp.w	ip, #25
 800ac40:	d801      	bhi.n	800ac46 <_strtol_l.constprop.0+0xaa>
 800ac42:	3c37      	subs	r4, #55	; 0x37
 800ac44:	e7e4      	b.n	800ac10 <_strtol_l.constprop.0+0x74>
 800ac46:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ac4a:	f1bc 0f19 	cmp.w	ip, #25
 800ac4e:	d804      	bhi.n	800ac5a <_strtol_l.constprop.0+0xbe>
 800ac50:	3c57      	subs	r4, #87	; 0x57
 800ac52:	e7dd      	b.n	800ac10 <_strtol_l.constprop.0+0x74>
 800ac54:	f04f 37ff 	mov.w	r7, #4294967295
 800ac58:	e7e6      	b.n	800ac28 <_strtol_l.constprop.0+0x8c>
 800ac5a:	2f00      	cmp	r7, #0
 800ac5c:	da07      	bge.n	800ac6e <_strtol_l.constprop.0+0xd2>
 800ac5e:	2322      	movs	r3, #34	; 0x22
 800ac60:	4670      	mov	r0, lr
 800ac62:	f8c8 3000 	str.w	r3, [r8]
 800ac66:	2a00      	cmp	r2, #0
 800ac68:	d0a4      	beq.n	800abb4 <_strtol_l.constprop.0+0x18>
 800ac6a:	1e69      	subs	r1, r5, #1
 800ac6c:	e005      	b.n	800ac7a <_strtol_l.constprop.0+0xde>
 800ac6e:	b106      	cbz	r6, 800ac72 <_strtol_l.constprop.0+0xd6>
 800ac70:	4240      	negs	r0, r0
 800ac72:	2a00      	cmp	r2, #0
 800ac74:	d09e      	beq.n	800abb4 <_strtol_l.constprop.0+0x18>
 800ac76:	2f00      	cmp	r7, #0
 800ac78:	d1f7      	bne.n	800ac6a <_strtol_l.constprop.0+0xce>
 800ac7a:	6011      	str	r1, [r2, #0]
 800ac7c:	e79a      	b.n	800abb4 <_strtol_l.constprop.0+0x18>
 800ac7e:	2430      	movs	r4, #48	; 0x30
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d1b5      	bne.n	800abf0 <_strtol_l.constprop.0+0x54>
 800ac84:	2308      	movs	r3, #8
 800ac86:	e7b3      	b.n	800abf0 <_strtol_l.constprop.0+0x54>
 800ac88:	2c30      	cmp	r4, #48	; 0x30
 800ac8a:	d0a9      	beq.n	800abe0 <_strtol_l.constprop.0+0x44>
 800ac8c:	230a      	movs	r3, #10
 800ac8e:	e7af      	b.n	800abf0 <_strtol_l.constprop.0+0x54>
 800ac90:	0800da91 	.word	0x0800da91

0800ac94 <_strtol_r>:
 800ac94:	f7ff bf82 	b.w	800ab9c <_strtol_l.constprop.0>

0800ac98 <_vsniprintf_r>:
 800ac98:	b530      	push	{r4, r5, lr}
 800ac9a:	4614      	mov	r4, r2
 800ac9c:	2c00      	cmp	r4, #0
 800ac9e:	4605      	mov	r5, r0
 800aca0:	461a      	mov	r2, r3
 800aca2:	b09b      	sub	sp, #108	; 0x6c
 800aca4:	da05      	bge.n	800acb2 <_vsniprintf_r+0x1a>
 800aca6:	238b      	movs	r3, #139	; 0x8b
 800aca8:	6003      	str	r3, [r0, #0]
 800acaa:	f04f 30ff 	mov.w	r0, #4294967295
 800acae:	b01b      	add	sp, #108	; 0x6c
 800acb0:	bd30      	pop	{r4, r5, pc}
 800acb2:	f44f 7302 	mov.w	r3, #520	; 0x208
 800acb6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800acba:	bf0c      	ite	eq
 800acbc:	4623      	moveq	r3, r4
 800acbe:	f104 33ff 	addne.w	r3, r4, #4294967295
 800acc2:	9302      	str	r3, [sp, #8]
 800acc4:	9305      	str	r3, [sp, #20]
 800acc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800acca:	9100      	str	r1, [sp, #0]
 800accc:	9104      	str	r1, [sp, #16]
 800acce:	f8ad 300e 	strh.w	r3, [sp, #14]
 800acd2:	4669      	mov	r1, sp
 800acd4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800acd6:	f001 ff61 	bl	800cb9c <_svfiprintf_r>
 800acda:	1c43      	adds	r3, r0, #1
 800acdc:	bfbc      	itt	lt
 800acde:	238b      	movlt	r3, #139	; 0x8b
 800ace0:	602b      	strlt	r3, [r5, #0]
 800ace2:	2c00      	cmp	r4, #0
 800ace4:	d0e3      	beq.n	800acae <_vsniprintf_r+0x16>
 800ace6:	2200      	movs	r2, #0
 800ace8:	9b00      	ldr	r3, [sp, #0]
 800acea:	701a      	strb	r2, [r3, #0]
 800acec:	e7df      	b.n	800acae <_vsniprintf_r+0x16>
	...

0800acf0 <vsniprintf>:
 800acf0:	b507      	push	{r0, r1, r2, lr}
 800acf2:	9300      	str	r3, [sp, #0]
 800acf4:	4613      	mov	r3, r2
 800acf6:	460a      	mov	r2, r1
 800acf8:	4601      	mov	r1, r0
 800acfa:	4803      	ldr	r0, [pc, #12]	; (800ad08 <vsniprintf+0x18>)
 800acfc:	6800      	ldr	r0, [r0, #0]
 800acfe:	f7ff ffcb 	bl	800ac98 <_vsniprintf_r>
 800ad02:	b003      	add	sp, #12
 800ad04:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad08:	200001a8 	.word	0x200001a8

0800ad0c <quorem>:
 800ad0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad10:	6903      	ldr	r3, [r0, #16]
 800ad12:	690c      	ldr	r4, [r1, #16]
 800ad14:	4607      	mov	r7, r0
 800ad16:	42a3      	cmp	r3, r4
 800ad18:	f2c0 8082 	blt.w	800ae20 <quorem+0x114>
 800ad1c:	3c01      	subs	r4, #1
 800ad1e:	f100 0514 	add.w	r5, r0, #20
 800ad22:	f101 0814 	add.w	r8, r1, #20
 800ad26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad2a:	9301      	str	r3, [sp, #4]
 800ad2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad34:	3301      	adds	r3, #1
 800ad36:	429a      	cmp	r2, r3
 800ad38:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ad40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad44:	d331      	bcc.n	800adaa <quorem+0x9e>
 800ad46:	f04f 0e00 	mov.w	lr, #0
 800ad4a:	4640      	mov	r0, r8
 800ad4c:	46ac      	mov	ip, r5
 800ad4e:	46f2      	mov	sl, lr
 800ad50:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad54:	b293      	uxth	r3, r2
 800ad56:	fb06 e303 	mla	r3, r6, r3, lr
 800ad5a:	0c12      	lsrs	r2, r2, #16
 800ad5c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	fb06 e202 	mla	r2, r6, r2, lr
 800ad66:	ebaa 0303 	sub.w	r3, sl, r3
 800ad6a:	f8dc a000 	ldr.w	sl, [ip]
 800ad6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad72:	fa1f fa8a 	uxth.w	sl, sl
 800ad76:	4453      	add	r3, sl
 800ad78:	f8dc a000 	ldr.w	sl, [ip]
 800ad7c:	b292      	uxth	r2, r2
 800ad7e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ad82:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad8c:	4581      	cmp	r9, r0
 800ad8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ad92:	f84c 3b04 	str.w	r3, [ip], #4
 800ad96:	d2db      	bcs.n	800ad50 <quorem+0x44>
 800ad98:	f855 300b 	ldr.w	r3, [r5, fp]
 800ad9c:	b92b      	cbnz	r3, 800adaa <quorem+0x9e>
 800ad9e:	9b01      	ldr	r3, [sp, #4]
 800ada0:	3b04      	subs	r3, #4
 800ada2:	429d      	cmp	r5, r3
 800ada4:	461a      	mov	r2, r3
 800ada6:	d32f      	bcc.n	800ae08 <quorem+0xfc>
 800ada8:	613c      	str	r4, [r7, #16]
 800adaa:	4638      	mov	r0, r7
 800adac:	f001 fc96 	bl	800c6dc <__mcmp>
 800adb0:	2800      	cmp	r0, #0
 800adb2:	db25      	blt.n	800ae00 <quorem+0xf4>
 800adb4:	4628      	mov	r0, r5
 800adb6:	f04f 0c00 	mov.w	ip, #0
 800adba:	3601      	adds	r6, #1
 800adbc:	f858 1b04 	ldr.w	r1, [r8], #4
 800adc0:	f8d0 e000 	ldr.w	lr, [r0]
 800adc4:	b28b      	uxth	r3, r1
 800adc6:	ebac 0303 	sub.w	r3, ip, r3
 800adca:	fa1f f28e 	uxth.w	r2, lr
 800adce:	4413      	add	r3, r2
 800add0:	0c0a      	lsrs	r2, r1, #16
 800add2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800add6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adda:	b29b      	uxth	r3, r3
 800addc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ade0:	45c1      	cmp	r9, r8
 800ade2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ade6:	f840 3b04 	str.w	r3, [r0], #4
 800adea:	d2e7      	bcs.n	800adbc <quorem+0xb0>
 800adec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adf4:	b922      	cbnz	r2, 800ae00 <quorem+0xf4>
 800adf6:	3b04      	subs	r3, #4
 800adf8:	429d      	cmp	r5, r3
 800adfa:	461a      	mov	r2, r3
 800adfc:	d30a      	bcc.n	800ae14 <quorem+0x108>
 800adfe:	613c      	str	r4, [r7, #16]
 800ae00:	4630      	mov	r0, r6
 800ae02:	b003      	add	sp, #12
 800ae04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae08:	6812      	ldr	r2, [r2, #0]
 800ae0a:	3b04      	subs	r3, #4
 800ae0c:	2a00      	cmp	r2, #0
 800ae0e:	d1cb      	bne.n	800ada8 <quorem+0x9c>
 800ae10:	3c01      	subs	r4, #1
 800ae12:	e7c6      	b.n	800ada2 <quorem+0x96>
 800ae14:	6812      	ldr	r2, [r2, #0]
 800ae16:	3b04      	subs	r3, #4
 800ae18:	2a00      	cmp	r2, #0
 800ae1a:	d1f0      	bne.n	800adfe <quorem+0xf2>
 800ae1c:	3c01      	subs	r4, #1
 800ae1e:	e7eb      	b.n	800adf8 <quorem+0xec>
 800ae20:	2000      	movs	r0, #0
 800ae22:	e7ee      	b.n	800ae02 <quorem+0xf6>
 800ae24:	0000      	movs	r0, r0
	...

0800ae28 <_dtoa_r>:
 800ae28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae2c:	4616      	mov	r6, r2
 800ae2e:	461f      	mov	r7, r3
 800ae30:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ae32:	b099      	sub	sp, #100	; 0x64
 800ae34:	4605      	mov	r5, r0
 800ae36:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ae3a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800ae3e:	b974      	cbnz	r4, 800ae5e <_dtoa_r+0x36>
 800ae40:	2010      	movs	r0, #16
 800ae42:	f7fe f905 	bl	8009050 <malloc>
 800ae46:	4602      	mov	r2, r0
 800ae48:	6268      	str	r0, [r5, #36]	; 0x24
 800ae4a:	b920      	cbnz	r0, 800ae56 <_dtoa_r+0x2e>
 800ae4c:	21ea      	movs	r1, #234	; 0xea
 800ae4e:	4ba8      	ldr	r3, [pc, #672]	; (800b0f0 <_dtoa_r+0x2c8>)
 800ae50:	48a8      	ldr	r0, [pc, #672]	; (800b0f4 <_dtoa_r+0x2cc>)
 800ae52:	f001 ffcb 	bl	800cdec <__assert_func>
 800ae56:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae5a:	6004      	str	r4, [r0, #0]
 800ae5c:	60c4      	str	r4, [r0, #12]
 800ae5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ae60:	6819      	ldr	r1, [r3, #0]
 800ae62:	b151      	cbz	r1, 800ae7a <_dtoa_r+0x52>
 800ae64:	685a      	ldr	r2, [r3, #4]
 800ae66:	2301      	movs	r3, #1
 800ae68:	4093      	lsls	r3, r2
 800ae6a:	604a      	str	r2, [r1, #4]
 800ae6c:	608b      	str	r3, [r1, #8]
 800ae6e:	4628      	mov	r0, r5
 800ae70:	f001 f9ac 	bl	800c1cc <_Bfree>
 800ae74:	2200      	movs	r2, #0
 800ae76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ae78:	601a      	str	r2, [r3, #0]
 800ae7a:	1e3b      	subs	r3, r7, #0
 800ae7c:	bfaf      	iteee	ge
 800ae7e:	2300      	movge	r3, #0
 800ae80:	2201      	movlt	r2, #1
 800ae82:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ae86:	9305      	strlt	r3, [sp, #20]
 800ae88:	bfa8      	it	ge
 800ae8a:	f8c8 3000 	strge.w	r3, [r8]
 800ae8e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800ae92:	4b99      	ldr	r3, [pc, #612]	; (800b0f8 <_dtoa_r+0x2d0>)
 800ae94:	bfb8      	it	lt
 800ae96:	f8c8 2000 	strlt.w	r2, [r8]
 800ae9a:	ea33 0309 	bics.w	r3, r3, r9
 800ae9e:	d119      	bne.n	800aed4 <_dtoa_r+0xac>
 800aea0:	f242 730f 	movw	r3, #9999	; 0x270f
 800aea4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aea6:	6013      	str	r3, [r2, #0]
 800aea8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aeac:	4333      	orrs	r3, r6
 800aeae:	f000 857f 	beq.w	800b9b0 <_dtoa_r+0xb88>
 800aeb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aeb4:	b953      	cbnz	r3, 800aecc <_dtoa_r+0xa4>
 800aeb6:	4b91      	ldr	r3, [pc, #580]	; (800b0fc <_dtoa_r+0x2d4>)
 800aeb8:	e022      	b.n	800af00 <_dtoa_r+0xd8>
 800aeba:	4b91      	ldr	r3, [pc, #580]	; (800b100 <_dtoa_r+0x2d8>)
 800aebc:	9303      	str	r3, [sp, #12]
 800aebe:	3308      	adds	r3, #8
 800aec0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aec2:	6013      	str	r3, [r2, #0]
 800aec4:	9803      	ldr	r0, [sp, #12]
 800aec6:	b019      	add	sp, #100	; 0x64
 800aec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aecc:	4b8b      	ldr	r3, [pc, #556]	; (800b0fc <_dtoa_r+0x2d4>)
 800aece:	9303      	str	r3, [sp, #12]
 800aed0:	3303      	adds	r3, #3
 800aed2:	e7f5      	b.n	800aec0 <_dtoa_r+0x98>
 800aed4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800aed8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800aedc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aee0:	2200      	movs	r2, #0
 800aee2:	2300      	movs	r3, #0
 800aee4:	f7f5 fd9c 	bl	8000a20 <__aeabi_dcmpeq>
 800aee8:	4680      	mov	r8, r0
 800aeea:	b158      	cbz	r0, 800af04 <_dtoa_r+0xdc>
 800aeec:	2301      	movs	r3, #1
 800aeee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aef0:	6013      	str	r3, [r2, #0]
 800aef2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f000 8558 	beq.w	800b9aa <_dtoa_r+0xb82>
 800aefa:	4882      	ldr	r0, [pc, #520]	; (800b104 <_dtoa_r+0x2dc>)
 800aefc:	6018      	str	r0, [r3, #0]
 800aefe:	1e43      	subs	r3, r0, #1
 800af00:	9303      	str	r3, [sp, #12]
 800af02:	e7df      	b.n	800aec4 <_dtoa_r+0x9c>
 800af04:	ab16      	add	r3, sp, #88	; 0x58
 800af06:	9301      	str	r3, [sp, #4]
 800af08:	ab17      	add	r3, sp, #92	; 0x5c
 800af0a:	9300      	str	r3, [sp, #0]
 800af0c:	4628      	mov	r0, r5
 800af0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800af12:	f001 fd05 	bl	800c920 <__d2b>
 800af16:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800af1a:	4683      	mov	fp, r0
 800af1c:	2c00      	cmp	r4, #0
 800af1e:	d07f      	beq.n	800b020 <_dtoa_r+0x1f8>
 800af20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af26:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800af2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af2e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800af32:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800af36:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800af3a:	2200      	movs	r2, #0
 800af3c:	4b72      	ldr	r3, [pc, #456]	; (800b108 <_dtoa_r+0x2e0>)
 800af3e:	f7f5 f94f 	bl	80001e0 <__aeabi_dsub>
 800af42:	a365      	add	r3, pc, #404	; (adr r3, 800b0d8 <_dtoa_r+0x2b0>)
 800af44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af48:	f7f5 fb02 	bl	8000550 <__aeabi_dmul>
 800af4c:	a364      	add	r3, pc, #400	; (adr r3, 800b0e0 <_dtoa_r+0x2b8>)
 800af4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af52:	f7f5 f947 	bl	80001e4 <__adddf3>
 800af56:	4606      	mov	r6, r0
 800af58:	4620      	mov	r0, r4
 800af5a:	460f      	mov	r7, r1
 800af5c:	f7f5 fa8e 	bl	800047c <__aeabi_i2d>
 800af60:	a361      	add	r3, pc, #388	; (adr r3, 800b0e8 <_dtoa_r+0x2c0>)
 800af62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af66:	f7f5 faf3 	bl	8000550 <__aeabi_dmul>
 800af6a:	4602      	mov	r2, r0
 800af6c:	460b      	mov	r3, r1
 800af6e:	4630      	mov	r0, r6
 800af70:	4639      	mov	r1, r7
 800af72:	f7f5 f937 	bl	80001e4 <__adddf3>
 800af76:	4606      	mov	r6, r0
 800af78:	460f      	mov	r7, r1
 800af7a:	f7f5 fd99 	bl	8000ab0 <__aeabi_d2iz>
 800af7e:	2200      	movs	r2, #0
 800af80:	4682      	mov	sl, r0
 800af82:	2300      	movs	r3, #0
 800af84:	4630      	mov	r0, r6
 800af86:	4639      	mov	r1, r7
 800af88:	f7f5 fd54 	bl	8000a34 <__aeabi_dcmplt>
 800af8c:	b148      	cbz	r0, 800afa2 <_dtoa_r+0x17a>
 800af8e:	4650      	mov	r0, sl
 800af90:	f7f5 fa74 	bl	800047c <__aeabi_i2d>
 800af94:	4632      	mov	r2, r6
 800af96:	463b      	mov	r3, r7
 800af98:	f7f5 fd42 	bl	8000a20 <__aeabi_dcmpeq>
 800af9c:	b908      	cbnz	r0, 800afa2 <_dtoa_r+0x17a>
 800af9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afa2:	f1ba 0f16 	cmp.w	sl, #22
 800afa6:	d858      	bhi.n	800b05a <_dtoa_r+0x232>
 800afa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afac:	4b57      	ldr	r3, [pc, #348]	; (800b10c <_dtoa_r+0x2e4>)
 800afae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800afb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb6:	f7f5 fd3d 	bl	8000a34 <__aeabi_dcmplt>
 800afba:	2800      	cmp	r0, #0
 800afbc:	d04f      	beq.n	800b05e <_dtoa_r+0x236>
 800afbe:	2300      	movs	r3, #0
 800afc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afc4:	930f      	str	r3, [sp, #60]	; 0x3c
 800afc6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800afc8:	1b1c      	subs	r4, r3, r4
 800afca:	1e63      	subs	r3, r4, #1
 800afcc:	9309      	str	r3, [sp, #36]	; 0x24
 800afce:	bf49      	itett	mi
 800afd0:	f1c4 0301 	rsbmi	r3, r4, #1
 800afd4:	2300      	movpl	r3, #0
 800afd6:	9306      	strmi	r3, [sp, #24]
 800afd8:	2300      	movmi	r3, #0
 800afda:	bf54      	ite	pl
 800afdc:	9306      	strpl	r3, [sp, #24]
 800afde:	9309      	strmi	r3, [sp, #36]	; 0x24
 800afe0:	f1ba 0f00 	cmp.w	sl, #0
 800afe4:	db3d      	blt.n	800b062 <_dtoa_r+0x23a>
 800afe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afe8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800afec:	4453      	add	r3, sl
 800afee:	9309      	str	r3, [sp, #36]	; 0x24
 800aff0:	2300      	movs	r3, #0
 800aff2:	930a      	str	r3, [sp, #40]	; 0x28
 800aff4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aff6:	2b09      	cmp	r3, #9
 800aff8:	f200 808c 	bhi.w	800b114 <_dtoa_r+0x2ec>
 800affc:	2b05      	cmp	r3, #5
 800affe:	bfc4      	itt	gt
 800b000:	3b04      	subgt	r3, #4
 800b002:	9322      	strgt	r3, [sp, #136]	; 0x88
 800b004:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b006:	bfc8      	it	gt
 800b008:	2400      	movgt	r4, #0
 800b00a:	f1a3 0302 	sub.w	r3, r3, #2
 800b00e:	bfd8      	it	le
 800b010:	2401      	movle	r4, #1
 800b012:	2b03      	cmp	r3, #3
 800b014:	f200 808a 	bhi.w	800b12c <_dtoa_r+0x304>
 800b018:	e8df f003 	tbb	[pc, r3]
 800b01c:	5b4d4f2d 	.word	0x5b4d4f2d
 800b020:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800b024:	441c      	add	r4, r3
 800b026:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800b02a:	2b20      	cmp	r3, #32
 800b02c:	bfc3      	ittte	gt
 800b02e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b032:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800b036:	fa09 f303 	lslgt.w	r3, r9, r3
 800b03a:	f1c3 0320 	rsble	r3, r3, #32
 800b03e:	bfc6      	itte	gt
 800b040:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b044:	4318      	orrgt	r0, r3
 800b046:	fa06 f003 	lslle.w	r0, r6, r3
 800b04a:	f7f5 fa07 	bl	800045c <__aeabi_ui2d>
 800b04e:	2301      	movs	r3, #1
 800b050:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b054:	3c01      	subs	r4, #1
 800b056:	9313      	str	r3, [sp, #76]	; 0x4c
 800b058:	e76f      	b.n	800af3a <_dtoa_r+0x112>
 800b05a:	2301      	movs	r3, #1
 800b05c:	e7b2      	b.n	800afc4 <_dtoa_r+0x19c>
 800b05e:	900f      	str	r0, [sp, #60]	; 0x3c
 800b060:	e7b1      	b.n	800afc6 <_dtoa_r+0x19e>
 800b062:	9b06      	ldr	r3, [sp, #24]
 800b064:	eba3 030a 	sub.w	r3, r3, sl
 800b068:	9306      	str	r3, [sp, #24]
 800b06a:	f1ca 0300 	rsb	r3, sl, #0
 800b06e:	930a      	str	r3, [sp, #40]	; 0x28
 800b070:	2300      	movs	r3, #0
 800b072:	930e      	str	r3, [sp, #56]	; 0x38
 800b074:	e7be      	b.n	800aff4 <_dtoa_r+0x1cc>
 800b076:	2300      	movs	r3, #0
 800b078:	930b      	str	r3, [sp, #44]	; 0x2c
 800b07a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	dc58      	bgt.n	800b132 <_dtoa_r+0x30a>
 800b080:	f04f 0901 	mov.w	r9, #1
 800b084:	464b      	mov	r3, r9
 800b086:	f8cd 9020 	str.w	r9, [sp, #32]
 800b08a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800b08e:	2200      	movs	r2, #0
 800b090:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800b092:	6042      	str	r2, [r0, #4]
 800b094:	2204      	movs	r2, #4
 800b096:	f102 0614 	add.w	r6, r2, #20
 800b09a:	429e      	cmp	r6, r3
 800b09c:	6841      	ldr	r1, [r0, #4]
 800b09e:	d94e      	bls.n	800b13e <_dtoa_r+0x316>
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	f001 f853 	bl	800c14c <_Balloc>
 800b0a6:	9003      	str	r0, [sp, #12]
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	d14c      	bne.n	800b146 <_dtoa_r+0x31e>
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b0b2:	4b17      	ldr	r3, [pc, #92]	; (800b110 <_dtoa_r+0x2e8>)
 800b0b4:	e6cc      	b.n	800ae50 <_dtoa_r+0x28>
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e7de      	b.n	800b078 <_dtoa_r+0x250>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b0c0:	eb0a 0903 	add.w	r9, sl, r3
 800b0c4:	f109 0301 	add.w	r3, r9, #1
 800b0c8:	2b01      	cmp	r3, #1
 800b0ca:	9308      	str	r3, [sp, #32]
 800b0cc:	bfb8      	it	lt
 800b0ce:	2301      	movlt	r3, #1
 800b0d0:	e7dd      	b.n	800b08e <_dtoa_r+0x266>
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	e7f2      	b.n	800b0bc <_dtoa_r+0x294>
 800b0d6:	bf00      	nop
 800b0d8:	636f4361 	.word	0x636f4361
 800b0dc:	3fd287a7 	.word	0x3fd287a7
 800b0e0:	8b60c8b3 	.word	0x8b60c8b3
 800b0e4:	3fc68a28 	.word	0x3fc68a28
 800b0e8:	509f79fb 	.word	0x509f79fb
 800b0ec:	3fd34413 	.word	0x3fd34413
 800b0f0:	0800db9e 	.word	0x0800db9e
 800b0f4:	0800dbb5 	.word	0x0800dbb5
 800b0f8:	7ff00000 	.word	0x7ff00000
 800b0fc:	0800db9a 	.word	0x0800db9a
 800b100:	0800db91 	.word	0x0800db91
 800b104:	0800da15 	.word	0x0800da15
 800b108:	3ff80000 	.word	0x3ff80000
 800b10c:	0800dd20 	.word	0x0800dd20
 800b110:	0800dc10 	.word	0x0800dc10
 800b114:	2401      	movs	r4, #1
 800b116:	2300      	movs	r3, #0
 800b118:	940b      	str	r4, [sp, #44]	; 0x2c
 800b11a:	9322      	str	r3, [sp, #136]	; 0x88
 800b11c:	f04f 39ff 	mov.w	r9, #4294967295
 800b120:	2200      	movs	r2, #0
 800b122:	2312      	movs	r3, #18
 800b124:	f8cd 9020 	str.w	r9, [sp, #32]
 800b128:	9223      	str	r2, [sp, #140]	; 0x8c
 800b12a:	e7b0      	b.n	800b08e <_dtoa_r+0x266>
 800b12c:	2301      	movs	r3, #1
 800b12e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b130:	e7f4      	b.n	800b11c <_dtoa_r+0x2f4>
 800b132:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800b136:	464b      	mov	r3, r9
 800b138:	f8cd 9020 	str.w	r9, [sp, #32]
 800b13c:	e7a7      	b.n	800b08e <_dtoa_r+0x266>
 800b13e:	3101      	adds	r1, #1
 800b140:	6041      	str	r1, [r0, #4]
 800b142:	0052      	lsls	r2, r2, #1
 800b144:	e7a7      	b.n	800b096 <_dtoa_r+0x26e>
 800b146:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b148:	9a03      	ldr	r2, [sp, #12]
 800b14a:	601a      	str	r2, [r3, #0]
 800b14c:	9b08      	ldr	r3, [sp, #32]
 800b14e:	2b0e      	cmp	r3, #14
 800b150:	f200 80a8 	bhi.w	800b2a4 <_dtoa_r+0x47c>
 800b154:	2c00      	cmp	r4, #0
 800b156:	f000 80a5 	beq.w	800b2a4 <_dtoa_r+0x47c>
 800b15a:	f1ba 0f00 	cmp.w	sl, #0
 800b15e:	dd34      	ble.n	800b1ca <_dtoa_r+0x3a2>
 800b160:	4a9a      	ldr	r2, [pc, #616]	; (800b3cc <_dtoa_r+0x5a4>)
 800b162:	f00a 030f 	and.w	r3, sl, #15
 800b166:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b16a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b16e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b172:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b176:	ea4f 142a 	mov.w	r4, sl, asr #4
 800b17a:	d016      	beq.n	800b1aa <_dtoa_r+0x382>
 800b17c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b180:	4b93      	ldr	r3, [pc, #588]	; (800b3d0 <_dtoa_r+0x5a8>)
 800b182:	2703      	movs	r7, #3
 800b184:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b188:	f7f5 fb0c 	bl	80007a4 <__aeabi_ddiv>
 800b18c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b190:	f004 040f 	and.w	r4, r4, #15
 800b194:	4e8e      	ldr	r6, [pc, #568]	; (800b3d0 <_dtoa_r+0x5a8>)
 800b196:	b954      	cbnz	r4, 800b1ae <_dtoa_r+0x386>
 800b198:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b19c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1a0:	f7f5 fb00 	bl	80007a4 <__aeabi_ddiv>
 800b1a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1a8:	e029      	b.n	800b1fe <_dtoa_r+0x3d6>
 800b1aa:	2702      	movs	r7, #2
 800b1ac:	e7f2      	b.n	800b194 <_dtoa_r+0x36c>
 800b1ae:	07e1      	lsls	r1, r4, #31
 800b1b0:	d508      	bpl.n	800b1c4 <_dtoa_r+0x39c>
 800b1b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b1b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1ba:	f7f5 f9c9 	bl	8000550 <__aeabi_dmul>
 800b1be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b1c2:	3701      	adds	r7, #1
 800b1c4:	1064      	asrs	r4, r4, #1
 800b1c6:	3608      	adds	r6, #8
 800b1c8:	e7e5      	b.n	800b196 <_dtoa_r+0x36e>
 800b1ca:	f000 80a5 	beq.w	800b318 <_dtoa_r+0x4f0>
 800b1ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b1d2:	f1ca 0400 	rsb	r4, sl, #0
 800b1d6:	4b7d      	ldr	r3, [pc, #500]	; (800b3cc <_dtoa_r+0x5a4>)
 800b1d8:	f004 020f 	and.w	r2, r4, #15
 800b1dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	f7f5 f9b4 	bl	8000550 <__aeabi_dmul>
 800b1e8:	2702      	movs	r7, #2
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1f0:	4e77      	ldr	r6, [pc, #476]	; (800b3d0 <_dtoa_r+0x5a8>)
 800b1f2:	1124      	asrs	r4, r4, #4
 800b1f4:	2c00      	cmp	r4, #0
 800b1f6:	f040 8084 	bne.w	800b302 <_dtoa_r+0x4da>
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d1d2      	bne.n	800b1a4 <_dtoa_r+0x37c>
 800b1fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b200:	2b00      	cmp	r3, #0
 800b202:	f000 808b 	beq.w	800b31c <_dtoa_r+0x4f4>
 800b206:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b20a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b20e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b212:	2200      	movs	r2, #0
 800b214:	4b6f      	ldr	r3, [pc, #444]	; (800b3d4 <_dtoa_r+0x5ac>)
 800b216:	f7f5 fc0d 	bl	8000a34 <__aeabi_dcmplt>
 800b21a:	2800      	cmp	r0, #0
 800b21c:	d07e      	beq.n	800b31c <_dtoa_r+0x4f4>
 800b21e:	9b08      	ldr	r3, [sp, #32]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d07b      	beq.n	800b31c <_dtoa_r+0x4f4>
 800b224:	f1b9 0f00 	cmp.w	r9, #0
 800b228:	dd38      	ble.n	800b29c <_dtoa_r+0x474>
 800b22a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b22e:	2200      	movs	r2, #0
 800b230:	4b69      	ldr	r3, [pc, #420]	; (800b3d8 <_dtoa_r+0x5b0>)
 800b232:	f7f5 f98d 	bl	8000550 <__aeabi_dmul>
 800b236:	464c      	mov	r4, r9
 800b238:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b23c:	f10a 38ff 	add.w	r8, sl, #4294967295
 800b240:	3701      	adds	r7, #1
 800b242:	4638      	mov	r0, r7
 800b244:	f7f5 f91a 	bl	800047c <__aeabi_i2d>
 800b248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b24c:	f7f5 f980 	bl	8000550 <__aeabi_dmul>
 800b250:	2200      	movs	r2, #0
 800b252:	4b62      	ldr	r3, [pc, #392]	; (800b3dc <_dtoa_r+0x5b4>)
 800b254:	f7f4 ffc6 	bl	80001e4 <__adddf3>
 800b258:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b25c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b260:	9611      	str	r6, [sp, #68]	; 0x44
 800b262:	2c00      	cmp	r4, #0
 800b264:	d15d      	bne.n	800b322 <_dtoa_r+0x4fa>
 800b266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b26a:	2200      	movs	r2, #0
 800b26c:	4b5c      	ldr	r3, [pc, #368]	; (800b3e0 <_dtoa_r+0x5b8>)
 800b26e:	f7f4 ffb7 	bl	80001e0 <__aeabi_dsub>
 800b272:	4602      	mov	r2, r0
 800b274:	460b      	mov	r3, r1
 800b276:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b27a:	4633      	mov	r3, r6
 800b27c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b27e:	f7f5 fbf7 	bl	8000a70 <__aeabi_dcmpgt>
 800b282:	2800      	cmp	r0, #0
 800b284:	f040 829c 	bne.w	800b7c0 <_dtoa_r+0x998>
 800b288:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b28c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b28e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b292:	f7f5 fbcf 	bl	8000a34 <__aeabi_dcmplt>
 800b296:	2800      	cmp	r0, #0
 800b298:	f040 8290 	bne.w	800b7bc <_dtoa_r+0x994>
 800b29c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b2a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b2a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f2c0 8152 	blt.w	800b550 <_dtoa_r+0x728>
 800b2ac:	f1ba 0f0e 	cmp.w	sl, #14
 800b2b0:	f300 814e 	bgt.w	800b550 <_dtoa_r+0x728>
 800b2b4:	4b45      	ldr	r3, [pc, #276]	; (800b3cc <_dtoa_r+0x5a4>)
 800b2b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b2ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b2be:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b2c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	f280 80db 	bge.w	800b480 <_dtoa_r+0x658>
 800b2ca:	9b08      	ldr	r3, [sp, #32]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	f300 80d7 	bgt.w	800b480 <_dtoa_r+0x658>
 800b2d2:	f040 8272 	bne.w	800b7ba <_dtoa_r+0x992>
 800b2d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	4b40      	ldr	r3, [pc, #256]	; (800b3e0 <_dtoa_r+0x5b8>)
 800b2de:	f7f5 f937 	bl	8000550 <__aeabi_dmul>
 800b2e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2e6:	f7f5 fbb9 	bl	8000a5c <__aeabi_dcmpge>
 800b2ea:	9c08      	ldr	r4, [sp, #32]
 800b2ec:	4626      	mov	r6, r4
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	f040 8248 	bne.w	800b784 <_dtoa_r+0x95c>
 800b2f4:	2331      	movs	r3, #49	; 0x31
 800b2f6:	9f03      	ldr	r7, [sp, #12]
 800b2f8:	f10a 0a01 	add.w	sl, sl, #1
 800b2fc:	f807 3b01 	strb.w	r3, [r7], #1
 800b300:	e244      	b.n	800b78c <_dtoa_r+0x964>
 800b302:	07e2      	lsls	r2, r4, #31
 800b304:	d505      	bpl.n	800b312 <_dtoa_r+0x4ea>
 800b306:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b30a:	f7f5 f921 	bl	8000550 <__aeabi_dmul>
 800b30e:	2301      	movs	r3, #1
 800b310:	3701      	adds	r7, #1
 800b312:	1064      	asrs	r4, r4, #1
 800b314:	3608      	adds	r6, #8
 800b316:	e76d      	b.n	800b1f4 <_dtoa_r+0x3cc>
 800b318:	2702      	movs	r7, #2
 800b31a:	e770      	b.n	800b1fe <_dtoa_r+0x3d6>
 800b31c:	46d0      	mov	r8, sl
 800b31e:	9c08      	ldr	r4, [sp, #32]
 800b320:	e78f      	b.n	800b242 <_dtoa_r+0x41a>
 800b322:	9903      	ldr	r1, [sp, #12]
 800b324:	4b29      	ldr	r3, [pc, #164]	; (800b3cc <_dtoa_r+0x5a4>)
 800b326:	4421      	add	r1, r4
 800b328:	9112      	str	r1, [sp, #72]	; 0x48
 800b32a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b32c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b330:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b334:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b338:	2900      	cmp	r1, #0
 800b33a:	d055      	beq.n	800b3e8 <_dtoa_r+0x5c0>
 800b33c:	2000      	movs	r0, #0
 800b33e:	4929      	ldr	r1, [pc, #164]	; (800b3e4 <_dtoa_r+0x5bc>)
 800b340:	f7f5 fa30 	bl	80007a4 <__aeabi_ddiv>
 800b344:	463b      	mov	r3, r7
 800b346:	4632      	mov	r2, r6
 800b348:	f7f4 ff4a 	bl	80001e0 <__aeabi_dsub>
 800b34c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b350:	9f03      	ldr	r7, [sp, #12]
 800b352:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b356:	f7f5 fbab 	bl	8000ab0 <__aeabi_d2iz>
 800b35a:	4604      	mov	r4, r0
 800b35c:	f7f5 f88e 	bl	800047c <__aeabi_i2d>
 800b360:	4602      	mov	r2, r0
 800b362:	460b      	mov	r3, r1
 800b364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b368:	f7f4 ff3a 	bl	80001e0 <__aeabi_dsub>
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	3430      	adds	r4, #48	; 0x30
 800b372:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b376:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b37a:	f807 4b01 	strb.w	r4, [r7], #1
 800b37e:	f7f5 fb59 	bl	8000a34 <__aeabi_dcmplt>
 800b382:	2800      	cmp	r0, #0
 800b384:	d174      	bne.n	800b470 <_dtoa_r+0x648>
 800b386:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b38a:	2000      	movs	r0, #0
 800b38c:	4911      	ldr	r1, [pc, #68]	; (800b3d4 <_dtoa_r+0x5ac>)
 800b38e:	f7f4 ff27 	bl	80001e0 <__aeabi_dsub>
 800b392:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b396:	f7f5 fb4d 	bl	8000a34 <__aeabi_dcmplt>
 800b39a:	2800      	cmp	r0, #0
 800b39c:	f040 80b7 	bne.w	800b50e <_dtoa_r+0x6e6>
 800b3a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3a2:	429f      	cmp	r7, r3
 800b3a4:	f43f af7a 	beq.w	800b29c <_dtoa_r+0x474>
 800b3a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	4b0a      	ldr	r3, [pc, #40]	; (800b3d8 <_dtoa_r+0x5b0>)
 800b3b0:	f7f5 f8ce 	bl	8000550 <__aeabi_dmul>
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b3ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3be:	4b06      	ldr	r3, [pc, #24]	; (800b3d8 <_dtoa_r+0x5b0>)
 800b3c0:	f7f5 f8c6 	bl	8000550 <__aeabi_dmul>
 800b3c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3c8:	e7c3      	b.n	800b352 <_dtoa_r+0x52a>
 800b3ca:	bf00      	nop
 800b3cc:	0800dd20 	.word	0x0800dd20
 800b3d0:	0800dcf8 	.word	0x0800dcf8
 800b3d4:	3ff00000 	.word	0x3ff00000
 800b3d8:	40240000 	.word	0x40240000
 800b3dc:	401c0000 	.word	0x401c0000
 800b3e0:	40140000 	.word	0x40140000
 800b3e4:	3fe00000 	.word	0x3fe00000
 800b3e8:	4630      	mov	r0, r6
 800b3ea:	4639      	mov	r1, r7
 800b3ec:	f7f5 f8b0 	bl	8000550 <__aeabi_dmul>
 800b3f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b3f6:	9c03      	ldr	r4, [sp, #12]
 800b3f8:	9314      	str	r3, [sp, #80]	; 0x50
 800b3fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3fe:	f7f5 fb57 	bl	8000ab0 <__aeabi_d2iz>
 800b402:	9015      	str	r0, [sp, #84]	; 0x54
 800b404:	f7f5 f83a 	bl	800047c <__aeabi_i2d>
 800b408:	4602      	mov	r2, r0
 800b40a:	460b      	mov	r3, r1
 800b40c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b410:	f7f4 fee6 	bl	80001e0 <__aeabi_dsub>
 800b414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b416:	4606      	mov	r6, r0
 800b418:	3330      	adds	r3, #48	; 0x30
 800b41a:	f804 3b01 	strb.w	r3, [r4], #1
 800b41e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b420:	460f      	mov	r7, r1
 800b422:	429c      	cmp	r4, r3
 800b424:	f04f 0200 	mov.w	r2, #0
 800b428:	d124      	bne.n	800b474 <_dtoa_r+0x64c>
 800b42a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b42e:	4bb0      	ldr	r3, [pc, #704]	; (800b6f0 <_dtoa_r+0x8c8>)
 800b430:	f7f4 fed8 	bl	80001e4 <__adddf3>
 800b434:	4602      	mov	r2, r0
 800b436:	460b      	mov	r3, r1
 800b438:	4630      	mov	r0, r6
 800b43a:	4639      	mov	r1, r7
 800b43c:	f7f5 fb18 	bl	8000a70 <__aeabi_dcmpgt>
 800b440:	2800      	cmp	r0, #0
 800b442:	d163      	bne.n	800b50c <_dtoa_r+0x6e4>
 800b444:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b448:	2000      	movs	r0, #0
 800b44a:	49a9      	ldr	r1, [pc, #676]	; (800b6f0 <_dtoa_r+0x8c8>)
 800b44c:	f7f4 fec8 	bl	80001e0 <__aeabi_dsub>
 800b450:	4602      	mov	r2, r0
 800b452:	460b      	mov	r3, r1
 800b454:	4630      	mov	r0, r6
 800b456:	4639      	mov	r1, r7
 800b458:	f7f5 faec 	bl	8000a34 <__aeabi_dcmplt>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	f43f af1d 	beq.w	800b29c <_dtoa_r+0x474>
 800b462:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b464:	1e7b      	subs	r3, r7, #1
 800b466:	9314      	str	r3, [sp, #80]	; 0x50
 800b468:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b46c:	2b30      	cmp	r3, #48	; 0x30
 800b46e:	d0f8      	beq.n	800b462 <_dtoa_r+0x63a>
 800b470:	46c2      	mov	sl, r8
 800b472:	e03b      	b.n	800b4ec <_dtoa_r+0x6c4>
 800b474:	4b9f      	ldr	r3, [pc, #636]	; (800b6f4 <_dtoa_r+0x8cc>)
 800b476:	f7f5 f86b 	bl	8000550 <__aeabi_dmul>
 800b47a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b47e:	e7bc      	b.n	800b3fa <_dtoa_r+0x5d2>
 800b480:	9f03      	ldr	r7, [sp, #12]
 800b482:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b486:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b48a:	4640      	mov	r0, r8
 800b48c:	4649      	mov	r1, r9
 800b48e:	f7f5 f989 	bl	80007a4 <__aeabi_ddiv>
 800b492:	f7f5 fb0d 	bl	8000ab0 <__aeabi_d2iz>
 800b496:	4604      	mov	r4, r0
 800b498:	f7f4 fff0 	bl	800047c <__aeabi_i2d>
 800b49c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4a0:	f7f5 f856 	bl	8000550 <__aeabi_dmul>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	4640      	mov	r0, r8
 800b4aa:	4649      	mov	r1, r9
 800b4ac:	f7f4 fe98 	bl	80001e0 <__aeabi_dsub>
 800b4b0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b4b4:	f807 6b01 	strb.w	r6, [r7], #1
 800b4b8:	9e03      	ldr	r6, [sp, #12]
 800b4ba:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b4be:	1bbe      	subs	r6, r7, r6
 800b4c0:	45b4      	cmp	ip, r6
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	d136      	bne.n	800b536 <_dtoa_r+0x70e>
 800b4c8:	f7f4 fe8c 	bl	80001e4 <__adddf3>
 800b4cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4d0:	4680      	mov	r8, r0
 800b4d2:	4689      	mov	r9, r1
 800b4d4:	f7f5 facc 	bl	8000a70 <__aeabi_dcmpgt>
 800b4d8:	bb58      	cbnz	r0, 800b532 <_dtoa_r+0x70a>
 800b4da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4de:	4640      	mov	r0, r8
 800b4e0:	4649      	mov	r1, r9
 800b4e2:	f7f5 fa9d 	bl	8000a20 <__aeabi_dcmpeq>
 800b4e6:	b108      	cbz	r0, 800b4ec <_dtoa_r+0x6c4>
 800b4e8:	07e1      	lsls	r1, r4, #31
 800b4ea:	d422      	bmi.n	800b532 <_dtoa_r+0x70a>
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	4659      	mov	r1, fp
 800b4f0:	f000 fe6c 	bl	800c1cc <_Bfree>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	703b      	strb	r3, [r7, #0]
 800b4f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b4fa:	f10a 0001 	add.w	r0, sl, #1
 800b4fe:	6018      	str	r0, [r3, #0]
 800b500:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b502:	2b00      	cmp	r3, #0
 800b504:	f43f acde 	beq.w	800aec4 <_dtoa_r+0x9c>
 800b508:	601f      	str	r7, [r3, #0]
 800b50a:	e4db      	b.n	800aec4 <_dtoa_r+0x9c>
 800b50c:	4627      	mov	r7, r4
 800b50e:	463b      	mov	r3, r7
 800b510:	461f      	mov	r7, r3
 800b512:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b516:	2a39      	cmp	r2, #57	; 0x39
 800b518:	d107      	bne.n	800b52a <_dtoa_r+0x702>
 800b51a:	9a03      	ldr	r2, [sp, #12]
 800b51c:	429a      	cmp	r2, r3
 800b51e:	d1f7      	bne.n	800b510 <_dtoa_r+0x6e8>
 800b520:	2230      	movs	r2, #48	; 0x30
 800b522:	9903      	ldr	r1, [sp, #12]
 800b524:	f108 0801 	add.w	r8, r8, #1
 800b528:	700a      	strb	r2, [r1, #0]
 800b52a:	781a      	ldrb	r2, [r3, #0]
 800b52c:	3201      	adds	r2, #1
 800b52e:	701a      	strb	r2, [r3, #0]
 800b530:	e79e      	b.n	800b470 <_dtoa_r+0x648>
 800b532:	46d0      	mov	r8, sl
 800b534:	e7eb      	b.n	800b50e <_dtoa_r+0x6e6>
 800b536:	2200      	movs	r2, #0
 800b538:	4b6e      	ldr	r3, [pc, #440]	; (800b6f4 <_dtoa_r+0x8cc>)
 800b53a:	f7f5 f809 	bl	8000550 <__aeabi_dmul>
 800b53e:	2200      	movs	r2, #0
 800b540:	2300      	movs	r3, #0
 800b542:	4680      	mov	r8, r0
 800b544:	4689      	mov	r9, r1
 800b546:	f7f5 fa6b 	bl	8000a20 <__aeabi_dcmpeq>
 800b54a:	2800      	cmp	r0, #0
 800b54c:	d09b      	beq.n	800b486 <_dtoa_r+0x65e>
 800b54e:	e7cd      	b.n	800b4ec <_dtoa_r+0x6c4>
 800b550:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b552:	2a00      	cmp	r2, #0
 800b554:	f000 80d0 	beq.w	800b6f8 <_dtoa_r+0x8d0>
 800b558:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b55a:	2a01      	cmp	r2, #1
 800b55c:	f300 80ae 	bgt.w	800b6bc <_dtoa_r+0x894>
 800b560:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b562:	2a00      	cmp	r2, #0
 800b564:	f000 80a6 	beq.w	800b6b4 <_dtoa_r+0x88c>
 800b568:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b56c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b56e:	9f06      	ldr	r7, [sp, #24]
 800b570:	9a06      	ldr	r2, [sp, #24]
 800b572:	2101      	movs	r1, #1
 800b574:	441a      	add	r2, r3
 800b576:	9206      	str	r2, [sp, #24]
 800b578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b57a:	4628      	mov	r0, r5
 800b57c:	441a      	add	r2, r3
 800b57e:	9209      	str	r2, [sp, #36]	; 0x24
 800b580:	f000 ff24 	bl	800c3cc <__i2b>
 800b584:	4606      	mov	r6, r0
 800b586:	2f00      	cmp	r7, #0
 800b588:	dd0c      	ble.n	800b5a4 <_dtoa_r+0x77c>
 800b58a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	dd09      	ble.n	800b5a4 <_dtoa_r+0x77c>
 800b590:	42bb      	cmp	r3, r7
 800b592:	bfa8      	it	ge
 800b594:	463b      	movge	r3, r7
 800b596:	9a06      	ldr	r2, [sp, #24]
 800b598:	1aff      	subs	r7, r7, r3
 800b59a:	1ad2      	subs	r2, r2, r3
 800b59c:	9206      	str	r2, [sp, #24]
 800b59e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5a0:	1ad3      	subs	r3, r2, r3
 800b5a2:	9309      	str	r3, [sp, #36]	; 0x24
 800b5a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5a6:	b1f3      	cbz	r3, 800b5e6 <_dtoa_r+0x7be>
 800b5a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	f000 80a8 	beq.w	800b700 <_dtoa_r+0x8d8>
 800b5b0:	2c00      	cmp	r4, #0
 800b5b2:	dd10      	ble.n	800b5d6 <_dtoa_r+0x7ae>
 800b5b4:	4631      	mov	r1, r6
 800b5b6:	4622      	mov	r2, r4
 800b5b8:	4628      	mov	r0, r5
 800b5ba:	f000 ffc5 	bl	800c548 <__pow5mult>
 800b5be:	465a      	mov	r2, fp
 800b5c0:	4601      	mov	r1, r0
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	f000 ff17 	bl	800c3f8 <__multiply>
 800b5ca:	4680      	mov	r8, r0
 800b5cc:	4659      	mov	r1, fp
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	f000 fdfc 	bl	800c1cc <_Bfree>
 800b5d4:	46c3      	mov	fp, r8
 800b5d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5d8:	1b1a      	subs	r2, r3, r4
 800b5da:	d004      	beq.n	800b5e6 <_dtoa_r+0x7be>
 800b5dc:	4659      	mov	r1, fp
 800b5de:	4628      	mov	r0, r5
 800b5e0:	f000 ffb2 	bl	800c548 <__pow5mult>
 800b5e4:	4683      	mov	fp, r0
 800b5e6:	2101      	movs	r1, #1
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	f000 feef 	bl	800c3cc <__i2b>
 800b5ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5f0:	4604      	mov	r4, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	f340 8086 	ble.w	800b704 <_dtoa_r+0x8dc>
 800b5f8:	461a      	mov	r2, r3
 800b5fa:	4601      	mov	r1, r0
 800b5fc:	4628      	mov	r0, r5
 800b5fe:	f000 ffa3 	bl	800c548 <__pow5mult>
 800b602:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b604:	4604      	mov	r4, r0
 800b606:	2b01      	cmp	r3, #1
 800b608:	dd7f      	ble.n	800b70a <_dtoa_r+0x8e2>
 800b60a:	f04f 0800 	mov.w	r8, #0
 800b60e:	6923      	ldr	r3, [r4, #16]
 800b610:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b614:	6918      	ldr	r0, [r3, #16]
 800b616:	f000 fe8b 	bl	800c330 <__hi0bits>
 800b61a:	f1c0 0020 	rsb	r0, r0, #32
 800b61e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b620:	4418      	add	r0, r3
 800b622:	f010 001f 	ands.w	r0, r0, #31
 800b626:	f000 8092 	beq.w	800b74e <_dtoa_r+0x926>
 800b62a:	f1c0 0320 	rsb	r3, r0, #32
 800b62e:	2b04      	cmp	r3, #4
 800b630:	f340 808a 	ble.w	800b748 <_dtoa_r+0x920>
 800b634:	f1c0 001c 	rsb	r0, r0, #28
 800b638:	9b06      	ldr	r3, [sp, #24]
 800b63a:	4407      	add	r7, r0
 800b63c:	4403      	add	r3, r0
 800b63e:	9306      	str	r3, [sp, #24]
 800b640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b642:	4403      	add	r3, r0
 800b644:	9309      	str	r3, [sp, #36]	; 0x24
 800b646:	9b06      	ldr	r3, [sp, #24]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	dd05      	ble.n	800b658 <_dtoa_r+0x830>
 800b64c:	4659      	mov	r1, fp
 800b64e:	461a      	mov	r2, r3
 800b650:	4628      	mov	r0, r5
 800b652:	f000 ffd3 	bl	800c5fc <__lshift>
 800b656:	4683      	mov	fp, r0
 800b658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	dd05      	ble.n	800b66a <_dtoa_r+0x842>
 800b65e:	4621      	mov	r1, r4
 800b660:	461a      	mov	r2, r3
 800b662:	4628      	mov	r0, r5
 800b664:	f000 ffca 	bl	800c5fc <__lshift>
 800b668:	4604      	mov	r4, r0
 800b66a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d070      	beq.n	800b752 <_dtoa_r+0x92a>
 800b670:	4621      	mov	r1, r4
 800b672:	4658      	mov	r0, fp
 800b674:	f001 f832 	bl	800c6dc <__mcmp>
 800b678:	2800      	cmp	r0, #0
 800b67a:	da6a      	bge.n	800b752 <_dtoa_r+0x92a>
 800b67c:	2300      	movs	r3, #0
 800b67e:	4659      	mov	r1, fp
 800b680:	220a      	movs	r2, #10
 800b682:	4628      	mov	r0, r5
 800b684:	f000 fdc4 	bl	800c210 <__multadd>
 800b688:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b68a:	4683      	mov	fp, r0
 800b68c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b690:	2b00      	cmp	r3, #0
 800b692:	f000 8194 	beq.w	800b9be <_dtoa_r+0xb96>
 800b696:	4631      	mov	r1, r6
 800b698:	2300      	movs	r3, #0
 800b69a:	220a      	movs	r2, #10
 800b69c:	4628      	mov	r0, r5
 800b69e:	f000 fdb7 	bl	800c210 <__multadd>
 800b6a2:	f1b9 0f00 	cmp.w	r9, #0
 800b6a6:	4606      	mov	r6, r0
 800b6a8:	f300 8093 	bgt.w	800b7d2 <_dtoa_r+0x9aa>
 800b6ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b6ae:	2b02      	cmp	r3, #2
 800b6b0:	dc57      	bgt.n	800b762 <_dtoa_r+0x93a>
 800b6b2:	e08e      	b.n	800b7d2 <_dtoa_r+0x9aa>
 800b6b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b6b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b6ba:	e757      	b.n	800b56c <_dtoa_r+0x744>
 800b6bc:	9b08      	ldr	r3, [sp, #32]
 800b6be:	1e5c      	subs	r4, r3, #1
 800b6c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6c2:	42a3      	cmp	r3, r4
 800b6c4:	bfb7      	itett	lt
 800b6c6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b6c8:	1b1c      	subge	r4, r3, r4
 800b6ca:	1ae2      	sublt	r2, r4, r3
 800b6cc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b6ce:	bfbe      	ittt	lt
 800b6d0:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b6d2:	189b      	addlt	r3, r3, r2
 800b6d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b6d6:	9b08      	ldr	r3, [sp, #32]
 800b6d8:	bfb8      	it	lt
 800b6da:	2400      	movlt	r4, #0
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	bfbb      	ittet	lt
 800b6e0:	9b06      	ldrlt	r3, [sp, #24]
 800b6e2:	9a08      	ldrlt	r2, [sp, #32]
 800b6e4:	9f06      	ldrge	r7, [sp, #24]
 800b6e6:	1a9f      	sublt	r7, r3, r2
 800b6e8:	bfac      	ite	ge
 800b6ea:	9b08      	ldrge	r3, [sp, #32]
 800b6ec:	2300      	movlt	r3, #0
 800b6ee:	e73f      	b.n	800b570 <_dtoa_r+0x748>
 800b6f0:	3fe00000 	.word	0x3fe00000
 800b6f4:	40240000 	.word	0x40240000
 800b6f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b6fa:	9f06      	ldr	r7, [sp, #24]
 800b6fc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b6fe:	e742      	b.n	800b586 <_dtoa_r+0x75e>
 800b700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b702:	e76b      	b.n	800b5dc <_dtoa_r+0x7b4>
 800b704:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b706:	2b01      	cmp	r3, #1
 800b708:	dc19      	bgt.n	800b73e <_dtoa_r+0x916>
 800b70a:	9b04      	ldr	r3, [sp, #16]
 800b70c:	b9bb      	cbnz	r3, 800b73e <_dtoa_r+0x916>
 800b70e:	9b05      	ldr	r3, [sp, #20]
 800b710:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b714:	b99b      	cbnz	r3, 800b73e <_dtoa_r+0x916>
 800b716:	9b05      	ldr	r3, [sp, #20]
 800b718:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b71c:	0d1b      	lsrs	r3, r3, #20
 800b71e:	051b      	lsls	r3, r3, #20
 800b720:	b183      	cbz	r3, 800b744 <_dtoa_r+0x91c>
 800b722:	f04f 0801 	mov.w	r8, #1
 800b726:	9b06      	ldr	r3, [sp, #24]
 800b728:	3301      	adds	r3, #1
 800b72a:	9306      	str	r3, [sp, #24]
 800b72c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b72e:	3301      	adds	r3, #1
 800b730:	9309      	str	r3, [sp, #36]	; 0x24
 800b732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b734:	2b00      	cmp	r3, #0
 800b736:	f47f af6a 	bne.w	800b60e <_dtoa_r+0x7e6>
 800b73a:	2001      	movs	r0, #1
 800b73c:	e76f      	b.n	800b61e <_dtoa_r+0x7f6>
 800b73e:	f04f 0800 	mov.w	r8, #0
 800b742:	e7f6      	b.n	800b732 <_dtoa_r+0x90a>
 800b744:	4698      	mov	r8, r3
 800b746:	e7f4      	b.n	800b732 <_dtoa_r+0x90a>
 800b748:	f43f af7d 	beq.w	800b646 <_dtoa_r+0x81e>
 800b74c:	4618      	mov	r0, r3
 800b74e:	301c      	adds	r0, #28
 800b750:	e772      	b.n	800b638 <_dtoa_r+0x810>
 800b752:	9b08      	ldr	r3, [sp, #32]
 800b754:	2b00      	cmp	r3, #0
 800b756:	dc36      	bgt.n	800b7c6 <_dtoa_r+0x99e>
 800b758:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b75a:	2b02      	cmp	r3, #2
 800b75c:	dd33      	ble.n	800b7c6 <_dtoa_r+0x99e>
 800b75e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b762:	f1b9 0f00 	cmp.w	r9, #0
 800b766:	d10d      	bne.n	800b784 <_dtoa_r+0x95c>
 800b768:	4621      	mov	r1, r4
 800b76a:	464b      	mov	r3, r9
 800b76c:	2205      	movs	r2, #5
 800b76e:	4628      	mov	r0, r5
 800b770:	f000 fd4e 	bl	800c210 <__multadd>
 800b774:	4601      	mov	r1, r0
 800b776:	4604      	mov	r4, r0
 800b778:	4658      	mov	r0, fp
 800b77a:	f000 ffaf 	bl	800c6dc <__mcmp>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f73f adb8 	bgt.w	800b2f4 <_dtoa_r+0x4cc>
 800b784:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b786:	9f03      	ldr	r7, [sp, #12]
 800b788:	ea6f 0a03 	mvn.w	sl, r3
 800b78c:	f04f 0800 	mov.w	r8, #0
 800b790:	4621      	mov	r1, r4
 800b792:	4628      	mov	r0, r5
 800b794:	f000 fd1a 	bl	800c1cc <_Bfree>
 800b798:	2e00      	cmp	r6, #0
 800b79a:	f43f aea7 	beq.w	800b4ec <_dtoa_r+0x6c4>
 800b79e:	f1b8 0f00 	cmp.w	r8, #0
 800b7a2:	d005      	beq.n	800b7b0 <_dtoa_r+0x988>
 800b7a4:	45b0      	cmp	r8, r6
 800b7a6:	d003      	beq.n	800b7b0 <_dtoa_r+0x988>
 800b7a8:	4641      	mov	r1, r8
 800b7aa:	4628      	mov	r0, r5
 800b7ac:	f000 fd0e 	bl	800c1cc <_Bfree>
 800b7b0:	4631      	mov	r1, r6
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	f000 fd0a 	bl	800c1cc <_Bfree>
 800b7b8:	e698      	b.n	800b4ec <_dtoa_r+0x6c4>
 800b7ba:	2400      	movs	r4, #0
 800b7bc:	4626      	mov	r6, r4
 800b7be:	e7e1      	b.n	800b784 <_dtoa_r+0x95c>
 800b7c0:	46c2      	mov	sl, r8
 800b7c2:	4626      	mov	r6, r4
 800b7c4:	e596      	b.n	800b2f4 <_dtoa_r+0x4cc>
 800b7c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	f000 80fd 	beq.w	800b9cc <_dtoa_r+0xba4>
 800b7d2:	2f00      	cmp	r7, #0
 800b7d4:	dd05      	ble.n	800b7e2 <_dtoa_r+0x9ba>
 800b7d6:	4631      	mov	r1, r6
 800b7d8:	463a      	mov	r2, r7
 800b7da:	4628      	mov	r0, r5
 800b7dc:	f000 ff0e 	bl	800c5fc <__lshift>
 800b7e0:	4606      	mov	r6, r0
 800b7e2:	f1b8 0f00 	cmp.w	r8, #0
 800b7e6:	d05c      	beq.n	800b8a2 <_dtoa_r+0xa7a>
 800b7e8:	4628      	mov	r0, r5
 800b7ea:	6871      	ldr	r1, [r6, #4]
 800b7ec:	f000 fcae 	bl	800c14c <_Balloc>
 800b7f0:	4607      	mov	r7, r0
 800b7f2:	b928      	cbnz	r0, 800b800 <_dtoa_r+0x9d8>
 800b7f4:	4602      	mov	r2, r0
 800b7f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b7fa:	4b7f      	ldr	r3, [pc, #508]	; (800b9f8 <_dtoa_r+0xbd0>)
 800b7fc:	f7ff bb28 	b.w	800ae50 <_dtoa_r+0x28>
 800b800:	6932      	ldr	r2, [r6, #16]
 800b802:	f106 010c 	add.w	r1, r6, #12
 800b806:	3202      	adds	r2, #2
 800b808:	0092      	lsls	r2, r2, #2
 800b80a:	300c      	adds	r0, #12
 800b80c:	f000 fc84 	bl	800c118 <memcpy>
 800b810:	2201      	movs	r2, #1
 800b812:	4639      	mov	r1, r7
 800b814:	4628      	mov	r0, r5
 800b816:	f000 fef1 	bl	800c5fc <__lshift>
 800b81a:	46b0      	mov	r8, r6
 800b81c:	4606      	mov	r6, r0
 800b81e:	9b03      	ldr	r3, [sp, #12]
 800b820:	3301      	adds	r3, #1
 800b822:	9308      	str	r3, [sp, #32]
 800b824:	9b03      	ldr	r3, [sp, #12]
 800b826:	444b      	add	r3, r9
 800b828:	930a      	str	r3, [sp, #40]	; 0x28
 800b82a:	9b04      	ldr	r3, [sp, #16]
 800b82c:	f003 0301 	and.w	r3, r3, #1
 800b830:	9309      	str	r3, [sp, #36]	; 0x24
 800b832:	9b08      	ldr	r3, [sp, #32]
 800b834:	4621      	mov	r1, r4
 800b836:	3b01      	subs	r3, #1
 800b838:	4658      	mov	r0, fp
 800b83a:	9304      	str	r3, [sp, #16]
 800b83c:	f7ff fa66 	bl	800ad0c <quorem>
 800b840:	4603      	mov	r3, r0
 800b842:	4641      	mov	r1, r8
 800b844:	3330      	adds	r3, #48	; 0x30
 800b846:	9006      	str	r0, [sp, #24]
 800b848:	4658      	mov	r0, fp
 800b84a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b84c:	f000 ff46 	bl	800c6dc <__mcmp>
 800b850:	4632      	mov	r2, r6
 800b852:	4681      	mov	r9, r0
 800b854:	4621      	mov	r1, r4
 800b856:	4628      	mov	r0, r5
 800b858:	f000 ff5c 	bl	800c714 <__mdiff>
 800b85c:	68c2      	ldr	r2, [r0, #12]
 800b85e:	4607      	mov	r7, r0
 800b860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b862:	bb02      	cbnz	r2, 800b8a6 <_dtoa_r+0xa7e>
 800b864:	4601      	mov	r1, r0
 800b866:	4658      	mov	r0, fp
 800b868:	f000 ff38 	bl	800c6dc <__mcmp>
 800b86c:	4602      	mov	r2, r0
 800b86e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b870:	4639      	mov	r1, r7
 800b872:	4628      	mov	r0, r5
 800b874:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800b878:	f000 fca8 	bl	800c1cc <_Bfree>
 800b87c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b87e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b880:	9f08      	ldr	r7, [sp, #32]
 800b882:	ea43 0102 	orr.w	r1, r3, r2
 800b886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b888:	430b      	orrs	r3, r1
 800b88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b88c:	d10d      	bne.n	800b8aa <_dtoa_r+0xa82>
 800b88e:	2b39      	cmp	r3, #57	; 0x39
 800b890:	d029      	beq.n	800b8e6 <_dtoa_r+0xabe>
 800b892:	f1b9 0f00 	cmp.w	r9, #0
 800b896:	dd01      	ble.n	800b89c <_dtoa_r+0xa74>
 800b898:	9b06      	ldr	r3, [sp, #24]
 800b89a:	3331      	adds	r3, #49	; 0x31
 800b89c:	9a04      	ldr	r2, [sp, #16]
 800b89e:	7013      	strb	r3, [r2, #0]
 800b8a0:	e776      	b.n	800b790 <_dtoa_r+0x968>
 800b8a2:	4630      	mov	r0, r6
 800b8a4:	e7b9      	b.n	800b81a <_dtoa_r+0x9f2>
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	e7e2      	b.n	800b870 <_dtoa_r+0xa48>
 800b8aa:	f1b9 0f00 	cmp.w	r9, #0
 800b8ae:	db06      	blt.n	800b8be <_dtoa_r+0xa96>
 800b8b0:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b8b2:	ea41 0909 	orr.w	r9, r1, r9
 800b8b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8b8:	ea59 0101 	orrs.w	r1, r9, r1
 800b8bc:	d120      	bne.n	800b900 <_dtoa_r+0xad8>
 800b8be:	2a00      	cmp	r2, #0
 800b8c0:	ddec      	ble.n	800b89c <_dtoa_r+0xa74>
 800b8c2:	4659      	mov	r1, fp
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	9308      	str	r3, [sp, #32]
 800b8ca:	f000 fe97 	bl	800c5fc <__lshift>
 800b8ce:	4621      	mov	r1, r4
 800b8d0:	4683      	mov	fp, r0
 800b8d2:	f000 ff03 	bl	800c6dc <__mcmp>
 800b8d6:	2800      	cmp	r0, #0
 800b8d8:	9b08      	ldr	r3, [sp, #32]
 800b8da:	dc02      	bgt.n	800b8e2 <_dtoa_r+0xaba>
 800b8dc:	d1de      	bne.n	800b89c <_dtoa_r+0xa74>
 800b8de:	07da      	lsls	r2, r3, #31
 800b8e0:	d5dc      	bpl.n	800b89c <_dtoa_r+0xa74>
 800b8e2:	2b39      	cmp	r3, #57	; 0x39
 800b8e4:	d1d8      	bne.n	800b898 <_dtoa_r+0xa70>
 800b8e6:	2339      	movs	r3, #57	; 0x39
 800b8e8:	9a04      	ldr	r2, [sp, #16]
 800b8ea:	7013      	strb	r3, [r2, #0]
 800b8ec:	463b      	mov	r3, r7
 800b8ee:	461f      	mov	r7, r3
 800b8f0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	2a39      	cmp	r2, #57	; 0x39
 800b8f8:	d050      	beq.n	800b99c <_dtoa_r+0xb74>
 800b8fa:	3201      	adds	r2, #1
 800b8fc:	701a      	strb	r2, [r3, #0]
 800b8fe:	e747      	b.n	800b790 <_dtoa_r+0x968>
 800b900:	2a00      	cmp	r2, #0
 800b902:	dd03      	ble.n	800b90c <_dtoa_r+0xae4>
 800b904:	2b39      	cmp	r3, #57	; 0x39
 800b906:	d0ee      	beq.n	800b8e6 <_dtoa_r+0xabe>
 800b908:	3301      	adds	r3, #1
 800b90a:	e7c7      	b.n	800b89c <_dtoa_r+0xa74>
 800b90c:	9a08      	ldr	r2, [sp, #32]
 800b90e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b910:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b914:	428a      	cmp	r2, r1
 800b916:	d02a      	beq.n	800b96e <_dtoa_r+0xb46>
 800b918:	4659      	mov	r1, fp
 800b91a:	2300      	movs	r3, #0
 800b91c:	220a      	movs	r2, #10
 800b91e:	4628      	mov	r0, r5
 800b920:	f000 fc76 	bl	800c210 <__multadd>
 800b924:	45b0      	cmp	r8, r6
 800b926:	4683      	mov	fp, r0
 800b928:	f04f 0300 	mov.w	r3, #0
 800b92c:	f04f 020a 	mov.w	r2, #10
 800b930:	4641      	mov	r1, r8
 800b932:	4628      	mov	r0, r5
 800b934:	d107      	bne.n	800b946 <_dtoa_r+0xb1e>
 800b936:	f000 fc6b 	bl	800c210 <__multadd>
 800b93a:	4680      	mov	r8, r0
 800b93c:	4606      	mov	r6, r0
 800b93e:	9b08      	ldr	r3, [sp, #32]
 800b940:	3301      	adds	r3, #1
 800b942:	9308      	str	r3, [sp, #32]
 800b944:	e775      	b.n	800b832 <_dtoa_r+0xa0a>
 800b946:	f000 fc63 	bl	800c210 <__multadd>
 800b94a:	4631      	mov	r1, r6
 800b94c:	4680      	mov	r8, r0
 800b94e:	2300      	movs	r3, #0
 800b950:	220a      	movs	r2, #10
 800b952:	4628      	mov	r0, r5
 800b954:	f000 fc5c 	bl	800c210 <__multadd>
 800b958:	4606      	mov	r6, r0
 800b95a:	e7f0      	b.n	800b93e <_dtoa_r+0xb16>
 800b95c:	f1b9 0f00 	cmp.w	r9, #0
 800b960:	bfcc      	ite	gt
 800b962:	464f      	movgt	r7, r9
 800b964:	2701      	movle	r7, #1
 800b966:	f04f 0800 	mov.w	r8, #0
 800b96a:	9a03      	ldr	r2, [sp, #12]
 800b96c:	4417      	add	r7, r2
 800b96e:	4659      	mov	r1, fp
 800b970:	2201      	movs	r2, #1
 800b972:	4628      	mov	r0, r5
 800b974:	9308      	str	r3, [sp, #32]
 800b976:	f000 fe41 	bl	800c5fc <__lshift>
 800b97a:	4621      	mov	r1, r4
 800b97c:	4683      	mov	fp, r0
 800b97e:	f000 fead 	bl	800c6dc <__mcmp>
 800b982:	2800      	cmp	r0, #0
 800b984:	dcb2      	bgt.n	800b8ec <_dtoa_r+0xac4>
 800b986:	d102      	bne.n	800b98e <_dtoa_r+0xb66>
 800b988:	9b08      	ldr	r3, [sp, #32]
 800b98a:	07db      	lsls	r3, r3, #31
 800b98c:	d4ae      	bmi.n	800b8ec <_dtoa_r+0xac4>
 800b98e:	463b      	mov	r3, r7
 800b990:	461f      	mov	r7, r3
 800b992:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b996:	2a30      	cmp	r2, #48	; 0x30
 800b998:	d0fa      	beq.n	800b990 <_dtoa_r+0xb68>
 800b99a:	e6f9      	b.n	800b790 <_dtoa_r+0x968>
 800b99c:	9a03      	ldr	r2, [sp, #12]
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d1a5      	bne.n	800b8ee <_dtoa_r+0xac6>
 800b9a2:	2331      	movs	r3, #49	; 0x31
 800b9a4:	f10a 0a01 	add.w	sl, sl, #1
 800b9a8:	e779      	b.n	800b89e <_dtoa_r+0xa76>
 800b9aa:	4b14      	ldr	r3, [pc, #80]	; (800b9fc <_dtoa_r+0xbd4>)
 800b9ac:	f7ff baa8 	b.w	800af00 <_dtoa_r+0xd8>
 800b9b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	f47f aa81 	bne.w	800aeba <_dtoa_r+0x92>
 800b9b8:	4b11      	ldr	r3, [pc, #68]	; (800ba00 <_dtoa_r+0xbd8>)
 800b9ba:	f7ff baa1 	b.w	800af00 <_dtoa_r+0xd8>
 800b9be:	f1b9 0f00 	cmp.w	r9, #0
 800b9c2:	dc03      	bgt.n	800b9cc <_dtoa_r+0xba4>
 800b9c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	f73f aecb 	bgt.w	800b762 <_dtoa_r+0x93a>
 800b9cc:	9f03      	ldr	r7, [sp, #12]
 800b9ce:	4621      	mov	r1, r4
 800b9d0:	4658      	mov	r0, fp
 800b9d2:	f7ff f99b 	bl	800ad0c <quorem>
 800b9d6:	9a03      	ldr	r2, [sp, #12]
 800b9d8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b9dc:	f807 3b01 	strb.w	r3, [r7], #1
 800b9e0:	1aba      	subs	r2, r7, r2
 800b9e2:	4591      	cmp	r9, r2
 800b9e4:	ddba      	ble.n	800b95c <_dtoa_r+0xb34>
 800b9e6:	4659      	mov	r1, fp
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	220a      	movs	r2, #10
 800b9ec:	4628      	mov	r0, r5
 800b9ee:	f000 fc0f 	bl	800c210 <__multadd>
 800b9f2:	4683      	mov	fp, r0
 800b9f4:	e7eb      	b.n	800b9ce <_dtoa_r+0xba6>
 800b9f6:	bf00      	nop
 800b9f8:	0800dc10 	.word	0x0800dc10
 800b9fc:	0800da14 	.word	0x0800da14
 800ba00:	0800db91 	.word	0x0800db91

0800ba04 <rshift>:
 800ba04:	6903      	ldr	r3, [r0, #16]
 800ba06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba0a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba0e:	f100 0414 	add.w	r4, r0, #20
 800ba12:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba16:	dd46      	ble.n	800baa6 <rshift+0xa2>
 800ba18:	f011 011f 	ands.w	r1, r1, #31
 800ba1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba24:	d10c      	bne.n	800ba40 <rshift+0x3c>
 800ba26:	4629      	mov	r1, r5
 800ba28:	f100 0710 	add.w	r7, r0, #16
 800ba2c:	42b1      	cmp	r1, r6
 800ba2e:	d335      	bcc.n	800ba9c <rshift+0x98>
 800ba30:	1a9b      	subs	r3, r3, r2
 800ba32:	009b      	lsls	r3, r3, #2
 800ba34:	1eea      	subs	r2, r5, #3
 800ba36:	4296      	cmp	r6, r2
 800ba38:	bf38      	it	cc
 800ba3a:	2300      	movcc	r3, #0
 800ba3c:	4423      	add	r3, r4
 800ba3e:	e015      	b.n	800ba6c <rshift+0x68>
 800ba40:	46a1      	mov	r9, r4
 800ba42:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba46:	f1c1 0820 	rsb	r8, r1, #32
 800ba4a:	40cf      	lsrs	r7, r1
 800ba4c:	f105 0e04 	add.w	lr, r5, #4
 800ba50:	4576      	cmp	r6, lr
 800ba52:	46f4      	mov	ip, lr
 800ba54:	d816      	bhi.n	800ba84 <rshift+0x80>
 800ba56:	1a9a      	subs	r2, r3, r2
 800ba58:	0092      	lsls	r2, r2, #2
 800ba5a:	3a04      	subs	r2, #4
 800ba5c:	3501      	adds	r5, #1
 800ba5e:	42ae      	cmp	r6, r5
 800ba60:	bf38      	it	cc
 800ba62:	2200      	movcc	r2, #0
 800ba64:	18a3      	adds	r3, r4, r2
 800ba66:	50a7      	str	r7, [r4, r2]
 800ba68:	b107      	cbz	r7, 800ba6c <rshift+0x68>
 800ba6a:	3304      	adds	r3, #4
 800ba6c:	42a3      	cmp	r3, r4
 800ba6e:	eba3 0204 	sub.w	r2, r3, r4
 800ba72:	bf08      	it	eq
 800ba74:	2300      	moveq	r3, #0
 800ba76:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba7a:	6102      	str	r2, [r0, #16]
 800ba7c:	bf08      	it	eq
 800ba7e:	6143      	streq	r3, [r0, #20]
 800ba80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba84:	f8dc c000 	ldr.w	ip, [ip]
 800ba88:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba8c:	ea4c 0707 	orr.w	r7, ip, r7
 800ba90:	f849 7b04 	str.w	r7, [r9], #4
 800ba94:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba98:	40cf      	lsrs	r7, r1
 800ba9a:	e7d9      	b.n	800ba50 <rshift+0x4c>
 800ba9c:	f851 cb04 	ldr.w	ip, [r1], #4
 800baa0:	f847 cf04 	str.w	ip, [r7, #4]!
 800baa4:	e7c2      	b.n	800ba2c <rshift+0x28>
 800baa6:	4623      	mov	r3, r4
 800baa8:	e7e0      	b.n	800ba6c <rshift+0x68>

0800baaa <__hexdig_fun>:
 800baaa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800baae:	2b09      	cmp	r3, #9
 800bab0:	d802      	bhi.n	800bab8 <__hexdig_fun+0xe>
 800bab2:	3820      	subs	r0, #32
 800bab4:	b2c0      	uxtb	r0, r0
 800bab6:	4770      	bx	lr
 800bab8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800babc:	2b05      	cmp	r3, #5
 800babe:	d801      	bhi.n	800bac4 <__hexdig_fun+0x1a>
 800bac0:	3847      	subs	r0, #71	; 0x47
 800bac2:	e7f7      	b.n	800bab4 <__hexdig_fun+0xa>
 800bac4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bac8:	2b05      	cmp	r3, #5
 800baca:	d801      	bhi.n	800bad0 <__hexdig_fun+0x26>
 800bacc:	3827      	subs	r0, #39	; 0x27
 800bace:	e7f1      	b.n	800bab4 <__hexdig_fun+0xa>
 800bad0:	2000      	movs	r0, #0
 800bad2:	4770      	bx	lr

0800bad4 <__gethex>:
 800bad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad8:	b08b      	sub	sp, #44	; 0x2c
 800bada:	9305      	str	r3, [sp, #20]
 800badc:	4bb2      	ldr	r3, [pc, #712]	; (800bda8 <__gethex+0x2d4>)
 800bade:	9002      	str	r0, [sp, #8]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	468b      	mov	fp, r1
 800bae4:	4618      	mov	r0, r3
 800bae6:	4690      	mov	r8, r2
 800bae8:	9303      	str	r3, [sp, #12]
 800baea:	f7f4 fb6d 	bl	80001c8 <strlen>
 800baee:	4682      	mov	sl, r0
 800baf0:	9b03      	ldr	r3, [sp, #12]
 800baf2:	f8db 2000 	ldr.w	r2, [fp]
 800baf6:	4403      	add	r3, r0
 800baf8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bafc:	9306      	str	r3, [sp, #24]
 800bafe:	1c93      	adds	r3, r2, #2
 800bb00:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bb04:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bb08:	32fe      	adds	r2, #254	; 0xfe
 800bb0a:	18d1      	adds	r1, r2, r3
 800bb0c:	461f      	mov	r7, r3
 800bb0e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bb12:	9101      	str	r1, [sp, #4]
 800bb14:	2830      	cmp	r0, #48	; 0x30
 800bb16:	d0f8      	beq.n	800bb0a <__gethex+0x36>
 800bb18:	f7ff ffc7 	bl	800baaa <__hexdig_fun>
 800bb1c:	4604      	mov	r4, r0
 800bb1e:	2800      	cmp	r0, #0
 800bb20:	d13a      	bne.n	800bb98 <__gethex+0xc4>
 800bb22:	4652      	mov	r2, sl
 800bb24:	4638      	mov	r0, r7
 800bb26:	9903      	ldr	r1, [sp, #12]
 800bb28:	f001 f93e 	bl	800cda8 <strncmp>
 800bb2c:	4605      	mov	r5, r0
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d166      	bne.n	800bc00 <__gethex+0x12c>
 800bb32:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bb36:	eb07 060a 	add.w	r6, r7, sl
 800bb3a:	f7ff ffb6 	bl	800baaa <__hexdig_fun>
 800bb3e:	2800      	cmp	r0, #0
 800bb40:	d060      	beq.n	800bc04 <__gethex+0x130>
 800bb42:	4633      	mov	r3, r6
 800bb44:	7818      	ldrb	r0, [r3, #0]
 800bb46:	461f      	mov	r7, r3
 800bb48:	2830      	cmp	r0, #48	; 0x30
 800bb4a:	f103 0301 	add.w	r3, r3, #1
 800bb4e:	d0f9      	beq.n	800bb44 <__gethex+0x70>
 800bb50:	f7ff ffab 	bl	800baaa <__hexdig_fun>
 800bb54:	2301      	movs	r3, #1
 800bb56:	fab0 f480 	clz	r4, r0
 800bb5a:	4635      	mov	r5, r6
 800bb5c:	0964      	lsrs	r4, r4, #5
 800bb5e:	9301      	str	r3, [sp, #4]
 800bb60:	463a      	mov	r2, r7
 800bb62:	4616      	mov	r6, r2
 800bb64:	7830      	ldrb	r0, [r6, #0]
 800bb66:	3201      	adds	r2, #1
 800bb68:	f7ff ff9f 	bl	800baaa <__hexdig_fun>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	d1f8      	bne.n	800bb62 <__gethex+0x8e>
 800bb70:	4652      	mov	r2, sl
 800bb72:	4630      	mov	r0, r6
 800bb74:	9903      	ldr	r1, [sp, #12]
 800bb76:	f001 f917 	bl	800cda8 <strncmp>
 800bb7a:	b980      	cbnz	r0, 800bb9e <__gethex+0xca>
 800bb7c:	b94d      	cbnz	r5, 800bb92 <__gethex+0xbe>
 800bb7e:	eb06 050a 	add.w	r5, r6, sl
 800bb82:	462a      	mov	r2, r5
 800bb84:	4616      	mov	r6, r2
 800bb86:	7830      	ldrb	r0, [r6, #0]
 800bb88:	3201      	adds	r2, #1
 800bb8a:	f7ff ff8e 	bl	800baaa <__hexdig_fun>
 800bb8e:	2800      	cmp	r0, #0
 800bb90:	d1f8      	bne.n	800bb84 <__gethex+0xb0>
 800bb92:	1bad      	subs	r5, r5, r6
 800bb94:	00ad      	lsls	r5, r5, #2
 800bb96:	e004      	b.n	800bba2 <__gethex+0xce>
 800bb98:	2400      	movs	r4, #0
 800bb9a:	4625      	mov	r5, r4
 800bb9c:	e7e0      	b.n	800bb60 <__gethex+0x8c>
 800bb9e:	2d00      	cmp	r5, #0
 800bba0:	d1f7      	bne.n	800bb92 <__gethex+0xbe>
 800bba2:	7833      	ldrb	r3, [r6, #0]
 800bba4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bba8:	2b50      	cmp	r3, #80	; 0x50
 800bbaa:	d139      	bne.n	800bc20 <__gethex+0x14c>
 800bbac:	7873      	ldrb	r3, [r6, #1]
 800bbae:	2b2b      	cmp	r3, #43	; 0x2b
 800bbb0:	d02a      	beq.n	800bc08 <__gethex+0x134>
 800bbb2:	2b2d      	cmp	r3, #45	; 0x2d
 800bbb4:	d02c      	beq.n	800bc10 <__gethex+0x13c>
 800bbb6:	f04f 0900 	mov.w	r9, #0
 800bbba:	1c71      	adds	r1, r6, #1
 800bbbc:	7808      	ldrb	r0, [r1, #0]
 800bbbe:	f7ff ff74 	bl	800baaa <__hexdig_fun>
 800bbc2:	1e43      	subs	r3, r0, #1
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	2b18      	cmp	r3, #24
 800bbc8:	d82a      	bhi.n	800bc20 <__gethex+0x14c>
 800bbca:	f1a0 0210 	sub.w	r2, r0, #16
 800bbce:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbd2:	f7ff ff6a 	bl	800baaa <__hexdig_fun>
 800bbd6:	1e43      	subs	r3, r0, #1
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	2b18      	cmp	r3, #24
 800bbdc:	d91b      	bls.n	800bc16 <__gethex+0x142>
 800bbde:	f1b9 0f00 	cmp.w	r9, #0
 800bbe2:	d000      	beq.n	800bbe6 <__gethex+0x112>
 800bbe4:	4252      	negs	r2, r2
 800bbe6:	4415      	add	r5, r2
 800bbe8:	f8cb 1000 	str.w	r1, [fp]
 800bbec:	b1d4      	cbz	r4, 800bc24 <__gethex+0x150>
 800bbee:	9b01      	ldr	r3, [sp, #4]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	bf14      	ite	ne
 800bbf4:	2700      	movne	r7, #0
 800bbf6:	2706      	moveq	r7, #6
 800bbf8:	4638      	mov	r0, r7
 800bbfa:	b00b      	add	sp, #44	; 0x2c
 800bbfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc00:	463e      	mov	r6, r7
 800bc02:	4625      	mov	r5, r4
 800bc04:	2401      	movs	r4, #1
 800bc06:	e7cc      	b.n	800bba2 <__gethex+0xce>
 800bc08:	f04f 0900 	mov.w	r9, #0
 800bc0c:	1cb1      	adds	r1, r6, #2
 800bc0e:	e7d5      	b.n	800bbbc <__gethex+0xe8>
 800bc10:	f04f 0901 	mov.w	r9, #1
 800bc14:	e7fa      	b.n	800bc0c <__gethex+0x138>
 800bc16:	230a      	movs	r3, #10
 800bc18:	fb03 0202 	mla	r2, r3, r2, r0
 800bc1c:	3a10      	subs	r2, #16
 800bc1e:	e7d6      	b.n	800bbce <__gethex+0xfa>
 800bc20:	4631      	mov	r1, r6
 800bc22:	e7e1      	b.n	800bbe8 <__gethex+0x114>
 800bc24:	4621      	mov	r1, r4
 800bc26:	1bf3      	subs	r3, r6, r7
 800bc28:	3b01      	subs	r3, #1
 800bc2a:	2b07      	cmp	r3, #7
 800bc2c:	dc0a      	bgt.n	800bc44 <__gethex+0x170>
 800bc2e:	9802      	ldr	r0, [sp, #8]
 800bc30:	f000 fa8c 	bl	800c14c <_Balloc>
 800bc34:	4604      	mov	r4, r0
 800bc36:	b940      	cbnz	r0, 800bc4a <__gethex+0x176>
 800bc38:	4602      	mov	r2, r0
 800bc3a:	21de      	movs	r1, #222	; 0xde
 800bc3c:	4b5b      	ldr	r3, [pc, #364]	; (800bdac <__gethex+0x2d8>)
 800bc3e:	485c      	ldr	r0, [pc, #368]	; (800bdb0 <__gethex+0x2dc>)
 800bc40:	f001 f8d4 	bl	800cdec <__assert_func>
 800bc44:	3101      	adds	r1, #1
 800bc46:	105b      	asrs	r3, r3, #1
 800bc48:	e7ef      	b.n	800bc2a <__gethex+0x156>
 800bc4a:	f04f 0b00 	mov.w	fp, #0
 800bc4e:	f100 0914 	add.w	r9, r0, #20
 800bc52:	f1ca 0301 	rsb	r3, sl, #1
 800bc56:	f8cd 9010 	str.w	r9, [sp, #16]
 800bc5a:	f8cd b004 	str.w	fp, [sp, #4]
 800bc5e:	9308      	str	r3, [sp, #32]
 800bc60:	42b7      	cmp	r7, r6
 800bc62:	d33f      	bcc.n	800bce4 <__gethex+0x210>
 800bc64:	9f04      	ldr	r7, [sp, #16]
 800bc66:	9b01      	ldr	r3, [sp, #4]
 800bc68:	f847 3b04 	str.w	r3, [r7], #4
 800bc6c:	eba7 0709 	sub.w	r7, r7, r9
 800bc70:	10bf      	asrs	r7, r7, #2
 800bc72:	6127      	str	r7, [r4, #16]
 800bc74:	4618      	mov	r0, r3
 800bc76:	f000 fb5b 	bl	800c330 <__hi0bits>
 800bc7a:	017f      	lsls	r7, r7, #5
 800bc7c:	f8d8 6000 	ldr.w	r6, [r8]
 800bc80:	1a3f      	subs	r7, r7, r0
 800bc82:	42b7      	cmp	r7, r6
 800bc84:	dd62      	ble.n	800bd4c <__gethex+0x278>
 800bc86:	1bbf      	subs	r7, r7, r6
 800bc88:	4639      	mov	r1, r7
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	f000 fef5 	bl	800ca7a <__any_on>
 800bc90:	4682      	mov	sl, r0
 800bc92:	b1a8      	cbz	r0, 800bcc0 <__gethex+0x1ec>
 800bc94:	f04f 0a01 	mov.w	sl, #1
 800bc98:	1e7b      	subs	r3, r7, #1
 800bc9a:	1159      	asrs	r1, r3, #5
 800bc9c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bca0:	f003 021f 	and.w	r2, r3, #31
 800bca4:	fa0a f202 	lsl.w	r2, sl, r2
 800bca8:	420a      	tst	r2, r1
 800bcaa:	d009      	beq.n	800bcc0 <__gethex+0x1ec>
 800bcac:	4553      	cmp	r3, sl
 800bcae:	dd05      	ble.n	800bcbc <__gethex+0x1e8>
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	1eb9      	subs	r1, r7, #2
 800bcb4:	f000 fee1 	bl	800ca7a <__any_on>
 800bcb8:	2800      	cmp	r0, #0
 800bcba:	d144      	bne.n	800bd46 <__gethex+0x272>
 800bcbc:	f04f 0a02 	mov.w	sl, #2
 800bcc0:	4639      	mov	r1, r7
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	f7ff fe9e 	bl	800ba04 <rshift>
 800bcc8:	443d      	add	r5, r7
 800bcca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcce:	42ab      	cmp	r3, r5
 800bcd0:	da4a      	bge.n	800bd68 <__gethex+0x294>
 800bcd2:	4621      	mov	r1, r4
 800bcd4:	9802      	ldr	r0, [sp, #8]
 800bcd6:	f000 fa79 	bl	800c1cc <_Bfree>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bcde:	27a3      	movs	r7, #163	; 0xa3
 800bce0:	6013      	str	r3, [r2, #0]
 800bce2:	e789      	b.n	800bbf8 <__gethex+0x124>
 800bce4:	1e73      	subs	r3, r6, #1
 800bce6:	9a06      	ldr	r2, [sp, #24]
 800bce8:	9307      	str	r3, [sp, #28]
 800bcea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d019      	beq.n	800bd26 <__gethex+0x252>
 800bcf2:	f1bb 0f20 	cmp.w	fp, #32
 800bcf6:	d107      	bne.n	800bd08 <__gethex+0x234>
 800bcf8:	9b04      	ldr	r3, [sp, #16]
 800bcfa:	9a01      	ldr	r2, [sp, #4]
 800bcfc:	f843 2b04 	str.w	r2, [r3], #4
 800bd00:	9304      	str	r3, [sp, #16]
 800bd02:	2300      	movs	r3, #0
 800bd04:	469b      	mov	fp, r3
 800bd06:	9301      	str	r3, [sp, #4]
 800bd08:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bd0c:	f7ff fecd 	bl	800baaa <__hexdig_fun>
 800bd10:	9b01      	ldr	r3, [sp, #4]
 800bd12:	f000 000f 	and.w	r0, r0, #15
 800bd16:	fa00 f00b 	lsl.w	r0, r0, fp
 800bd1a:	4303      	orrs	r3, r0
 800bd1c:	9301      	str	r3, [sp, #4]
 800bd1e:	f10b 0b04 	add.w	fp, fp, #4
 800bd22:	9b07      	ldr	r3, [sp, #28]
 800bd24:	e00d      	b.n	800bd42 <__gethex+0x26e>
 800bd26:	9a08      	ldr	r2, [sp, #32]
 800bd28:	1e73      	subs	r3, r6, #1
 800bd2a:	4413      	add	r3, r2
 800bd2c:	42bb      	cmp	r3, r7
 800bd2e:	d3e0      	bcc.n	800bcf2 <__gethex+0x21e>
 800bd30:	4618      	mov	r0, r3
 800bd32:	4652      	mov	r2, sl
 800bd34:	9903      	ldr	r1, [sp, #12]
 800bd36:	9309      	str	r3, [sp, #36]	; 0x24
 800bd38:	f001 f836 	bl	800cda8 <strncmp>
 800bd3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	d1d7      	bne.n	800bcf2 <__gethex+0x21e>
 800bd42:	461e      	mov	r6, r3
 800bd44:	e78c      	b.n	800bc60 <__gethex+0x18c>
 800bd46:	f04f 0a03 	mov.w	sl, #3
 800bd4a:	e7b9      	b.n	800bcc0 <__gethex+0x1ec>
 800bd4c:	da09      	bge.n	800bd62 <__gethex+0x28e>
 800bd4e:	1bf7      	subs	r7, r6, r7
 800bd50:	4621      	mov	r1, r4
 800bd52:	463a      	mov	r2, r7
 800bd54:	9802      	ldr	r0, [sp, #8]
 800bd56:	f000 fc51 	bl	800c5fc <__lshift>
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	1bed      	subs	r5, r5, r7
 800bd5e:	f100 0914 	add.w	r9, r0, #20
 800bd62:	f04f 0a00 	mov.w	sl, #0
 800bd66:	e7b0      	b.n	800bcca <__gethex+0x1f6>
 800bd68:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bd6c:	42a8      	cmp	r0, r5
 800bd6e:	dd72      	ble.n	800be56 <__gethex+0x382>
 800bd70:	1b45      	subs	r5, r0, r5
 800bd72:	42ae      	cmp	r6, r5
 800bd74:	dc35      	bgt.n	800bde2 <__gethex+0x30e>
 800bd76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	d029      	beq.n	800bdd2 <__gethex+0x2fe>
 800bd7e:	2b03      	cmp	r3, #3
 800bd80:	d02b      	beq.n	800bdda <__gethex+0x306>
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d11c      	bne.n	800bdc0 <__gethex+0x2ec>
 800bd86:	42ae      	cmp	r6, r5
 800bd88:	d11a      	bne.n	800bdc0 <__gethex+0x2ec>
 800bd8a:	2e01      	cmp	r6, #1
 800bd8c:	d112      	bne.n	800bdb4 <__gethex+0x2e0>
 800bd8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd92:	9a05      	ldr	r2, [sp, #20]
 800bd94:	2762      	movs	r7, #98	; 0x62
 800bd96:	6013      	str	r3, [r2, #0]
 800bd98:	2301      	movs	r3, #1
 800bd9a:	6123      	str	r3, [r4, #16]
 800bd9c:	f8c9 3000 	str.w	r3, [r9]
 800bda0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bda2:	601c      	str	r4, [r3, #0]
 800bda4:	e728      	b.n	800bbf8 <__gethex+0x124>
 800bda6:	bf00      	nop
 800bda8:	0800dc88 	.word	0x0800dc88
 800bdac:	0800dc10 	.word	0x0800dc10
 800bdb0:	0800dc21 	.word	0x0800dc21
 800bdb4:	4620      	mov	r0, r4
 800bdb6:	1e71      	subs	r1, r6, #1
 800bdb8:	f000 fe5f 	bl	800ca7a <__any_on>
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	d1e6      	bne.n	800bd8e <__gethex+0x2ba>
 800bdc0:	4621      	mov	r1, r4
 800bdc2:	9802      	ldr	r0, [sp, #8]
 800bdc4:	f000 fa02 	bl	800c1cc <_Bfree>
 800bdc8:	2300      	movs	r3, #0
 800bdca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bdcc:	2750      	movs	r7, #80	; 0x50
 800bdce:	6013      	str	r3, [r2, #0]
 800bdd0:	e712      	b.n	800bbf8 <__gethex+0x124>
 800bdd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d1f3      	bne.n	800bdc0 <__gethex+0x2ec>
 800bdd8:	e7d9      	b.n	800bd8e <__gethex+0x2ba>
 800bdda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d1d6      	bne.n	800bd8e <__gethex+0x2ba>
 800bde0:	e7ee      	b.n	800bdc0 <__gethex+0x2ec>
 800bde2:	1e6f      	subs	r7, r5, #1
 800bde4:	f1ba 0f00 	cmp.w	sl, #0
 800bde8:	d132      	bne.n	800be50 <__gethex+0x37c>
 800bdea:	b127      	cbz	r7, 800bdf6 <__gethex+0x322>
 800bdec:	4639      	mov	r1, r7
 800bdee:	4620      	mov	r0, r4
 800bdf0:	f000 fe43 	bl	800ca7a <__any_on>
 800bdf4:	4682      	mov	sl, r0
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	117b      	asrs	r3, r7, #5
 800bdfa:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bdfe:	f007 071f 	and.w	r7, r7, #31
 800be02:	fa01 f707 	lsl.w	r7, r1, r7
 800be06:	421f      	tst	r7, r3
 800be08:	f04f 0702 	mov.w	r7, #2
 800be0c:	4629      	mov	r1, r5
 800be0e:	4620      	mov	r0, r4
 800be10:	bf18      	it	ne
 800be12:	f04a 0a02 	orrne.w	sl, sl, #2
 800be16:	1b76      	subs	r6, r6, r5
 800be18:	f7ff fdf4 	bl	800ba04 <rshift>
 800be1c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800be20:	f1ba 0f00 	cmp.w	sl, #0
 800be24:	d048      	beq.n	800beb8 <__gethex+0x3e4>
 800be26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be2a:	2b02      	cmp	r3, #2
 800be2c:	d015      	beq.n	800be5a <__gethex+0x386>
 800be2e:	2b03      	cmp	r3, #3
 800be30:	d017      	beq.n	800be62 <__gethex+0x38e>
 800be32:	2b01      	cmp	r3, #1
 800be34:	d109      	bne.n	800be4a <__gethex+0x376>
 800be36:	f01a 0f02 	tst.w	sl, #2
 800be3a:	d006      	beq.n	800be4a <__gethex+0x376>
 800be3c:	f8d9 0000 	ldr.w	r0, [r9]
 800be40:	ea4a 0a00 	orr.w	sl, sl, r0
 800be44:	f01a 0f01 	tst.w	sl, #1
 800be48:	d10e      	bne.n	800be68 <__gethex+0x394>
 800be4a:	f047 0710 	orr.w	r7, r7, #16
 800be4e:	e033      	b.n	800beb8 <__gethex+0x3e4>
 800be50:	f04f 0a01 	mov.w	sl, #1
 800be54:	e7cf      	b.n	800bdf6 <__gethex+0x322>
 800be56:	2701      	movs	r7, #1
 800be58:	e7e2      	b.n	800be20 <__gethex+0x34c>
 800be5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be5c:	f1c3 0301 	rsb	r3, r3, #1
 800be60:	9315      	str	r3, [sp, #84]	; 0x54
 800be62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0f0      	beq.n	800be4a <__gethex+0x376>
 800be68:	f04f 0c00 	mov.w	ip, #0
 800be6c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be70:	f104 0314 	add.w	r3, r4, #20
 800be74:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be78:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be7c:	4618      	mov	r0, r3
 800be7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be82:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be86:	d01c      	beq.n	800bec2 <__gethex+0x3ee>
 800be88:	3201      	adds	r2, #1
 800be8a:	6002      	str	r2, [r0, #0]
 800be8c:	2f02      	cmp	r7, #2
 800be8e:	f104 0314 	add.w	r3, r4, #20
 800be92:	d13d      	bne.n	800bf10 <__gethex+0x43c>
 800be94:	f8d8 2000 	ldr.w	r2, [r8]
 800be98:	3a01      	subs	r2, #1
 800be9a:	42b2      	cmp	r2, r6
 800be9c:	d10a      	bne.n	800beb4 <__gethex+0x3e0>
 800be9e:	2201      	movs	r2, #1
 800bea0:	1171      	asrs	r1, r6, #5
 800bea2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bea6:	f006 061f 	and.w	r6, r6, #31
 800beaa:	fa02 f606 	lsl.w	r6, r2, r6
 800beae:	421e      	tst	r6, r3
 800beb0:	bf18      	it	ne
 800beb2:	4617      	movne	r7, r2
 800beb4:	f047 0720 	orr.w	r7, r7, #32
 800beb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800beba:	601c      	str	r4, [r3, #0]
 800bebc:	9b05      	ldr	r3, [sp, #20]
 800bebe:	601d      	str	r5, [r3, #0]
 800bec0:	e69a      	b.n	800bbf8 <__gethex+0x124>
 800bec2:	4299      	cmp	r1, r3
 800bec4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bec8:	d8d8      	bhi.n	800be7c <__gethex+0x3a8>
 800beca:	68a3      	ldr	r3, [r4, #8]
 800becc:	459b      	cmp	fp, r3
 800bece:	db17      	blt.n	800bf00 <__gethex+0x42c>
 800bed0:	6861      	ldr	r1, [r4, #4]
 800bed2:	9802      	ldr	r0, [sp, #8]
 800bed4:	3101      	adds	r1, #1
 800bed6:	f000 f939 	bl	800c14c <_Balloc>
 800beda:	4681      	mov	r9, r0
 800bedc:	b918      	cbnz	r0, 800bee6 <__gethex+0x412>
 800bede:	4602      	mov	r2, r0
 800bee0:	2184      	movs	r1, #132	; 0x84
 800bee2:	4b19      	ldr	r3, [pc, #100]	; (800bf48 <__gethex+0x474>)
 800bee4:	e6ab      	b.n	800bc3e <__gethex+0x16a>
 800bee6:	6922      	ldr	r2, [r4, #16]
 800bee8:	f104 010c 	add.w	r1, r4, #12
 800beec:	3202      	adds	r2, #2
 800beee:	0092      	lsls	r2, r2, #2
 800bef0:	300c      	adds	r0, #12
 800bef2:	f000 f911 	bl	800c118 <memcpy>
 800bef6:	4621      	mov	r1, r4
 800bef8:	9802      	ldr	r0, [sp, #8]
 800befa:	f000 f967 	bl	800c1cc <_Bfree>
 800befe:	464c      	mov	r4, r9
 800bf00:	6923      	ldr	r3, [r4, #16]
 800bf02:	1c5a      	adds	r2, r3, #1
 800bf04:	6122      	str	r2, [r4, #16]
 800bf06:	2201      	movs	r2, #1
 800bf08:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf0c:	615a      	str	r2, [r3, #20]
 800bf0e:	e7bd      	b.n	800be8c <__gethex+0x3b8>
 800bf10:	6922      	ldr	r2, [r4, #16]
 800bf12:	455a      	cmp	r2, fp
 800bf14:	dd0b      	ble.n	800bf2e <__gethex+0x45a>
 800bf16:	2101      	movs	r1, #1
 800bf18:	4620      	mov	r0, r4
 800bf1a:	f7ff fd73 	bl	800ba04 <rshift>
 800bf1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf22:	3501      	adds	r5, #1
 800bf24:	42ab      	cmp	r3, r5
 800bf26:	f6ff aed4 	blt.w	800bcd2 <__gethex+0x1fe>
 800bf2a:	2701      	movs	r7, #1
 800bf2c:	e7c2      	b.n	800beb4 <__gethex+0x3e0>
 800bf2e:	f016 061f 	ands.w	r6, r6, #31
 800bf32:	d0fa      	beq.n	800bf2a <__gethex+0x456>
 800bf34:	4453      	add	r3, sl
 800bf36:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf3a:	f000 f9f9 	bl	800c330 <__hi0bits>
 800bf3e:	f1c6 0620 	rsb	r6, r6, #32
 800bf42:	42b0      	cmp	r0, r6
 800bf44:	dbe7      	blt.n	800bf16 <__gethex+0x442>
 800bf46:	e7f0      	b.n	800bf2a <__gethex+0x456>
 800bf48:	0800dc10 	.word	0x0800dc10

0800bf4c <L_shift>:
 800bf4c:	f1c2 0208 	rsb	r2, r2, #8
 800bf50:	0092      	lsls	r2, r2, #2
 800bf52:	b570      	push	{r4, r5, r6, lr}
 800bf54:	f1c2 0620 	rsb	r6, r2, #32
 800bf58:	6843      	ldr	r3, [r0, #4]
 800bf5a:	6804      	ldr	r4, [r0, #0]
 800bf5c:	fa03 f506 	lsl.w	r5, r3, r6
 800bf60:	432c      	orrs	r4, r5
 800bf62:	40d3      	lsrs	r3, r2
 800bf64:	6004      	str	r4, [r0, #0]
 800bf66:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf6a:	4288      	cmp	r0, r1
 800bf6c:	d3f4      	bcc.n	800bf58 <L_shift+0xc>
 800bf6e:	bd70      	pop	{r4, r5, r6, pc}

0800bf70 <__match>:
 800bf70:	b530      	push	{r4, r5, lr}
 800bf72:	6803      	ldr	r3, [r0, #0]
 800bf74:	3301      	adds	r3, #1
 800bf76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf7a:	b914      	cbnz	r4, 800bf82 <__match+0x12>
 800bf7c:	6003      	str	r3, [r0, #0]
 800bf7e:	2001      	movs	r0, #1
 800bf80:	bd30      	pop	{r4, r5, pc}
 800bf82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf8a:	2d19      	cmp	r5, #25
 800bf8c:	bf98      	it	ls
 800bf8e:	3220      	addls	r2, #32
 800bf90:	42a2      	cmp	r2, r4
 800bf92:	d0f0      	beq.n	800bf76 <__match+0x6>
 800bf94:	2000      	movs	r0, #0
 800bf96:	e7f3      	b.n	800bf80 <__match+0x10>

0800bf98 <__hexnan>:
 800bf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9c:	2500      	movs	r5, #0
 800bf9e:	680b      	ldr	r3, [r1, #0]
 800bfa0:	4682      	mov	sl, r0
 800bfa2:	115e      	asrs	r6, r3, #5
 800bfa4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfa8:	f013 031f 	ands.w	r3, r3, #31
 800bfac:	bf18      	it	ne
 800bfae:	3604      	addne	r6, #4
 800bfb0:	1f37      	subs	r7, r6, #4
 800bfb2:	46b9      	mov	r9, r7
 800bfb4:	463c      	mov	r4, r7
 800bfb6:	46ab      	mov	fp, r5
 800bfb8:	b087      	sub	sp, #28
 800bfba:	4690      	mov	r8, r2
 800bfbc:	6802      	ldr	r2, [r0, #0]
 800bfbe:	9301      	str	r3, [sp, #4]
 800bfc0:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfc4:	9502      	str	r5, [sp, #8]
 800bfc6:	7851      	ldrb	r1, [r2, #1]
 800bfc8:	1c53      	adds	r3, r2, #1
 800bfca:	9303      	str	r3, [sp, #12]
 800bfcc:	b341      	cbz	r1, 800c020 <__hexnan+0x88>
 800bfce:	4608      	mov	r0, r1
 800bfd0:	9205      	str	r2, [sp, #20]
 800bfd2:	9104      	str	r1, [sp, #16]
 800bfd4:	f7ff fd69 	bl	800baaa <__hexdig_fun>
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	d14f      	bne.n	800c07c <__hexnan+0xe4>
 800bfdc:	9904      	ldr	r1, [sp, #16]
 800bfde:	9a05      	ldr	r2, [sp, #20]
 800bfe0:	2920      	cmp	r1, #32
 800bfe2:	d818      	bhi.n	800c016 <__hexnan+0x7e>
 800bfe4:	9b02      	ldr	r3, [sp, #8]
 800bfe6:	459b      	cmp	fp, r3
 800bfe8:	dd13      	ble.n	800c012 <__hexnan+0x7a>
 800bfea:	454c      	cmp	r4, r9
 800bfec:	d206      	bcs.n	800bffc <__hexnan+0x64>
 800bfee:	2d07      	cmp	r5, #7
 800bff0:	dc04      	bgt.n	800bffc <__hexnan+0x64>
 800bff2:	462a      	mov	r2, r5
 800bff4:	4649      	mov	r1, r9
 800bff6:	4620      	mov	r0, r4
 800bff8:	f7ff ffa8 	bl	800bf4c <L_shift>
 800bffc:	4544      	cmp	r4, r8
 800bffe:	d950      	bls.n	800c0a2 <__hexnan+0x10a>
 800c000:	2300      	movs	r3, #0
 800c002:	f1a4 0904 	sub.w	r9, r4, #4
 800c006:	f844 3c04 	str.w	r3, [r4, #-4]
 800c00a:	461d      	mov	r5, r3
 800c00c:	464c      	mov	r4, r9
 800c00e:	f8cd b008 	str.w	fp, [sp, #8]
 800c012:	9a03      	ldr	r2, [sp, #12]
 800c014:	e7d7      	b.n	800bfc6 <__hexnan+0x2e>
 800c016:	2929      	cmp	r1, #41	; 0x29
 800c018:	d156      	bne.n	800c0c8 <__hexnan+0x130>
 800c01a:	3202      	adds	r2, #2
 800c01c:	f8ca 2000 	str.w	r2, [sl]
 800c020:	f1bb 0f00 	cmp.w	fp, #0
 800c024:	d050      	beq.n	800c0c8 <__hexnan+0x130>
 800c026:	454c      	cmp	r4, r9
 800c028:	d206      	bcs.n	800c038 <__hexnan+0xa0>
 800c02a:	2d07      	cmp	r5, #7
 800c02c:	dc04      	bgt.n	800c038 <__hexnan+0xa0>
 800c02e:	462a      	mov	r2, r5
 800c030:	4649      	mov	r1, r9
 800c032:	4620      	mov	r0, r4
 800c034:	f7ff ff8a 	bl	800bf4c <L_shift>
 800c038:	4544      	cmp	r4, r8
 800c03a:	d934      	bls.n	800c0a6 <__hexnan+0x10e>
 800c03c:	4623      	mov	r3, r4
 800c03e:	f1a8 0204 	sub.w	r2, r8, #4
 800c042:	f853 1b04 	ldr.w	r1, [r3], #4
 800c046:	429f      	cmp	r7, r3
 800c048:	f842 1f04 	str.w	r1, [r2, #4]!
 800c04c:	d2f9      	bcs.n	800c042 <__hexnan+0xaa>
 800c04e:	1b3b      	subs	r3, r7, r4
 800c050:	f023 0303 	bic.w	r3, r3, #3
 800c054:	3304      	adds	r3, #4
 800c056:	3401      	adds	r4, #1
 800c058:	3e03      	subs	r6, #3
 800c05a:	42b4      	cmp	r4, r6
 800c05c:	bf88      	it	hi
 800c05e:	2304      	movhi	r3, #4
 800c060:	2200      	movs	r2, #0
 800c062:	4443      	add	r3, r8
 800c064:	f843 2b04 	str.w	r2, [r3], #4
 800c068:	429f      	cmp	r7, r3
 800c06a:	d2fb      	bcs.n	800c064 <__hexnan+0xcc>
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	b91b      	cbnz	r3, 800c078 <__hexnan+0xe0>
 800c070:	4547      	cmp	r7, r8
 800c072:	d127      	bne.n	800c0c4 <__hexnan+0x12c>
 800c074:	2301      	movs	r3, #1
 800c076:	603b      	str	r3, [r7, #0]
 800c078:	2005      	movs	r0, #5
 800c07a:	e026      	b.n	800c0ca <__hexnan+0x132>
 800c07c:	3501      	adds	r5, #1
 800c07e:	2d08      	cmp	r5, #8
 800c080:	f10b 0b01 	add.w	fp, fp, #1
 800c084:	dd06      	ble.n	800c094 <__hexnan+0xfc>
 800c086:	4544      	cmp	r4, r8
 800c088:	d9c3      	bls.n	800c012 <__hexnan+0x7a>
 800c08a:	2300      	movs	r3, #0
 800c08c:	2501      	movs	r5, #1
 800c08e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c092:	3c04      	subs	r4, #4
 800c094:	6822      	ldr	r2, [r4, #0]
 800c096:	f000 000f 	and.w	r0, r0, #15
 800c09a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c09e:	6022      	str	r2, [r4, #0]
 800c0a0:	e7b7      	b.n	800c012 <__hexnan+0x7a>
 800c0a2:	2508      	movs	r5, #8
 800c0a4:	e7b5      	b.n	800c012 <__hexnan+0x7a>
 800c0a6:	9b01      	ldr	r3, [sp, #4]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d0df      	beq.n	800c06c <__hexnan+0xd4>
 800c0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b0:	f1c3 0320 	rsb	r3, r3, #32
 800c0b4:	fa22 f303 	lsr.w	r3, r2, r3
 800c0b8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0bc:	401a      	ands	r2, r3
 800c0be:	f846 2c04 	str.w	r2, [r6, #-4]
 800c0c2:	e7d3      	b.n	800c06c <__hexnan+0xd4>
 800c0c4:	3f04      	subs	r7, #4
 800c0c6:	e7d1      	b.n	800c06c <__hexnan+0xd4>
 800c0c8:	2004      	movs	r0, #4
 800c0ca:	b007      	add	sp, #28
 800c0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0d0 <_localeconv_r>:
 800c0d0:	4800      	ldr	r0, [pc, #0]	; (800c0d4 <_localeconv_r+0x4>)
 800c0d2:	4770      	bx	lr
 800c0d4:	20000300 	.word	0x20000300

0800c0d8 <__ascii_mbtowc>:
 800c0d8:	b082      	sub	sp, #8
 800c0da:	b901      	cbnz	r1, 800c0de <__ascii_mbtowc+0x6>
 800c0dc:	a901      	add	r1, sp, #4
 800c0de:	b142      	cbz	r2, 800c0f2 <__ascii_mbtowc+0x1a>
 800c0e0:	b14b      	cbz	r3, 800c0f6 <__ascii_mbtowc+0x1e>
 800c0e2:	7813      	ldrb	r3, [r2, #0]
 800c0e4:	600b      	str	r3, [r1, #0]
 800c0e6:	7812      	ldrb	r2, [r2, #0]
 800c0e8:	1e10      	subs	r0, r2, #0
 800c0ea:	bf18      	it	ne
 800c0ec:	2001      	movne	r0, #1
 800c0ee:	b002      	add	sp, #8
 800c0f0:	4770      	bx	lr
 800c0f2:	4610      	mov	r0, r2
 800c0f4:	e7fb      	b.n	800c0ee <__ascii_mbtowc+0x16>
 800c0f6:	f06f 0001 	mvn.w	r0, #1
 800c0fa:	e7f8      	b.n	800c0ee <__ascii_mbtowc+0x16>

0800c0fc <memchr>:
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	b510      	push	{r4, lr}
 800c100:	b2c9      	uxtb	r1, r1
 800c102:	4402      	add	r2, r0
 800c104:	4293      	cmp	r3, r2
 800c106:	4618      	mov	r0, r3
 800c108:	d101      	bne.n	800c10e <memchr+0x12>
 800c10a:	2000      	movs	r0, #0
 800c10c:	e003      	b.n	800c116 <memchr+0x1a>
 800c10e:	7804      	ldrb	r4, [r0, #0]
 800c110:	3301      	adds	r3, #1
 800c112:	428c      	cmp	r4, r1
 800c114:	d1f6      	bne.n	800c104 <memchr+0x8>
 800c116:	bd10      	pop	{r4, pc}

0800c118 <memcpy>:
 800c118:	440a      	add	r2, r1
 800c11a:	4291      	cmp	r1, r2
 800c11c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c120:	d100      	bne.n	800c124 <memcpy+0xc>
 800c122:	4770      	bx	lr
 800c124:	b510      	push	{r4, lr}
 800c126:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c12a:	4291      	cmp	r1, r2
 800c12c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c130:	d1f9      	bne.n	800c126 <memcpy+0xe>
 800c132:	bd10      	pop	{r4, pc}

0800c134 <__malloc_lock>:
 800c134:	4801      	ldr	r0, [pc, #4]	; (800c13c <__malloc_lock+0x8>)
 800c136:	f000 be8a 	b.w	800ce4e <__retarget_lock_acquire_recursive>
 800c13a:	bf00      	nop
 800c13c:	20001848 	.word	0x20001848

0800c140 <__malloc_unlock>:
 800c140:	4801      	ldr	r0, [pc, #4]	; (800c148 <__malloc_unlock+0x8>)
 800c142:	f000 be85 	b.w	800ce50 <__retarget_lock_release_recursive>
 800c146:	bf00      	nop
 800c148:	20001848 	.word	0x20001848

0800c14c <_Balloc>:
 800c14c:	b570      	push	{r4, r5, r6, lr}
 800c14e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c150:	4604      	mov	r4, r0
 800c152:	460d      	mov	r5, r1
 800c154:	b976      	cbnz	r6, 800c174 <_Balloc+0x28>
 800c156:	2010      	movs	r0, #16
 800c158:	f7fc ff7a 	bl	8009050 <malloc>
 800c15c:	4602      	mov	r2, r0
 800c15e:	6260      	str	r0, [r4, #36]	; 0x24
 800c160:	b920      	cbnz	r0, 800c16c <_Balloc+0x20>
 800c162:	2166      	movs	r1, #102	; 0x66
 800c164:	4b17      	ldr	r3, [pc, #92]	; (800c1c4 <_Balloc+0x78>)
 800c166:	4818      	ldr	r0, [pc, #96]	; (800c1c8 <_Balloc+0x7c>)
 800c168:	f000 fe40 	bl	800cdec <__assert_func>
 800c16c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c170:	6006      	str	r6, [r0, #0]
 800c172:	60c6      	str	r6, [r0, #12]
 800c174:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c176:	68f3      	ldr	r3, [r6, #12]
 800c178:	b183      	cbz	r3, 800c19c <_Balloc+0x50>
 800c17a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c17c:	68db      	ldr	r3, [r3, #12]
 800c17e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c182:	b9b8      	cbnz	r0, 800c1b4 <_Balloc+0x68>
 800c184:	2101      	movs	r1, #1
 800c186:	fa01 f605 	lsl.w	r6, r1, r5
 800c18a:	1d72      	adds	r2, r6, #5
 800c18c:	4620      	mov	r0, r4
 800c18e:	0092      	lsls	r2, r2, #2
 800c190:	f000 fc94 	bl	800cabc <_calloc_r>
 800c194:	b160      	cbz	r0, 800c1b0 <_Balloc+0x64>
 800c196:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c19a:	e00e      	b.n	800c1ba <_Balloc+0x6e>
 800c19c:	2221      	movs	r2, #33	; 0x21
 800c19e:	2104      	movs	r1, #4
 800c1a0:	4620      	mov	r0, r4
 800c1a2:	f000 fc8b 	bl	800cabc <_calloc_r>
 800c1a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1a8:	60f0      	str	r0, [r6, #12]
 800c1aa:	68db      	ldr	r3, [r3, #12]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d1e4      	bne.n	800c17a <_Balloc+0x2e>
 800c1b0:	2000      	movs	r0, #0
 800c1b2:	bd70      	pop	{r4, r5, r6, pc}
 800c1b4:	6802      	ldr	r2, [r0, #0]
 800c1b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c1c0:	e7f7      	b.n	800c1b2 <_Balloc+0x66>
 800c1c2:	bf00      	nop
 800c1c4:	0800db9e 	.word	0x0800db9e
 800c1c8:	0800dc9c 	.word	0x0800dc9c

0800c1cc <_Bfree>:
 800c1cc:	b570      	push	{r4, r5, r6, lr}
 800c1ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1d0:	4605      	mov	r5, r0
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	b976      	cbnz	r6, 800c1f4 <_Bfree+0x28>
 800c1d6:	2010      	movs	r0, #16
 800c1d8:	f7fc ff3a 	bl	8009050 <malloc>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	6268      	str	r0, [r5, #36]	; 0x24
 800c1e0:	b920      	cbnz	r0, 800c1ec <_Bfree+0x20>
 800c1e2:	218a      	movs	r1, #138	; 0x8a
 800c1e4:	4b08      	ldr	r3, [pc, #32]	; (800c208 <_Bfree+0x3c>)
 800c1e6:	4809      	ldr	r0, [pc, #36]	; (800c20c <_Bfree+0x40>)
 800c1e8:	f000 fe00 	bl	800cdec <__assert_func>
 800c1ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1f0:	6006      	str	r6, [r0, #0]
 800c1f2:	60c6      	str	r6, [r0, #12]
 800c1f4:	b13c      	cbz	r4, 800c206 <_Bfree+0x3a>
 800c1f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c1f8:	6862      	ldr	r2, [r4, #4]
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c200:	6021      	str	r1, [r4, #0]
 800c202:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c206:	bd70      	pop	{r4, r5, r6, pc}
 800c208:	0800db9e 	.word	0x0800db9e
 800c20c:	0800dc9c 	.word	0x0800dc9c

0800c210 <__multadd>:
 800c210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c214:	4607      	mov	r7, r0
 800c216:	460c      	mov	r4, r1
 800c218:	461e      	mov	r6, r3
 800c21a:	2000      	movs	r0, #0
 800c21c:	690d      	ldr	r5, [r1, #16]
 800c21e:	f101 0c14 	add.w	ip, r1, #20
 800c222:	f8dc 3000 	ldr.w	r3, [ip]
 800c226:	3001      	adds	r0, #1
 800c228:	b299      	uxth	r1, r3
 800c22a:	fb02 6101 	mla	r1, r2, r1, r6
 800c22e:	0c1e      	lsrs	r6, r3, #16
 800c230:	0c0b      	lsrs	r3, r1, #16
 800c232:	fb02 3306 	mla	r3, r2, r6, r3
 800c236:	b289      	uxth	r1, r1
 800c238:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c23c:	4285      	cmp	r5, r0
 800c23e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c242:	f84c 1b04 	str.w	r1, [ip], #4
 800c246:	dcec      	bgt.n	800c222 <__multadd+0x12>
 800c248:	b30e      	cbz	r6, 800c28e <__multadd+0x7e>
 800c24a:	68a3      	ldr	r3, [r4, #8]
 800c24c:	42ab      	cmp	r3, r5
 800c24e:	dc19      	bgt.n	800c284 <__multadd+0x74>
 800c250:	6861      	ldr	r1, [r4, #4]
 800c252:	4638      	mov	r0, r7
 800c254:	3101      	adds	r1, #1
 800c256:	f7ff ff79 	bl	800c14c <_Balloc>
 800c25a:	4680      	mov	r8, r0
 800c25c:	b928      	cbnz	r0, 800c26a <__multadd+0x5a>
 800c25e:	4602      	mov	r2, r0
 800c260:	21b5      	movs	r1, #181	; 0xb5
 800c262:	4b0c      	ldr	r3, [pc, #48]	; (800c294 <__multadd+0x84>)
 800c264:	480c      	ldr	r0, [pc, #48]	; (800c298 <__multadd+0x88>)
 800c266:	f000 fdc1 	bl	800cdec <__assert_func>
 800c26a:	6922      	ldr	r2, [r4, #16]
 800c26c:	f104 010c 	add.w	r1, r4, #12
 800c270:	3202      	adds	r2, #2
 800c272:	0092      	lsls	r2, r2, #2
 800c274:	300c      	adds	r0, #12
 800c276:	f7ff ff4f 	bl	800c118 <memcpy>
 800c27a:	4621      	mov	r1, r4
 800c27c:	4638      	mov	r0, r7
 800c27e:	f7ff ffa5 	bl	800c1cc <_Bfree>
 800c282:	4644      	mov	r4, r8
 800c284:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c288:	3501      	adds	r5, #1
 800c28a:	615e      	str	r6, [r3, #20]
 800c28c:	6125      	str	r5, [r4, #16]
 800c28e:	4620      	mov	r0, r4
 800c290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c294:	0800dc10 	.word	0x0800dc10
 800c298:	0800dc9c 	.word	0x0800dc9c

0800c29c <__s2b>:
 800c29c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2a0:	4615      	mov	r5, r2
 800c2a2:	2209      	movs	r2, #9
 800c2a4:	461f      	mov	r7, r3
 800c2a6:	3308      	adds	r3, #8
 800c2a8:	460c      	mov	r4, r1
 800c2aa:	fb93 f3f2 	sdiv	r3, r3, r2
 800c2ae:	4606      	mov	r6, r0
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	2100      	movs	r1, #0
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	db09      	blt.n	800c2cc <__s2b+0x30>
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	f7ff ff47 	bl	800c14c <_Balloc>
 800c2be:	b940      	cbnz	r0, 800c2d2 <__s2b+0x36>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	21ce      	movs	r1, #206	; 0xce
 800c2c4:	4b18      	ldr	r3, [pc, #96]	; (800c328 <__s2b+0x8c>)
 800c2c6:	4819      	ldr	r0, [pc, #100]	; (800c32c <__s2b+0x90>)
 800c2c8:	f000 fd90 	bl	800cdec <__assert_func>
 800c2cc:	0052      	lsls	r2, r2, #1
 800c2ce:	3101      	adds	r1, #1
 800c2d0:	e7f0      	b.n	800c2b4 <__s2b+0x18>
 800c2d2:	9b08      	ldr	r3, [sp, #32]
 800c2d4:	2d09      	cmp	r5, #9
 800c2d6:	6143      	str	r3, [r0, #20]
 800c2d8:	f04f 0301 	mov.w	r3, #1
 800c2dc:	6103      	str	r3, [r0, #16]
 800c2de:	dd16      	ble.n	800c30e <__s2b+0x72>
 800c2e0:	f104 0909 	add.w	r9, r4, #9
 800c2e4:	46c8      	mov	r8, r9
 800c2e6:	442c      	add	r4, r5
 800c2e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c2ec:	4601      	mov	r1, r0
 800c2ee:	220a      	movs	r2, #10
 800c2f0:	4630      	mov	r0, r6
 800c2f2:	3b30      	subs	r3, #48	; 0x30
 800c2f4:	f7ff ff8c 	bl	800c210 <__multadd>
 800c2f8:	45a0      	cmp	r8, r4
 800c2fa:	d1f5      	bne.n	800c2e8 <__s2b+0x4c>
 800c2fc:	f1a5 0408 	sub.w	r4, r5, #8
 800c300:	444c      	add	r4, r9
 800c302:	1b2d      	subs	r5, r5, r4
 800c304:	1963      	adds	r3, r4, r5
 800c306:	42bb      	cmp	r3, r7
 800c308:	db04      	blt.n	800c314 <__s2b+0x78>
 800c30a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c30e:	2509      	movs	r5, #9
 800c310:	340a      	adds	r4, #10
 800c312:	e7f6      	b.n	800c302 <__s2b+0x66>
 800c314:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c318:	4601      	mov	r1, r0
 800c31a:	220a      	movs	r2, #10
 800c31c:	4630      	mov	r0, r6
 800c31e:	3b30      	subs	r3, #48	; 0x30
 800c320:	f7ff ff76 	bl	800c210 <__multadd>
 800c324:	e7ee      	b.n	800c304 <__s2b+0x68>
 800c326:	bf00      	nop
 800c328:	0800dc10 	.word	0x0800dc10
 800c32c:	0800dc9c 	.word	0x0800dc9c

0800c330 <__hi0bits>:
 800c330:	0c02      	lsrs	r2, r0, #16
 800c332:	0412      	lsls	r2, r2, #16
 800c334:	4603      	mov	r3, r0
 800c336:	b9ca      	cbnz	r2, 800c36c <__hi0bits+0x3c>
 800c338:	0403      	lsls	r3, r0, #16
 800c33a:	2010      	movs	r0, #16
 800c33c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c340:	bf04      	itt	eq
 800c342:	021b      	lsleq	r3, r3, #8
 800c344:	3008      	addeq	r0, #8
 800c346:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c34a:	bf04      	itt	eq
 800c34c:	011b      	lsleq	r3, r3, #4
 800c34e:	3004      	addeq	r0, #4
 800c350:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c354:	bf04      	itt	eq
 800c356:	009b      	lsleq	r3, r3, #2
 800c358:	3002      	addeq	r0, #2
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	db05      	blt.n	800c36a <__hi0bits+0x3a>
 800c35e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c362:	f100 0001 	add.w	r0, r0, #1
 800c366:	bf08      	it	eq
 800c368:	2020      	moveq	r0, #32
 800c36a:	4770      	bx	lr
 800c36c:	2000      	movs	r0, #0
 800c36e:	e7e5      	b.n	800c33c <__hi0bits+0xc>

0800c370 <__lo0bits>:
 800c370:	6803      	ldr	r3, [r0, #0]
 800c372:	4602      	mov	r2, r0
 800c374:	f013 0007 	ands.w	r0, r3, #7
 800c378:	d00b      	beq.n	800c392 <__lo0bits+0x22>
 800c37a:	07d9      	lsls	r1, r3, #31
 800c37c:	d421      	bmi.n	800c3c2 <__lo0bits+0x52>
 800c37e:	0798      	lsls	r0, r3, #30
 800c380:	bf49      	itett	mi
 800c382:	085b      	lsrmi	r3, r3, #1
 800c384:	089b      	lsrpl	r3, r3, #2
 800c386:	2001      	movmi	r0, #1
 800c388:	6013      	strmi	r3, [r2, #0]
 800c38a:	bf5c      	itt	pl
 800c38c:	2002      	movpl	r0, #2
 800c38e:	6013      	strpl	r3, [r2, #0]
 800c390:	4770      	bx	lr
 800c392:	b299      	uxth	r1, r3
 800c394:	b909      	cbnz	r1, 800c39a <__lo0bits+0x2a>
 800c396:	2010      	movs	r0, #16
 800c398:	0c1b      	lsrs	r3, r3, #16
 800c39a:	b2d9      	uxtb	r1, r3
 800c39c:	b909      	cbnz	r1, 800c3a2 <__lo0bits+0x32>
 800c39e:	3008      	adds	r0, #8
 800c3a0:	0a1b      	lsrs	r3, r3, #8
 800c3a2:	0719      	lsls	r1, r3, #28
 800c3a4:	bf04      	itt	eq
 800c3a6:	091b      	lsreq	r3, r3, #4
 800c3a8:	3004      	addeq	r0, #4
 800c3aa:	0799      	lsls	r1, r3, #30
 800c3ac:	bf04      	itt	eq
 800c3ae:	089b      	lsreq	r3, r3, #2
 800c3b0:	3002      	addeq	r0, #2
 800c3b2:	07d9      	lsls	r1, r3, #31
 800c3b4:	d403      	bmi.n	800c3be <__lo0bits+0x4e>
 800c3b6:	085b      	lsrs	r3, r3, #1
 800c3b8:	f100 0001 	add.w	r0, r0, #1
 800c3bc:	d003      	beq.n	800c3c6 <__lo0bits+0x56>
 800c3be:	6013      	str	r3, [r2, #0]
 800c3c0:	4770      	bx	lr
 800c3c2:	2000      	movs	r0, #0
 800c3c4:	4770      	bx	lr
 800c3c6:	2020      	movs	r0, #32
 800c3c8:	4770      	bx	lr
	...

0800c3cc <__i2b>:
 800c3cc:	b510      	push	{r4, lr}
 800c3ce:	460c      	mov	r4, r1
 800c3d0:	2101      	movs	r1, #1
 800c3d2:	f7ff febb 	bl	800c14c <_Balloc>
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	b928      	cbnz	r0, 800c3e6 <__i2b+0x1a>
 800c3da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c3de:	4b04      	ldr	r3, [pc, #16]	; (800c3f0 <__i2b+0x24>)
 800c3e0:	4804      	ldr	r0, [pc, #16]	; (800c3f4 <__i2b+0x28>)
 800c3e2:	f000 fd03 	bl	800cdec <__assert_func>
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	6144      	str	r4, [r0, #20]
 800c3ea:	6103      	str	r3, [r0, #16]
 800c3ec:	bd10      	pop	{r4, pc}
 800c3ee:	bf00      	nop
 800c3f0:	0800dc10 	.word	0x0800dc10
 800c3f4:	0800dc9c 	.word	0x0800dc9c

0800c3f8 <__multiply>:
 800c3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fc:	4691      	mov	r9, r2
 800c3fe:	690a      	ldr	r2, [r1, #16]
 800c400:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c404:	460c      	mov	r4, r1
 800c406:	429a      	cmp	r2, r3
 800c408:	bfbe      	ittt	lt
 800c40a:	460b      	movlt	r3, r1
 800c40c:	464c      	movlt	r4, r9
 800c40e:	4699      	movlt	r9, r3
 800c410:	6927      	ldr	r7, [r4, #16]
 800c412:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c416:	68a3      	ldr	r3, [r4, #8]
 800c418:	6861      	ldr	r1, [r4, #4]
 800c41a:	eb07 060a 	add.w	r6, r7, sl
 800c41e:	42b3      	cmp	r3, r6
 800c420:	b085      	sub	sp, #20
 800c422:	bfb8      	it	lt
 800c424:	3101      	addlt	r1, #1
 800c426:	f7ff fe91 	bl	800c14c <_Balloc>
 800c42a:	b930      	cbnz	r0, 800c43a <__multiply+0x42>
 800c42c:	4602      	mov	r2, r0
 800c42e:	f240 115d 	movw	r1, #349	; 0x15d
 800c432:	4b43      	ldr	r3, [pc, #268]	; (800c540 <__multiply+0x148>)
 800c434:	4843      	ldr	r0, [pc, #268]	; (800c544 <__multiply+0x14c>)
 800c436:	f000 fcd9 	bl	800cdec <__assert_func>
 800c43a:	f100 0514 	add.w	r5, r0, #20
 800c43e:	462b      	mov	r3, r5
 800c440:	2200      	movs	r2, #0
 800c442:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c446:	4543      	cmp	r3, r8
 800c448:	d321      	bcc.n	800c48e <__multiply+0x96>
 800c44a:	f104 0314 	add.w	r3, r4, #20
 800c44e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c452:	f109 0314 	add.w	r3, r9, #20
 800c456:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c45a:	9202      	str	r2, [sp, #8]
 800c45c:	1b3a      	subs	r2, r7, r4
 800c45e:	3a15      	subs	r2, #21
 800c460:	f022 0203 	bic.w	r2, r2, #3
 800c464:	3204      	adds	r2, #4
 800c466:	f104 0115 	add.w	r1, r4, #21
 800c46a:	428f      	cmp	r7, r1
 800c46c:	bf38      	it	cc
 800c46e:	2204      	movcc	r2, #4
 800c470:	9201      	str	r2, [sp, #4]
 800c472:	9a02      	ldr	r2, [sp, #8]
 800c474:	9303      	str	r3, [sp, #12]
 800c476:	429a      	cmp	r2, r3
 800c478:	d80c      	bhi.n	800c494 <__multiply+0x9c>
 800c47a:	2e00      	cmp	r6, #0
 800c47c:	dd03      	ble.n	800c486 <__multiply+0x8e>
 800c47e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c482:	2b00      	cmp	r3, #0
 800c484:	d059      	beq.n	800c53a <__multiply+0x142>
 800c486:	6106      	str	r6, [r0, #16]
 800c488:	b005      	add	sp, #20
 800c48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c48e:	f843 2b04 	str.w	r2, [r3], #4
 800c492:	e7d8      	b.n	800c446 <__multiply+0x4e>
 800c494:	f8b3 a000 	ldrh.w	sl, [r3]
 800c498:	f1ba 0f00 	cmp.w	sl, #0
 800c49c:	d023      	beq.n	800c4e6 <__multiply+0xee>
 800c49e:	46a9      	mov	r9, r5
 800c4a0:	f04f 0c00 	mov.w	ip, #0
 800c4a4:	f104 0e14 	add.w	lr, r4, #20
 800c4a8:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c4ac:	f8d9 1000 	ldr.w	r1, [r9]
 800c4b0:	fa1f fb82 	uxth.w	fp, r2
 800c4b4:	b289      	uxth	r1, r1
 800c4b6:	fb0a 110b 	mla	r1, sl, fp, r1
 800c4ba:	4461      	add	r1, ip
 800c4bc:	f8d9 c000 	ldr.w	ip, [r9]
 800c4c0:	0c12      	lsrs	r2, r2, #16
 800c4c2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c4c6:	fb0a c202 	mla	r2, sl, r2, ip
 800c4ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c4ce:	b289      	uxth	r1, r1
 800c4d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c4d4:	4577      	cmp	r7, lr
 800c4d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c4da:	f849 1b04 	str.w	r1, [r9], #4
 800c4de:	d8e3      	bhi.n	800c4a8 <__multiply+0xb0>
 800c4e0:	9a01      	ldr	r2, [sp, #4]
 800c4e2:	f845 c002 	str.w	ip, [r5, r2]
 800c4e6:	9a03      	ldr	r2, [sp, #12]
 800c4e8:	3304      	adds	r3, #4
 800c4ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c4ee:	f1b9 0f00 	cmp.w	r9, #0
 800c4f2:	d020      	beq.n	800c536 <__multiply+0x13e>
 800c4f4:	46ae      	mov	lr, r5
 800c4f6:	f04f 0a00 	mov.w	sl, #0
 800c4fa:	6829      	ldr	r1, [r5, #0]
 800c4fc:	f104 0c14 	add.w	ip, r4, #20
 800c500:	f8bc b000 	ldrh.w	fp, [ip]
 800c504:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c508:	b289      	uxth	r1, r1
 800c50a:	fb09 220b 	mla	r2, r9, fp, r2
 800c50e:	4492      	add	sl, r2
 800c510:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c514:	f84e 1b04 	str.w	r1, [lr], #4
 800c518:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c51c:	f8be 1000 	ldrh.w	r1, [lr]
 800c520:	0c12      	lsrs	r2, r2, #16
 800c522:	fb09 1102 	mla	r1, r9, r2, r1
 800c526:	4567      	cmp	r7, ip
 800c528:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c52c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c530:	d8e6      	bhi.n	800c500 <__multiply+0x108>
 800c532:	9a01      	ldr	r2, [sp, #4]
 800c534:	50a9      	str	r1, [r5, r2]
 800c536:	3504      	adds	r5, #4
 800c538:	e79b      	b.n	800c472 <__multiply+0x7a>
 800c53a:	3e01      	subs	r6, #1
 800c53c:	e79d      	b.n	800c47a <__multiply+0x82>
 800c53e:	bf00      	nop
 800c540:	0800dc10 	.word	0x0800dc10
 800c544:	0800dc9c 	.word	0x0800dc9c

0800c548 <__pow5mult>:
 800c548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c54c:	4615      	mov	r5, r2
 800c54e:	f012 0203 	ands.w	r2, r2, #3
 800c552:	4606      	mov	r6, r0
 800c554:	460f      	mov	r7, r1
 800c556:	d007      	beq.n	800c568 <__pow5mult+0x20>
 800c558:	4c25      	ldr	r4, [pc, #148]	; (800c5f0 <__pow5mult+0xa8>)
 800c55a:	3a01      	subs	r2, #1
 800c55c:	2300      	movs	r3, #0
 800c55e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c562:	f7ff fe55 	bl	800c210 <__multadd>
 800c566:	4607      	mov	r7, r0
 800c568:	10ad      	asrs	r5, r5, #2
 800c56a:	d03d      	beq.n	800c5e8 <__pow5mult+0xa0>
 800c56c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c56e:	b97c      	cbnz	r4, 800c590 <__pow5mult+0x48>
 800c570:	2010      	movs	r0, #16
 800c572:	f7fc fd6d 	bl	8009050 <malloc>
 800c576:	4602      	mov	r2, r0
 800c578:	6270      	str	r0, [r6, #36]	; 0x24
 800c57a:	b928      	cbnz	r0, 800c588 <__pow5mult+0x40>
 800c57c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c580:	4b1c      	ldr	r3, [pc, #112]	; (800c5f4 <__pow5mult+0xac>)
 800c582:	481d      	ldr	r0, [pc, #116]	; (800c5f8 <__pow5mult+0xb0>)
 800c584:	f000 fc32 	bl	800cdec <__assert_func>
 800c588:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c58c:	6004      	str	r4, [r0, #0]
 800c58e:	60c4      	str	r4, [r0, #12]
 800c590:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c594:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c598:	b94c      	cbnz	r4, 800c5ae <__pow5mult+0x66>
 800c59a:	f240 2171 	movw	r1, #625	; 0x271
 800c59e:	4630      	mov	r0, r6
 800c5a0:	f7ff ff14 	bl	800c3cc <__i2b>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5ac:	6003      	str	r3, [r0, #0]
 800c5ae:	f04f 0900 	mov.w	r9, #0
 800c5b2:	07eb      	lsls	r3, r5, #31
 800c5b4:	d50a      	bpl.n	800c5cc <__pow5mult+0x84>
 800c5b6:	4639      	mov	r1, r7
 800c5b8:	4622      	mov	r2, r4
 800c5ba:	4630      	mov	r0, r6
 800c5bc:	f7ff ff1c 	bl	800c3f8 <__multiply>
 800c5c0:	4680      	mov	r8, r0
 800c5c2:	4639      	mov	r1, r7
 800c5c4:	4630      	mov	r0, r6
 800c5c6:	f7ff fe01 	bl	800c1cc <_Bfree>
 800c5ca:	4647      	mov	r7, r8
 800c5cc:	106d      	asrs	r5, r5, #1
 800c5ce:	d00b      	beq.n	800c5e8 <__pow5mult+0xa0>
 800c5d0:	6820      	ldr	r0, [r4, #0]
 800c5d2:	b938      	cbnz	r0, 800c5e4 <__pow5mult+0x9c>
 800c5d4:	4622      	mov	r2, r4
 800c5d6:	4621      	mov	r1, r4
 800c5d8:	4630      	mov	r0, r6
 800c5da:	f7ff ff0d 	bl	800c3f8 <__multiply>
 800c5de:	6020      	str	r0, [r4, #0]
 800c5e0:	f8c0 9000 	str.w	r9, [r0]
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	e7e4      	b.n	800c5b2 <__pow5mult+0x6a>
 800c5e8:	4638      	mov	r0, r7
 800c5ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5ee:	bf00      	nop
 800c5f0:	0800dde8 	.word	0x0800dde8
 800c5f4:	0800db9e 	.word	0x0800db9e
 800c5f8:	0800dc9c 	.word	0x0800dc9c

0800c5fc <__lshift>:
 800c5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c600:	460c      	mov	r4, r1
 800c602:	4607      	mov	r7, r0
 800c604:	4691      	mov	r9, r2
 800c606:	6923      	ldr	r3, [r4, #16]
 800c608:	6849      	ldr	r1, [r1, #4]
 800c60a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c60e:	68a3      	ldr	r3, [r4, #8]
 800c610:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c614:	f108 0601 	add.w	r6, r8, #1
 800c618:	42b3      	cmp	r3, r6
 800c61a:	db0b      	blt.n	800c634 <__lshift+0x38>
 800c61c:	4638      	mov	r0, r7
 800c61e:	f7ff fd95 	bl	800c14c <_Balloc>
 800c622:	4605      	mov	r5, r0
 800c624:	b948      	cbnz	r0, 800c63a <__lshift+0x3e>
 800c626:	4602      	mov	r2, r0
 800c628:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c62c:	4b29      	ldr	r3, [pc, #164]	; (800c6d4 <__lshift+0xd8>)
 800c62e:	482a      	ldr	r0, [pc, #168]	; (800c6d8 <__lshift+0xdc>)
 800c630:	f000 fbdc 	bl	800cdec <__assert_func>
 800c634:	3101      	adds	r1, #1
 800c636:	005b      	lsls	r3, r3, #1
 800c638:	e7ee      	b.n	800c618 <__lshift+0x1c>
 800c63a:	2300      	movs	r3, #0
 800c63c:	f100 0114 	add.w	r1, r0, #20
 800c640:	f100 0210 	add.w	r2, r0, #16
 800c644:	4618      	mov	r0, r3
 800c646:	4553      	cmp	r3, sl
 800c648:	db37      	blt.n	800c6ba <__lshift+0xbe>
 800c64a:	6920      	ldr	r0, [r4, #16]
 800c64c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c650:	f104 0314 	add.w	r3, r4, #20
 800c654:	f019 091f 	ands.w	r9, r9, #31
 800c658:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c65c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c660:	d02f      	beq.n	800c6c2 <__lshift+0xc6>
 800c662:	468a      	mov	sl, r1
 800c664:	f04f 0c00 	mov.w	ip, #0
 800c668:	f1c9 0e20 	rsb	lr, r9, #32
 800c66c:	681a      	ldr	r2, [r3, #0]
 800c66e:	fa02 f209 	lsl.w	r2, r2, r9
 800c672:	ea42 020c 	orr.w	r2, r2, ip
 800c676:	f84a 2b04 	str.w	r2, [sl], #4
 800c67a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c67e:	4298      	cmp	r0, r3
 800c680:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c684:	d8f2      	bhi.n	800c66c <__lshift+0x70>
 800c686:	1b03      	subs	r3, r0, r4
 800c688:	3b15      	subs	r3, #21
 800c68a:	f023 0303 	bic.w	r3, r3, #3
 800c68e:	3304      	adds	r3, #4
 800c690:	f104 0215 	add.w	r2, r4, #21
 800c694:	4290      	cmp	r0, r2
 800c696:	bf38      	it	cc
 800c698:	2304      	movcc	r3, #4
 800c69a:	f841 c003 	str.w	ip, [r1, r3]
 800c69e:	f1bc 0f00 	cmp.w	ip, #0
 800c6a2:	d001      	beq.n	800c6a8 <__lshift+0xac>
 800c6a4:	f108 0602 	add.w	r6, r8, #2
 800c6a8:	3e01      	subs	r6, #1
 800c6aa:	4638      	mov	r0, r7
 800c6ac:	4621      	mov	r1, r4
 800c6ae:	612e      	str	r6, [r5, #16]
 800c6b0:	f7ff fd8c 	bl	800c1cc <_Bfree>
 800c6b4:	4628      	mov	r0, r5
 800c6b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800c6be:	3301      	adds	r3, #1
 800c6c0:	e7c1      	b.n	800c646 <__lshift+0x4a>
 800c6c2:	3904      	subs	r1, #4
 800c6c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6c8:	4298      	cmp	r0, r3
 800c6ca:	f841 2f04 	str.w	r2, [r1, #4]!
 800c6ce:	d8f9      	bhi.n	800c6c4 <__lshift+0xc8>
 800c6d0:	e7ea      	b.n	800c6a8 <__lshift+0xac>
 800c6d2:	bf00      	nop
 800c6d4:	0800dc10 	.word	0x0800dc10
 800c6d8:	0800dc9c 	.word	0x0800dc9c

0800c6dc <__mcmp>:
 800c6dc:	4603      	mov	r3, r0
 800c6de:	690a      	ldr	r2, [r1, #16]
 800c6e0:	6900      	ldr	r0, [r0, #16]
 800c6e2:	b530      	push	{r4, r5, lr}
 800c6e4:	1a80      	subs	r0, r0, r2
 800c6e6:	d10d      	bne.n	800c704 <__mcmp+0x28>
 800c6e8:	3314      	adds	r3, #20
 800c6ea:	3114      	adds	r1, #20
 800c6ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c6f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c6f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c6f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c6fc:	4295      	cmp	r5, r2
 800c6fe:	d002      	beq.n	800c706 <__mcmp+0x2a>
 800c700:	d304      	bcc.n	800c70c <__mcmp+0x30>
 800c702:	2001      	movs	r0, #1
 800c704:	bd30      	pop	{r4, r5, pc}
 800c706:	42a3      	cmp	r3, r4
 800c708:	d3f4      	bcc.n	800c6f4 <__mcmp+0x18>
 800c70a:	e7fb      	b.n	800c704 <__mcmp+0x28>
 800c70c:	f04f 30ff 	mov.w	r0, #4294967295
 800c710:	e7f8      	b.n	800c704 <__mcmp+0x28>
	...

0800c714 <__mdiff>:
 800c714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c718:	460d      	mov	r5, r1
 800c71a:	4607      	mov	r7, r0
 800c71c:	4611      	mov	r1, r2
 800c71e:	4628      	mov	r0, r5
 800c720:	4614      	mov	r4, r2
 800c722:	f7ff ffdb 	bl	800c6dc <__mcmp>
 800c726:	1e06      	subs	r6, r0, #0
 800c728:	d111      	bne.n	800c74e <__mdiff+0x3a>
 800c72a:	4631      	mov	r1, r6
 800c72c:	4638      	mov	r0, r7
 800c72e:	f7ff fd0d 	bl	800c14c <_Balloc>
 800c732:	4602      	mov	r2, r0
 800c734:	b928      	cbnz	r0, 800c742 <__mdiff+0x2e>
 800c736:	f240 2132 	movw	r1, #562	; 0x232
 800c73a:	4b3a      	ldr	r3, [pc, #232]	; (800c824 <__mdiff+0x110>)
 800c73c:	483a      	ldr	r0, [pc, #232]	; (800c828 <__mdiff+0x114>)
 800c73e:	f000 fb55 	bl	800cdec <__assert_func>
 800c742:	2301      	movs	r3, #1
 800c744:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c748:	4610      	mov	r0, r2
 800c74a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c74e:	bfa4      	itt	ge
 800c750:	4623      	movge	r3, r4
 800c752:	462c      	movge	r4, r5
 800c754:	4638      	mov	r0, r7
 800c756:	6861      	ldr	r1, [r4, #4]
 800c758:	bfa6      	itte	ge
 800c75a:	461d      	movge	r5, r3
 800c75c:	2600      	movge	r6, #0
 800c75e:	2601      	movlt	r6, #1
 800c760:	f7ff fcf4 	bl	800c14c <_Balloc>
 800c764:	4602      	mov	r2, r0
 800c766:	b918      	cbnz	r0, 800c770 <__mdiff+0x5c>
 800c768:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c76c:	4b2d      	ldr	r3, [pc, #180]	; (800c824 <__mdiff+0x110>)
 800c76e:	e7e5      	b.n	800c73c <__mdiff+0x28>
 800c770:	f102 0814 	add.w	r8, r2, #20
 800c774:	46c2      	mov	sl, r8
 800c776:	f04f 0c00 	mov.w	ip, #0
 800c77a:	6927      	ldr	r7, [r4, #16]
 800c77c:	60c6      	str	r6, [r0, #12]
 800c77e:	692e      	ldr	r6, [r5, #16]
 800c780:	f104 0014 	add.w	r0, r4, #20
 800c784:	f105 0914 	add.w	r9, r5, #20
 800c788:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800c78c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c790:	3410      	adds	r4, #16
 800c792:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800c796:	f859 3b04 	ldr.w	r3, [r9], #4
 800c79a:	fa1f f18b 	uxth.w	r1, fp
 800c79e:	448c      	add	ip, r1
 800c7a0:	b299      	uxth	r1, r3
 800c7a2:	0c1b      	lsrs	r3, r3, #16
 800c7a4:	ebac 0101 	sub.w	r1, ip, r1
 800c7a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c7ac:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c7b0:	b289      	uxth	r1, r1
 800c7b2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c7b6:	454e      	cmp	r6, r9
 800c7b8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c7bc:	f84a 3b04 	str.w	r3, [sl], #4
 800c7c0:	d8e7      	bhi.n	800c792 <__mdiff+0x7e>
 800c7c2:	1b73      	subs	r3, r6, r5
 800c7c4:	3b15      	subs	r3, #21
 800c7c6:	f023 0303 	bic.w	r3, r3, #3
 800c7ca:	3515      	adds	r5, #21
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	42ae      	cmp	r6, r5
 800c7d0:	bf38      	it	cc
 800c7d2:	2304      	movcc	r3, #4
 800c7d4:	4418      	add	r0, r3
 800c7d6:	4443      	add	r3, r8
 800c7d8:	461e      	mov	r6, r3
 800c7da:	4605      	mov	r5, r0
 800c7dc:	4575      	cmp	r5, lr
 800c7de:	d30e      	bcc.n	800c7fe <__mdiff+0xea>
 800c7e0:	f10e 0103 	add.w	r1, lr, #3
 800c7e4:	1a09      	subs	r1, r1, r0
 800c7e6:	f021 0103 	bic.w	r1, r1, #3
 800c7ea:	3803      	subs	r0, #3
 800c7ec:	4586      	cmp	lr, r0
 800c7ee:	bf38      	it	cc
 800c7f0:	2100      	movcc	r1, #0
 800c7f2:	4419      	add	r1, r3
 800c7f4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c7f8:	b18b      	cbz	r3, 800c81e <__mdiff+0x10a>
 800c7fa:	6117      	str	r7, [r2, #16]
 800c7fc:	e7a4      	b.n	800c748 <__mdiff+0x34>
 800c7fe:	f855 8b04 	ldr.w	r8, [r5], #4
 800c802:	fa1f f188 	uxth.w	r1, r8
 800c806:	4461      	add	r1, ip
 800c808:	140c      	asrs	r4, r1, #16
 800c80a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c80e:	b289      	uxth	r1, r1
 800c810:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c814:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800c818:	f846 1b04 	str.w	r1, [r6], #4
 800c81c:	e7de      	b.n	800c7dc <__mdiff+0xc8>
 800c81e:	3f01      	subs	r7, #1
 800c820:	e7e8      	b.n	800c7f4 <__mdiff+0xe0>
 800c822:	bf00      	nop
 800c824:	0800dc10 	.word	0x0800dc10
 800c828:	0800dc9c 	.word	0x0800dc9c

0800c82c <__ulp>:
 800c82c:	4b11      	ldr	r3, [pc, #68]	; (800c874 <__ulp+0x48>)
 800c82e:	400b      	ands	r3, r1
 800c830:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c834:	2b00      	cmp	r3, #0
 800c836:	dd02      	ble.n	800c83e <__ulp+0x12>
 800c838:	2000      	movs	r0, #0
 800c83a:	4619      	mov	r1, r3
 800c83c:	4770      	bx	lr
 800c83e:	425b      	negs	r3, r3
 800c840:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c844:	f04f 0000 	mov.w	r0, #0
 800c848:	f04f 0100 	mov.w	r1, #0
 800c84c:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c850:	da04      	bge.n	800c85c <__ulp+0x30>
 800c852:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c856:	fa43 f102 	asr.w	r1, r3, r2
 800c85a:	4770      	bx	lr
 800c85c:	f1a2 0314 	sub.w	r3, r2, #20
 800c860:	2b1e      	cmp	r3, #30
 800c862:	bfd6      	itet	le
 800c864:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c868:	2301      	movgt	r3, #1
 800c86a:	fa22 f303 	lsrle.w	r3, r2, r3
 800c86e:	4618      	mov	r0, r3
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop
 800c874:	7ff00000 	.word	0x7ff00000

0800c878 <__b2d>:
 800c878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c87c:	6907      	ldr	r7, [r0, #16]
 800c87e:	f100 0914 	add.w	r9, r0, #20
 800c882:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800c886:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800c88a:	f1a7 0804 	sub.w	r8, r7, #4
 800c88e:	4630      	mov	r0, r6
 800c890:	f7ff fd4e 	bl	800c330 <__hi0bits>
 800c894:	f1c0 0320 	rsb	r3, r0, #32
 800c898:	280a      	cmp	r0, #10
 800c89a:	600b      	str	r3, [r1, #0]
 800c89c:	491f      	ldr	r1, [pc, #124]	; (800c91c <__b2d+0xa4>)
 800c89e:	dc17      	bgt.n	800c8d0 <__b2d+0x58>
 800c8a0:	45c1      	cmp	r9, r8
 800c8a2:	bf28      	it	cs
 800c8a4:	2200      	movcs	r2, #0
 800c8a6:	f1c0 0c0b 	rsb	ip, r0, #11
 800c8aa:	fa26 f30c 	lsr.w	r3, r6, ip
 800c8ae:	bf38      	it	cc
 800c8b0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c8b4:	ea43 0501 	orr.w	r5, r3, r1
 800c8b8:	f100 0315 	add.w	r3, r0, #21
 800c8bc:	fa06 f303 	lsl.w	r3, r6, r3
 800c8c0:	fa22 f20c 	lsr.w	r2, r2, ip
 800c8c4:	ea43 0402 	orr.w	r4, r3, r2
 800c8c8:	4620      	mov	r0, r4
 800c8ca:	4629      	mov	r1, r5
 800c8cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8d0:	45c1      	cmp	r9, r8
 800c8d2:	bf2e      	itee	cs
 800c8d4:	2200      	movcs	r2, #0
 800c8d6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c8da:	f1a7 0808 	subcc.w	r8, r7, #8
 800c8de:	f1b0 030b 	subs.w	r3, r0, #11
 800c8e2:	d016      	beq.n	800c912 <__b2d+0x9a>
 800c8e4:	f1c3 0720 	rsb	r7, r3, #32
 800c8e8:	fa22 f107 	lsr.w	r1, r2, r7
 800c8ec:	45c8      	cmp	r8, r9
 800c8ee:	fa06 f603 	lsl.w	r6, r6, r3
 800c8f2:	ea46 0601 	orr.w	r6, r6, r1
 800c8f6:	bf94      	ite	ls
 800c8f8:	2100      	movls	r1, #0
 800c8fa:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800c8fe:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800c902:	fa02 f003 	lsl.w	r0, r2, r3
 800c906:	40f9      	lsrs	r1, r7
 800c908:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c90c:	ea40 0401 	orr.w	r4, r0, r1
 800c910:	e7da      	b.n	800c8c8 <__b2d+0x50>
 800c912:	4614      	mov	r4, r2
 800c914:	ea46 0501 	orr.w	r5, r6, r1
 800c918:	e7d6      	b.n	800c8c8 <__b2d+0x50>
 800c91a:	bf00      	nop
 800c91c:	3ff00000 	.word	0x3ff00000

0800c920 <__d2b>:
 800c920:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c924:	2101      	movs	r1, #1
 800c926:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c92a:	4690      	mov	r8, r2
 800c92c:	461d      	mov	r5, r3
 800c92e:	f7ff fc0d 	bl	800c14c <_Balloc>
 800c932:	4604      	mov	r4, r0
 800c934:	b930      	cbnz	r0, 800c944 <__d2b+0x24>
 800c936:	4602      	mov	r2, r0
 800c938:	f240 310a 	movw	r1, #778	; 0x30a
 800c93c:	4b24      	ldr	r3, [pc, #144]	; (800c9d0 <__d2b+0xb0>)
 800c93e:	4825      	ldr	r0, [pc, #148]	; (800c9d4 <__d2b+0xb4>)
 800c940:	f000 fa54 	bl	800cdec <__assert_func>
 800c944:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c948:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c94c:	bb2d      	cbnz	r5, 800c99a <__d2b+0x7a>
 800c94e:	9301      	str	r3, [sp, #4]
 800c950:	f1b8 0300 	subs.w	r3, r8, #0
 800c954:	d026      	beq.n	800c9a4 <__d2b+0x84>
 800c956:	4668      	mov	r0, sp
 800c958:	9300      	str	r3, [sp, #0]
 800c95a:	f7ff fd09 	bl	800c370 <__lo0bits>
 800c95e:	9900      	ldr	r1, [sp, #0]
 800c960:	b1f0      	cbz	r0, 800c9a0 <__d2b+0x80>
 800c962:	9a01      	ldr	r2, [sp, #4]
 800c964:	f1c0 0320 	rsb	r3, r0, #32
 800c968:	fa02 f303 	lsl.w	r3, r2, r3
 800c96c:	430b      	orrs	r3, r1
 800c96e:	40c2      	lsrs	r2, r0
 800c970:	6163      	str	r3, [r4, #20]
 800c972:	9201      	str	r2, [sp, #4]
 800c974:	9b01      	ldr	r3, [sp, #4]
 800c976:	2b00      	cmp	r3, #0
 800c978:	bf14      	ite	ne
 800c97a:	2102      	movne	r1, #2
 800c97c:	2101      	moveq	r1, #1
 800c97e:	61a3      	str	r3, [r4, #24]
 800c980:	6121      	str	r1, [r4, #16]
 800c982:	b1c5      	cbz	r5, 800c9b6 <__d2b+0x96>
 800c984:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c988:	4405      	add	r5, r0
 800c98a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c98e:	603d      	str	r5, [r7, #0]
 800c990:	6030      	str	r0, [r6, #0]
 800c992:	4620      	mov	r0, r4
 800c994:	b002      	add	sp, #8
 800c996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c99a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c99e:	e7d6      	b.n	800c94e <__d2b+0x2e>
 800c9a0:	6161      	str	r1, [r4, #20]
 800c9a2:	e7e7      	b.n	800c974 <__d2b+0x54>
 800c9a4:	a801      	add	r0, sp, #4
 800c9a6:	f7ff fce3 	bl	800c370 <__lo0bits>
 800c9aa:	2101      	movs	r1, #1
 800c9ac:	9b01      	ldr	r3, [sp, #4]
 800c9ae:	6121      	str	r1, [r4, #16]
 800c9b0:	6163      	str	r3, [r4, #20]
 800c9b2:	3020      	adds	r0, #32
 800c9b4:	e7e5      	b.n	800c982 <__d2b+0x62>
 800c9b6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c9ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c9be:	6038      	str	r0, [r7, #0]
 800c9c0:	6918      	ldr	r0, [r3, #16]
 800c9c2:	f7ff fcb5 	bl	800c330 <__hi0bits>
 800c9c6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c9ca:	6031      	str	r1, [r6, #0]
 800c9cc:	e7e1      	b.n	800c992 <__d2b+0x72>
 800c9ce:	bf00      	nop
 800c9d0:	0800dc10 	.word	0x0800dc10
 800c9d4:	0800dc9c 	.word	0x0800dc9c

0800c9d8 <__ratio>:
 800c9d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9dc:	4688      	mov	r8, r1
 800c9de:	4669      	mov	r1, sp
 800c9e0:	4681      	mov	r9, r0
 800c9e2:	f7ff ff49 	bl	800c878 <__b2d>
 800c9e6:	460f      	mov	r7, r1
 800c9e8:	4604      	mov	r4, r0
 800c9ea:	460d      	mov	r5, r1
 800c9ec:	4640      	mov	r0, r8
 800c9ee:	a901      	add	r1, sp, #4
 800c9f0:	f7ff ff42 	bl	800c878 <__b2d>
 800c9f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c9f8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c9fc:	468b      	mov	fp, r1
 800c9fe:	eba3 0c02 	sub.w	ip, r3, r2
 800ca02:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ca06:	1a9b      	subs	r3, r3, r2
 800ca08:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	bfd5      	itete	le
 800ca10:	460a      	movle	r2, r1
 800ca12:	462a      	movgt	r2, r5
 800ca14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ca18:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ca1c:	bfd8      	it	le
 800ca1e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ca22:	465b      	mov	r3, fp
 800ca24:	4602      	mov	r2, r0
 800ca26:	4639      	mov	r1, r7
 800ca28:	4620      	mov	r0, r4
 800ca2a:	f7f3 febb 	bl	80007a4 <__aeabi_ddiv>
 800ca2e:	b003      	add	sp, #12
 800ca30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ca34 <__copybits>:
 800ca34:	3901      	subs	r1, #1
 800ca36:	b570      	push	{r4, r5, r6, lr}
 800ca38:	1149      	asrs	r1, r1, #5
 800ca3a:	6914      	ldr	r4, [r2, #16]
 800ca3c:	3101      	adds	r1, #1
 800ca3e:	f102 0314 	add.w	r3, r2, #20
 800ca42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ca46:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ca4a:	1f05      	subs	r5, r0, #4
 800ca4c:	42a3      	cmp	r3, r4
 800ca4e:	d30c      	bcc.n	800ca6a <__copybits+0x36>
 800ca50:	1aa3      	subs	r3, r4, r2
 800ca52:	3b11      	subs	r3, #17
 800ca54:	f023 0303 	bic.w	r3, r3, #3
 800ca58:	3211      	adds	r2, #17
 800ca5a:	42a2      	cmp	r2, r4
 800ca5c:	bf88      	it	hi
 800ca5e:	2300      	movhi	r3, #0
 800ca60:	4418      	add	r0, r3
 800ca62:	2300      	movs	r3, #0
 800ca64:	4288      	cmp	r0, r1
 800ca66:	d305      	bcc.n	800ca74 <__copybits+0x40>
 800ca68:	bd70      	pop	{r4, r5, r6, pc}
 800ca6a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca6e:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca72:	e7eb      	b.n	800ca4c <__copybits+0x18>
 800ca74:	f840 3b04 	str.w	r3, [r0], #4
 800ca78:	e7f4      	b.n	800ca64 <__copybits+0x30>

0800ca7a <__any_on>:
 800ca7a:	f100 0214 	add.w	r2, r0, #20
 800ca7e:	6900      	ldr	r0, [r0, #16]
 800ca80:	114b      	asrs	r3, r1, #5
 800ca82:	4298      	cmp	r0, r3
 800ca84:	b510      	push	{r4, lr}
 800ca86:	db11      	blt.n	800caac <__any_on+0x32>
 800ca88:	dd0a      	ble.n	800caa0 <__any_on+0x26>
 800ca8a:	f011 011f 	ands.w	r1, r1, #31
 800ca8e:	d007      	beq.n	800caa0 <__any_on+0x26>
 800ca90:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca94:	fa24 f001 	lsr.w	r0, r4, r1
 800ca98:	fa00 f101 	lsl.w	r1, r0, r1
 800ca9c:	428c      	cmp	r4, r1
 800ca9e:	d10b      	bne.n	800cab8 <__any_on+0x3e>
 800caa0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800caa4:	4293      	cmp	r3, r2
 800caa6:	d803      	bhi.n	800cab0 <__any_on+0x36>
 800caa8:	2000      	movs	r0, #0
 800caaa:	bd10      	pop	{r4, pc}
 800caac:	4603      	mov	r3, r0
 800caae:	e7f7      	b.n	800caa0 <__any_on+0x26>
 800cab0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cab4:	2900      	cmp	r1, #0
 800cab6:	d0f5      	beq.n	800caa4 <__any_on+0x2a>
 800cab8:	2001      	movs	r0, #1
 800caba:	e7f6      	b.n	800caaa <__any_on+0x30>

0800cabc <_calloc_r>:
 800cabc:	b570      	push	{r4, r5, r6, lr}
 800cabe:	fba1 5402 	umull	r5, r4, r1, r2
 800cac2:	b934      	cbnz	r4, 800cad2 <_calloc_r+0x16>
 800cac4:	4629      	mov	r1, r5
 800cac6:	f7fc fb43 	bl	8009150 <_malloc_r>
 800caca:	4606      	mov	r6, r0
 800cacc:	b928      	cbnz	r0, 800cada <_calloc_r+0x1e>
 800cace:	4630      	mov	r0, r6
 800cad0:	bd70      	pop	{r4, r5, r6, pc}
 800cad2:	220c      	movs	r2, #12
 800cad4:	2600      	movs	r6, #0
 800cad6:	6002      	str	r2, [r0, #0]
 800cad8:	e7f9      	b.n	800cace <_calloc_r+0x12>
 800cada:	462a      	mov	r2, r5
 800cadc:	4621      	mov	r1, r4
 800cade:	f7fc fac7 	bl	8009070 <memset>
 800cae2:	e7f4      	b.n	800cace <_calloc_r+0x12>

0800cae4 <__ssputs_r>:
 800cae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cae8:	688e      	ldr	r6, [r1, #8]
 800caea:	4682      	mov	sl, r0
 800caec:	429e      	cmp	r6, r3
 800caee:	460c      	mov	r4, r1
 800caf0:	4690      	mov	r8, r2
 800caf2:	461f      	mov	r7, r3
 800caf4:	d838      	bhi.n	800cb68 <__ssputs_r+0x84>
 800caf6:	898a      	ldrh	r2, [r1, #12]
 800caf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cafc:	d032      	beq.n	800cb64 <__ssputs_r+0x80>
 800cafe:	6825      	ldr	r5, [r4, #0]
 800cb00:	6909      	ldr	r1, [r1, #16]
 800cb02:	3301      	adds	r3, #1
 800cb04:	eba5 0901 	sub.w	r9, r5, r1
 800cb08:	6965      	ldr	r5, [r4, #20]
 800cb0a:	444b      	add	r3, r9
 800cb0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cb14:	106d      	asrs	r5, r5, #1
 800cb16:	429d      	cmp	r5, r3
 800cb18:	bf38      	it	cc
 800cb1a:	461d      	movcc	r5, r3
 800cb1c:	0553      	lsls	r3, r2, #21
 800cb1e:	d531      	bpl.n	800cb84 <__ssputs_r+0xa0>
 800cb20:	4629      	mov	r1, r5
 800cb22:	f7fc fb15 	bl	8009150 <_malloc_r>
 800cb26:	4606      	mov	r6, r0
 800cb28:	b950      	cbnz	r0, 800cb40 <__ssputs_r+0x5c>
 800cb2a:	230c      	movs	r3, #12
 800cb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb30:	f8ca 3000 	str.w	r3, [sl]
 800cb34:	89a3      	ldrh	r3, [r4, #12]
 800cb36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb3a:	81a3      	strh	r3, [r4, #12]
 800cb3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb40:	464a      	mov	r2, r9
 800cb42:	6921      	ldr	r1, [r4, #16]
 800cb44:	f7ff fae8 	bl	800c118 <memcpy>
 800cb48:	89a3      	ldrh	r3, [r4, #12]
 800cb4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cb4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb52:	81a3      	strh	r3, [r4, #12]
 800cb54:	6126      	str	r6, [r4, #16]
 800cb56:	444e      	add	r6, r9
 800cb58:	6026      	str	r6, [r4, #0]
 800cb5a:	463e      	mov	r6, r7
 800cb5c:	6165      	str	r5, [r4, #20]
 800cb5e:	eba5 0509 	sub.w	r5, r5, r9
 800cb62:	60a5      	str	r5, [r4, #8]
 800cb64:	42be      	cmp	r6, r7
 800cb66:	d900      	bls.n	800cb6a <__ssputs_r+0x86>
 800cb68:	463e      	mov	r6, r7
 800cb6a:	4632      	mov	r2, r6
 800cb6c:	4641      	mov	r1, r8
 800cb6e:	6820      	ldr	r0, [r4, #0]
 800cb70:	f000 f96f 	bl	800ce52 <memmove>
 800cb74:	68a3      	ldr	r3, [r4, #8]
 800cb76:	2000      	movs	r0, #0
 800cb78:	1b9b      	subs	r3, r3, r6
 800cb7a:	60a3      	str	r3, [r4, #8]
 800cb7c:	6823      	ldr	r3, [r4, #0]
 800cb7e:	4433      	add	r3, r6
 800cb80:	6023      	str	r3, [r4, #0]
 800cb82:	e7db      	b.n	800cb3c <__ssputs_r+0x58>
 800cb84:	462a      	mov	r2, r5
 800cb86:	f000 f97e 	bl	800ce86 <_realloc_r>
 800cb8a:	4606      	mov	r6, r0
 800cb8c:	2800      	cmp	r0, #0
 800cb8e:	d1e1      	bne.n	800cb54 <__ssputs_r+0x70>
 800cb90:	4650      	mov	r0, sl
 800cb92:	6921      	ldr	r1, [r4, #16]
 800cb94:	f7fc fa74 	bl	8009080 <_free_r>
 800cb98:	e7c7      	b.n	800cb2a <__ssputs_r+0x46>
	...

0800cb9c <_svfiprintf_r>:
 800cb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cba0:	4698      	mov	r8, r3
 800cba2:	898b      	ldrh	r3, [r1, #12]
 800cba4:	4607      	mov	r7, r0
 800cba6:	061b      	lsls	r3, r3, #24
 800cba8:	460d      	mov	r5, r1
 800cbaa:	4614      	mov	r4, r2
 800cbac:	b09d      	sub	sp, #116	; 0x74
 800cbae:	d50e      	bpl.n	800cbce <_svfiprintf_r+0x32>
 800cbb0:	690b      	ldr	r3, [r1, #16]
 800cbb2:	b963      	cbnz	r3, 800cbce <_svfiprintf_r+0x32>
 800cbb4:	2140      	movs	r1, #64	; 0x40
 800cbb6:	f7fc facb 	bl	8009150 <_malloc_r>
 800cbba:	6028      	str	r0, [r5, #0]
 800cbbc:	6128      	str	r0, [r5, #16]
 800cbbe:	b920      	cbnz	r0, 800cbca <_svfiprintf_r+0x2e>
 800cbc0:	230c      	movs	r3, #12
 800cbc2:	603b      	str	r3, [r7, #0]
 800cbc4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbc8:	e0d1      	b.n	800cd6e <_svfiprintf_r+0x1d2>
 800cbca:	2340      	movs	r3, #64	; 0x40
 800cbcc:	616b      	str	r3, [r5, #20]
 800cbce:	2300      	movs	r3, #0
 800cbd0:	9309      	str	r3, [sp, #36]	; 0x24
 800cbd2:	2320      	movs	r3, #32
 800cbd4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cbd8:	2330      	movs	r3, #48	; 0x30
 800cbda:	f04f 0901 	mov.w	r9, #1
 800cbde:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbe2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cd88 <_svfiprintf_r+0x1ec>
 800cbe6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cbea:	4623      	mov	r3, r4
 800cbec:	469a      	mov	sl, r3
 800cbee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbf2:	b10a      	cbz	r2, 800cbf8 <_svfiprintf_r+0x5c>
 800cbf4:	2a25      	cmp	r2, #37	; 0x25
 800cbf6:	d1f9      	bne.n	800cbec <_svfiprintf_r+0x50>
 800cbf8:	ebba 0b04 	subs.w	fp, sl, r4
 800cbfc:	d00b      	beq.n	800cc16 <_svfiprintf_r+0x7a>
 800cbfe:	465b      	mov	r3, fp
 800cc00:	4622      	mov	r2, r4
 800cc02:	4629      	mov	r1, r5
 800cc04:	4638      	mov	r0, r7
 800cc06:	f7ff ff6d 	bl	800cae4 <__ssputs_r>
 800cc0a:	3001      	adds	r0, #1
 800cc0c:	f000 80aa 	beq.w	800cd64 <_svfiprintf_r+0x1c8>
 800cc10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc12:	445a      	add	r2, fp
 800cc14:	9209      	str	r2, [sp, #36]	; 0x24
 800cc16:	f89a 3000 	ldrb.w	r3, [sl]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	f000 80a2 	beq.w	800cd64 <_svfiprintf_r+0x1c8>
 800cc20:	2300      	movs	r3, #0
 800cc22:	f04f 32ff 	mov.w	r2, #4294967295
 800cc26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc2a:	f10a 0a01 	add.w	sl, sl, #1
 800cc2e:	9304      	str	r3, [sp, #16]
 800cc30:	9307      	str	r3, [sp, #28]
 800cc32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc36:	931a      	str	r3, [sp, #104]	; 0x68
 800cc38:	4654      	mov	r4, sl
 800cc3a:	2205      	movs	r2, #5
 800cc3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc40:	4851      	ldr	r0, [pc, #324]	; (800cd88 <_svfiprintf_r+0x1ec>)
 800cc42:	f7ff fa5b 	bl	800c0fc <memchr>
 800cc46:	9a04      	ldr	r2, [sp, #16]
 800cc48:	b9d8      	cbnz	r0, 800cc82 <_svfiprintf_r+0xe6>
 800cc4a:	06d0      	lsls	r0, r2, #27
 800cc4c:	bf44      	itt	mi
 800cc4e:	2320      	movmi	r3, #32
 800cc50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc54:	0711      	lsls	r1, r2, #28
 800cc56:	bf44      	itt	mi
 800cc58:	232b      	movmi	r3, #43	; 0x2b
 800cc5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc5e:	f89a 3000 	ldrb.w	r3, [sl]
 800cc62:	2b2a      	cmp	r3, #42	; 0x2a
 800cc64:	d015      	beq.n	800cc92 <_svfiprintf_r+0xf6>
 800cc66:	4654      	mov	r4, sl
 800cc68:	2000      	movs	r0, #0
 800cc6a:	f04f 0c0a 	mov.w	ip, #10
 800cc6e:	9a07      	ldr	r2, [sp, #28]
 800cc70:	4621      	mov	r1, r4
 800cc72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc76:	3b30      	subs	r3, #48	; 0x30
 800cc78:	2b09      	cmp	r3, #9
 800cc7a:	d94e      	bls.n	800cd1a <_svfiprintf_r+0x17e>
 800cc7c:	b1b0      	cbz	r0, 800ccac <_svfiprintf_r+0x110>
 800cc7e:	9207      	str	r2, [sp, #28]
 800cc80:	e014      	b.n	800ccac <_svfiprintf_r+0x110>
 800cc82:	eba0 0308 	sub.w	r3, r0, r8
 800cc86:	fa09 f303 	lsl.w	r3, r9, r3
 800cc8a:	4313      	orrs	r3, r2
 800cc8c:	46a2      	mov	sl, r4
 800cc8e:	9304      	str	r3, [sp, #16]
 800cc90:	e7d2      	b.n	800cc38 <_svfiprintf_r+0x9c>
 800cc92:	9b03      	ldr	r3, [sp, #12]
 800cc94:	1d19      	adds	r1, r3, #4
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	9103      	str	r1, [sp, #12]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	bfbb      	ittet	lt
 800cc9e:	425b      	neglt	r3, r3
 800cca0:	f042 0202 	orrlt.w	r2, r2, #2
 800cca4:	9307      	strge	r3, [sp, #28]
 800cca6:	9307      	strlt	r3, [sp, #28]
 800cca8:	bfb8      	it	lt
 800ccaa:	9204      	strlt	r2, [sp, #16]
 800ccac:	7823      	ldrb	r3, [r4, #0]
 800ccae:	2b2e      	cmp	r3, #46	; 0x2e
 800ccb0:	d10c      	bne.n	800cccc <_svfiprintf_r+0x130>
 800ccb2:	7863      	ldrb	r3, [r4, #1]
 800ccb4:	2b2a      	cmp	r3, #42	; 0x2a
 800ccb6:	d135      	bne.n	800cd24 <_svfiprintf_r+0x188>
 800ccb8:	9b03      	ldr	r3, [sp, #12]
 800ccba:	3402      	adds	r4, #2
 800ccbc:	1d1a      	adds	r2, r3, #4
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	9203      	str	r2, [sp, #12]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	bfb8      	it	lt
 800ccc6:	f04f 33ff 	movlt.w	r3, #4294967295
 800ccca:	9305      	str	r3, [sp, #20]
 800cccc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800cd8c <_svfiprintf_r+0x1f0>
 800ccd0:	2203      	movs	r2, #3
 800ccd2:	4650      	mov	r0, sl
 800ccd4:	7821      	ldrb	r1, [r4, #0]
 800ccd6:	f7ff fa11 	bl	800c0fc <memchr>
 800ccda:	b140      	cbz	r0, 800ccee <_svfiprintf_r+0x152>
 800ccdc:	2340      	movs	r3, #64	; 0x40
 800ccde:	eba0 000a 	sub.w	r0, r0, sl
 800cce2:	fa03 f000 	lsl.w	r0, r3, r0
 800cce6:	9b04      	ldr	r3, [sp, #16]
 800cce8:	3401      	adds	r4, #1
 800ccea:	4303      	orrs	r3, r0
 800ccec:	9304      	str	r3, [sp, #16]
 800ccee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccf2:	2206      	movs	r2, #6
 800ccf4:	4826      	ldr	r0, [pc, #152]	; (800cd90 <_svfiprintf_r+0x1f4>)
 800ccf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ccfa:	f7ff f9ff 	bl	800c0fc <memchr>
 800ccfe:	2800      	cmp	r0, #0
 800cd00:	d038      	beq.n	800cd74 <_svfiprintf_r+0x1d8>
 800cd02:	4b24      	ldr	r3, [pc, #144]	; (800cd94 <_svfiprintf_r+0x1f8>)
 800cd04:	bb1b      	cbnz	r3, 800cd4e <_svfiprintf_r+0x1b2>
 800cd06:	9b03      	ldr	r3, [sp, #12]
 800cd08:	3307      	adds	r3, #7
 800cd0a:	f023 0307 	bic.w	r3, r3, #7
 800cd0e:	3308      	adds	r3, #8
 800cd10:	9303      	str	r3, [sp, #12]
 800cd12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd14:	4433      	add	r3, r6
 800cd16:	9309      	str	r3, [sp, #36]	; 0x24
 800cd18:	e767      	b.n	800cbea <_svfiprintf_r+0x4e>
 800cd1a:	460c      	mov	r4, r1
 800cd1c:	2001      	movs	r0, #1
 800cd1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd22:	e7a5      	b.n	800cc70 <_svfiprintf_r+0xd4>
 800cd24:	2300      	movs	r3, #0
 800cd26:	f04f 0c0a 	mov.w	ip, #10
 800cd2a:	4619      	mov	r1, r3
 800cd2c:	3401      	adds	r4, #1
 800cd2e:	9305      	str	r3, [sp, #20]
 800cd30:	4620      	mov	r0, r4
 800cd32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd36:	3a30      	subs	r2, #48	; 0x30
 800cd38:	2a09      	cmp	r2, #9
 800cd3a:	d903      	bls.n	800cd44 <_svfiprintf_r+0x1a8>
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d0c5      	beq.n	800cccc <_svfiprintf_r+0x130>
 800cd40:	9105      	str	r1, [sp, #20]
 800cd42:	e7c3      	b.n	800cccc <_svfiprintf_r+0x130>
 800cd44:	4604      	mov	r4, r0
 800cd46:	2301      	movs	r3, #1
 800cd48:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd4c:	e7f0      	b.n	800cd30 <_svfiprintf_r+0x194>
 800cd4e:	ab03      	add	r3, sp, #12
 800cd50:	9300      	str	r3, [sp, #0]
 800cd52:	462a      	mov	r2, r5
 800cd54:	4638      	mov	r0, r7
 800cd56:	4b10      	ldr	r3, [pc, #64]	; (800cd98 <_svfiprintf_r+0x1fc>)
 800cd58:	a904      	add	r1, sp, #16
 800cd5a:	f7fc fb0b 	bl	8009374 <_printf_float>
 800cd5e:	1c42      	adds	r2, r0, #1
 800cd60:	4606      	mov	r6, r0
 800cd62:	d1d6      	bne.n	800cd12 <_svfiprintf_r+0x176>
 800cd64:	89ab      	ldrh	r3, [r5, #12]
 800cd66:	065b      	lsls	r3, r3, #25
 800cd68:	f53f af2c 	bmi.w	800cbc4 <_svfiprintf_r+0x28>
 800cd6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd6e:	b01d      	add	sp, #116	; 0x74
 800cd70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd74:	ab03      	add	r3, sp, #12
 800cd76:	9300      	str	r3, [sp, #0]
 800cd78:	462a      	mov	r2, r5
 800cd7a:	4638      	mov	r0, r7
 800cd7c:	4b06      	ldr	r3, [pc, #24]	; (800cd98 <_svfiprintf_r+0x1fc>)
 800cd7e:	a904      	add	r1, sp, #16
 800cd80:	f7fc fd94 	bl	80098ac <_printf_i>
 800cd84:	e7eb      	b.n	800cd5e <_svfiprintf_r+0x1c2>
 800cd86:	bf00      	nop
 800cd88:	0800ddf4 	.word	0x0800ddf4
 800cd8c:	0800ddfa 	.word	0x0800ddfa
 800cd90:	0800ddfe 	.word	0x0800ddfe
 800cd94:	08009375 	.word	0x08009375
 800cd98:	0800cae5 	.word	0x0800cae5

0800cd9c <nan>:
 800cd9c:	2000      	movs	r0, #0
 800cd9e:	4901      	ldr	r1, [pc, #4]	; (800cda4 <nan+0x8>)
 800cda0:	4770      	bx	lr
 800cda2:	bf00      	nop
 800cda4:	7ff80000 	.word	0x7ff80000

0800cda8 <strncmp>:
 800cda8:	4603      	mov	r3, r0
 800cdaa:	b510      	push	{r4, lr}
 800cdac:	b172      	cbz	r2, 800cdcc <strncmp+0x24>
 800cdae:	3901      	subs	r1, #1
 800cdb0:	1884      	adds	r4, r0, r2
 800cdb2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cdb6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cdba:	4290      	cmp	r0, r2
 800cdbc:	d101      	bne.n	800cdc2 <strncmp+0x1a>
 800cdbe:	42a3      	cmp	r3, r4
 800cdc0:	d101      	bne.n	800cdc6 <strncmp+0x1e>
 800cdc2:	1a80      	subs	r0, r0, r2
 800cdc4:	bd10      	pop	{r4, pc}
 800cdc6:	2800      	cmp	r0, #0
 800cdc8:	d1f3      	bne.n	800cdb2 <strncmp+0xa>
 800cdca:	e7fa      	b.n	800cdc2 <strncmp+0x1a>
 800cdcc:	4610      	mov	r0, r2
 800cdce:	e7f9      	b.n	800cdc4 <strncmp+0x1c>

0800cdd0 <__ascii_wctomb>:
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	4608      	mov	r0, r1
 800cdd4:	b141      	cbz	r1, 800cde8 <__ascii_wctomb+0x18>
 800cdd6:	2aff      	cmp	r2, #255	; 0xff
 800cdd8:	d904      	bls.n	800cde4 <__ascii_wctomb+0x14>
 800cdda:	228a      	movs	r2, #138	; 0x8a
 800cddc:	f04f 30ff 	mov.w	r0, #4294967295
 800cde0:	601a      	str	r2, [r3, #0]
 800cde2:	4770      	bx	lr
 800cde4:	2001      	movs	r0, #1
 800cde6:	700a      	strb	r2, [r1, #0]
 800cde8:	4770      	bx	lr
	...

0800cdec <__assert_func>:
 800cdec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cdee:	4614      	mov	r4, r2
 800cdf0:	461a      	mov	r2, r3
 800cdf2:	4b09      	ldr	r3, [pc, #36]	; (800ce18 <__assert_func+0x2c>)
 800cdf4:	4605      	mov	r5, r0
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	68d8      	ldr	r0, [r3, #12]
 800cdfa:	b14c      	cbz	r4, 800ce10 <__assert_func+0x24>
 800cdfc:	4b07      	ldr	r3, [pc, #28]	; (800ce1c <__assert_func+0x30>)
 800cdfe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce02:	9100      	str	r1, [sp, #0]
 800ce04:	462b      	mov	r3, r5
 800ce06:	4906      	ldr	r1, [pc, #24]	; (800ce20 <__assert_func+0x34>)
 800ce08:	f000 f80e 	bl	800ce28 <fiprintf>
 800ce0c:	f000 fa82 	bl	800d314 <abort>
 800ce10:	4b04      	ldr	r3, [pc, #16]	; (800ce24 <__assert_func+0x38>)
 800ce12:	461c      	mov	r4, r3
 800ce14:	e7f3      	b.n	800cdfe <__assert_func+0x12>
 800ce16:	bf00      	nop
 800ce18:	200001a8 	.word	0x200001a8
 800ce1c:	0800de05 	.word	0x0800de05
 800ce20:	0800de12 	.word	0x0800de12
 800ce24:	0800de40 	.word	0x0800de40

0800ce28 <fiprintf>:
 800ce28:	b40e      	push	{r1, r2, r3}
 800ce2a:	b503      	push	{r0, r1, lr}
 800ce2c:	4601      	mov	r1, r0
 800ce2e:	ab03      	add	r3, sp, #12
 800ce30:	4805      	ldr	r0, [pc, #20]	; (800ce48 <fiprintf+0x20>)
 800ce32:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce36:	6800      	ldr	r0, [r0, #0]
 800ce38:	9301      	str	r3, [sp, #4]
 800ce3a:	f000 f87b 	bl	800cf34 <_vfiprintf_r>
 800ce3e:	b002      	add	sp, #8
 800ce40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce44:	b003      	add	sp, #12
 800ce46:	4770      	bx	lr
 800ce48:	200001a8 	.word	0x200001a8

0800ce4c <__retarget_lock_init_recursive>:
 800ce4c:	4770      	bx	lr

0800ce4e <__retarget_lock_acquire_recursive>:
 800ce4e:	4770      	bx	lr

0800ce50 <__retarget_lock_release_recursive>:
 800ce50:	4770      	bx	lr

0800ce52 <memmove>:
 800ce52:	4288      	cmp	r0, r1
 800ce54:	b510      	push	{r4, lr}
 800ce56:	eb01 0402 	add.w	r4, r1, r2
 800ce5a:	d902      	bls.n	800ce62 <memmove+0x10>
 800ce5c:	4284      	cmp	r4, r0
 800ce5e:	4623      	mov	r3, r4
 800ce60:	d807      	bhi.n	800ce72 <memmove+0x20>
 800ce62:	1e43      	subs	r3, r0, #1
 800ce64:	42a1      	cmp	r1, r4
 800ce66:	d008      	beq.n	800ce7a <memmove+0x28>
 800ce68:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce6c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce70:	e7f8      	b.n	800ce64 <memmove+0x12>
 800ce72:	4601      	mov	r1, r0
 800ce74:	4402      	add	r2, r0
 800ce76:	428a      	cmp	r2, r1
 800ce78:	d100      	bne.n	800ce7c <memmove+0x2a>
 800ce7a:	bd10      	pop	{r4, pc}
 800ce7c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce80:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce84:	e7f7      	b.n	800ce76 <memmove+0x24>

0800ce86 <_realloc_r>:
 800ce86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce8a:	4680      	mov	r8, r0
 800ce8c:	4614      	mov	r4, r2
 800ce8e:	460e      	mov	r6, r1
 800ce90:	b921      	cbnz	r1, 800ce9c <_realloc_r+0x16>
 800ce92:	4611      	mov	r1, r2
 800ce94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce98:	f7fc b95a 	b.w	8009150 <_malloc_r>
 800ce9c:	b92a      	cbnz	r2, 800ceaa <_realloc_r+0x24>
 800ce9e:	f7fc f8ef 	bl	8009080 <_free_r>
 800cea2:	4625      	mov	r5, r4
 800cea4:	4628      	mov	r0, r5
 800cea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceaa:	f000 fc53 	bl	800d754 <_malloc_usable_size_r>
 800ceae:	4284      	cmp	r4, r0
 800ceb0:	4607      	mov	r7, r0
 800ceb2:	d802      	bhi.n	800ceba <_realloc_r+0x34>
 800ceb4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ceb8:	d812      	bhi.n	800cee0 <_realloc_r+0x5a>
 800ceba:	4621      	mov	r1, r4
 800cebc:	4640      	mov	r0, r8
 800cebe:	f7fc f947 	bl	8009150 <_malloc_r>
 800cec2:	4605      	mov	r5, r0
 800cec4:	2800      	cmp	r0, #0
 800cec6:	d0ed      	beq.n	800cea4 <_realloc_r+0x1e>
 800cec8:	42bc      	cmp	r4, r7
 800ceca:	4622      	mov	r2, r4
 800cecc:	4631      	mov	r1, r6
 800cece:	bf28      	it	cs
 800ced0:	463a      	movcs	r2, r7
 800ced2:	f7ff f921 	bl	800c118 <memcpy>
 800ced6:	4631      	mov	r1, r6
 800ced8:	4640      	mov	r0, r8
 800ceda:	f7fc f8d1 	bl	8009080 <_free_r>
 800cede:	e7e1      	b.n	800cea4 <_realloc_r+0x1e>
 800cee0:	4635      	mov	r5, r6
 800cee2:	e7df      	b.n	800cea4 <_realloc_r+0x1e>

0800cee4 <__sfputc_r>:
 800cee4:	6893      	ldr	r3, [r2, #8]
 800cee6:	b410      	push	{r4}
 800cee8:	3b01      	subs	r3, #1
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	6093      	str	r3, [r2, #8]
 800ceee:	da07      	bge.n	800cf00 <__sfputc_r+0x1c>
 800cef0:	6994      	ldr	r4, [r2, #24]
 800cef2:	42a3      	cmp	r3, r4
 800cef4:	db01      	blt.n	800cefa <__sfputc_r+0x16>
 800cef6:	290a      	cmp	r1, #10
 800cef8:	d102      	bne.n	800cf00 <__sfputc_r+0x1c>
 800cefa:	bc10      	pop	{r4}
 800cefc:	f000 b94a 	b.w	800d194 <__swbuf_r>
 800cf00:	6813      	ldr	r3, [r2, #0]
 800cf02:	1c58      	adds	r0, r3, #1
 800cf04:	6010      	str	r0, [r2, #0]
 800cf06:	7019      	strb	r1, [r3, #0]
 800cf08:	4608      	mov	r0, r1
 800cf0a:	bc10      	pop	{r4}
 800cf0c:	4770      	bx	lr

0800cf0e <__sfputs_r>:
 800cf0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf10:	4606      	mov	r6, r0
 800cf12:	460f      	mov	r7, r1
 800cf14:	4614      	mov	r4, r2
 800cf16:	18d5      	adds	r5, r2, r3
 800cf18:	42ac      	cmp	r4, r5
 800cf1a:	d101      	bne.n	800cf20 <__sfputs_r+0x12>
 800cf1c:	2000      	movs	r0, #0
 800cf1e:	e007      	b.n	800cf30 <__sfputs_r+0x22>
 800cf20:	463a      	mov	r2, r7
 800cf22:	4630      	mov	r0, r6
 800cf24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf28:	f7ff ffdc 	bl	800cee4 <__sfputc_r>
 800cf2c:	1c43      	adds	r3, r0, #1
 800cf2e:	d1f3      	bne.n	800cf18 <__sfputs_r+0xa>
 800cf30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf34 <_vfiprintf_r>:
 800cf34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf38:	460d      	mov	r5, r1
 800cf3a:	4614      	mov	r4, r2
 800cf3c:	4698      	mov	r8, r3
 800cf3e:	4606      	mov	r6, r0
 800cf40:	b09d      	sub	sp, #116	; 0x74
 800cf42:	b118      	cbz	r0, 800cf4c <_vfiprintf_r+0x18>
 800cf44:	6983      	ldr	r3, [r0, #24]
 800cf46:	b90b      	cbnz	r3, 800cf4c <_vfiprintf_r+0x18>
 800cf48:	f000 fb02 	bl	800d550 <__sinit>
 800cf4c:	4b89      	ldr	r3, [pc, #548]	; (800d174 <_vfiprintf_r+0x240>)
 800cf4e:	429d      	cmp	r5, r3
 800cf50:	d11b      	bne.n	800cf8a <_vfiprintf_r+0x56>
 800cf52:	6875      	ldr	r5, [r6, #4]
 800cf54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf56:	07d9      	lsls	r1, r3, #31
 800cf58:	d405      	bmi.n	800cf66 <_vfiprintf_r+0x32>
 800cf5a:	89ab      	ldrh	r3, [r5, #12]
 800cf5c:	059a      	lsls	r2, r3, #22
 800cf5e:	d402      	bmi.n	800cf66 <_vfiprintf_r+0x32>
 800cf60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf62:	f7ff ff74 	bl	800ce4e <__retarget_lock_acquire_recursive>
 800cf66:	89ab      	ldrh	r3, [r5, #12]
 800cf68:	071b      	lsls	r3, r3, #28
 800cf6a:	d501      	bpl.n	800cf70 <_vfiprintf_r+0x3c>
 800cf6c:	692b      	ldr	r3, [r5, #16]
 800cf6e:	b9eb      	cbnz	r3, 800cfac <_vfiprintf_r+0x78>
 800cf70:	4629      	mov	r1, r5
 800cf72:	4630      	mov	r0, r6
 800cf74:	f000 f960 	bl	800d238 <__swsetup_r>
 800cf78:	b1c0      	cbz	r0, 800cfac <_vfiprintf_r+0x78>
 800cf7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf7c:	07dc      	lsls	r4, r3, #31
 800cf7e:	d50e      	bpl.n	800cf9e <_vfiprintf_r+0x6a>
 800cf80:	f04f 30ff 	mov.w	r0, #4294967295
 800cf84:	b01d      	add	sp, #116	; 0x74
 800cf86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8a:	4b7b      	ldr	r3, [pc, #492]	; (800d178 <_vfiprintf_r+0x244>)
 800cf8c:	429d      	cmp	r5, r3
 800cf8e:	d101      	bne.n	800cf94 <_vfiprintf_r+0x60>
 800cf90:	68b5      	ldr	r5, [r6, #8]
 800cf92:	e7df      	b.n	800cf54 <_vfiprintf_r+0x20>
 800cf94:	4b79      	ldr	r3, [pc, #484]	; (800d17c <_vfiprintf_r+0x248>)
 800cf96:	429d      	cmp	r5, r3
 800cf98:	bf08      	it	eq
 800cf9a:	68f5      	ldreq	r5, [r6, #12]
 800cf9c:	e7da      	b.n	800cf54 <_vfiprintf_r+0x20>
 800cf9e:	89ab      	ldrh	r3, [r5, #12]
 800cfa0:	0598      	lsls	r0, r3, #22
 800cfa2:	d4ed      	bmi.n	800cf80 <_vfiprintf_r+0x4c>
 800cfa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cfa6:	f7ff ff53 	bl	800ce50 <__retarget_lock_release_recursive>
 800cfaa:	e7e9      	b.n	800cf80 <_vfiprintf_r+0x4c>
 800cfac:	2300      	movs	r3, #0
 800cfae:	9309      	str	r3, [sp, #36]	; 0x24
 800cfb0:	2320      	movs	r3, #32
 800cfb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfb6:	2330      	movs	r3, #48	; 0x30
 800cfb8:	f04f 0901 	mov.w	r9, #1
 800cfbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfc0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800d180 <_vfiprintf_r+0x24c>
 800cfc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfc8:	4623      	mov	r3, r4
 800cfca:	469a      	mov	sl, r3
 800cfcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfd0:	b10a      	cbz	r2, 800cfd6 <_vfiprintf_r+0xa2>
 800cfd2:	2a25      	cmp	r2, #37	; 0x25
 800cfd4:	d1f9      	bne.n	800cfca <_vfiprintf_r+0x96>
 800cfd6:	ebba 0b04 	subs.w	fp, sl, r4
 800cfda:	d00b      	beq.n	800cff4 <_vfiprintf_r+0xc0>
 800cfdc:	465b      	mov	r3, fp
 800cfde:	4622      	mov	r2, r4
 800cfe0:	4629      	mov	r1, r5
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	f7ff ff93 	bl	800cf0e <__sfputs_r>
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f000 80aa 	beq.w	800d142 <_vfiprintf_r+0x20e>
 800cfee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cff0:	445a      	add	r2, fp
 800cff2:	9209      	str	r2, [sp, #36]	; 0x24
 800cff4:	f89a 3000 	ldrb.w	r3, [sl]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	f000 80a2 	beq.w	800d142 <_vfiprintf_r+0x20e>
 800cffe:	2300      	movs	r3, #0
 800d000:	f04f 32ff 	mov.w	r2, #4294967295
 800d004:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d008:	f10a 0a01 	add.w	sl, sl, #1
 800d00c:	9304      	str	r3, [sp, #16]
 800d00e:	9307      	str	r3, [sp, #28]
 800d010:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d014:	931a      	str	r3, [sp, #104]	; 0x68
 800d016:	4654      	mov	r4, sl
 800d018:	2205      	movs	r2, #5
 800d01a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d01e:	4858      	ldr	r0, [pc, #352]	; (800d180 <_vfiprintf_r+0x24c>)
 800d020:	f7ff f86c 	bl	800c0fc <memchr>
 800d024:	9a04      	ldr	r2, [sp, #16]
 800d026:	b9d8      	cbnz	r0, 800d060 <_vfiprintf_r+0x12c>
 800d028:	06d1      	lsls	r1, r2, #27
 800d02a:	bf44      	itt	mi
 800d02c:	2320      	movmi	r3, #32
 800d02e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d032:	0713      	lsls	r3, r2, #28
 800d034:	bf44      	itt	mi
 800d036:	232b      	movmi	r3, #43	; 0x2b
 800d038:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d03c:	f89a 3000 	ldrb.w	r3, [sl]
 800d040:	2b2a      	cmp	r3, #42	; 0x2a
 800d042:	d015      	beq.n	800d070 <_vfiprintf_r+0x13c>
 800d044:	4654      	mov	r4, sl
 800d046:	2000      	movs	r0, #0
 800d048:	f04f 0c0a 	mov.w	ip, #10
 800d04c:	9a07      	ldr	r2, [sp, #28]
 800d04e:	4621      	mov	r1, r4
 800d050:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d054:	3b30      	subs	r3, #48	; 0x30
 800d056:	2b09      	cmp	r3, #9
 800d058:	d94e      	bls.n	800d0f8 <_vfiprintf_r+0x1c4>
 800d05a:	b1b0      	cbz	r0, 800d08a <_vfiprintf_r+0x156>
 800d05c:	9207      	str	r2, [sp, #28]
 800d05e:	e014      	b.n	800d08a <_vfiprintf_r+0x156>
 800d060:	eba0 0308 	sub.w	r3, r0, r8
 800d064:	fa09 f303 	lsl.w	r3, r9, r3
 800d068:	4313      	orrs	r3, r2
 800d06a:	46a2      	mov	sl, r4
 800d06c:	9304      	str	r3, [sp, #16]
 800d06e:	e7d2      	b.n	800d016 <_vfiprintf_r+0xe2>
 800d070:	9b03      	ldr	r3, [sp, #12]
 800d072:	1d19      	adds	r1, r3, #4
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	9103      	str	r1, [sp, #12]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	bfbb      	ittet	lt
 800d07c:	425b      	neglt	r3, r3
 800d07e:	f042 0202 	orrlt.w	r2, r2, #2
 800d082:	9307      	strge	r3, [sp, #28]
 800d084:	9307      	strlt	r3, [sp, #28]
 800d086:	bfb8      	it	lt
 800d088:	9204      	strlt	r2, [sp, #16]
 800d08a:	7823      	ldrb	r3, [r4, #0]
 800d08c:	2b2e      	cmp	r3, #46	; 0x2e
 800d08e:	d10c      	bne.n	800d0aa <_vfiprintf_r+0x176>
 800d090:	7863      	ldrb	r3, [r4, #1]
 800d092:	2b2a      	cmp	r3, #42	; 0x2a
 800d094:	d135      	bne.n	800d102 <_vfiprintf_r+0x1ce>
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	3402      	adds	r4, #2
 800d09a:	1d1a      	adds	r2, r3, #4
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	9203      	str	r2, [sp, #12]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	bfb8      	it	lt
 800d0a4:	f04f 33ff 	movlt.w	r3, #4294967295
 800d0a8:	9305      	str	r3, [sp, #20]
 800d0aa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800d184 <_vfiprintf_r+0x250>
 800d0ae:	2203      	movs	r2, #3
 800d0b0:	4650      	mov	r0, sl
 800d0b2:	7821      	ldrb	r1, [r4, #0]
 800d0b4:	f7ff f822 	bl	800c0fc <memchr>
 800d0b8:	b140      	cbz	r0, 800d0cc <_vfiprintf_r+0x198>
 800d0ba:	2340      	movs	r3, #64	; 0x40
 800d0bc:	eba0 000a 	sub.w	r0, r0, sl
 800d0c0:	fa03 f000 	lsl.w	r0, r3, r0
 800d0c4:	9b04      	ldr	r3, [sp, #16]
 800d0c6:	3401      	adds	r4, #1
 800d0c8:	4303      	orrs	r3, r0
 800d0ca:	9304      	str	r3, [sp, #16]
 800d0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0d0:	2206      	movs	r2, #6
 800d0d2:	482d      	ldr	r0, [pc, #180]	; (800d188 <_vfiprintf_r+0x254>)
 800d0d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0d8:	f7ff f810 	bl	800c0fc <memchr>
 800d0dc:	2800      	cmp	r0, #0
 800d0de:	d03f      	beq.n	800d160 <_vfiprintf_r+0x22c>
 800d0e0:	4b2a      	ldr	r3, [pc, #168]	; (800d18c <_vfiprintf_r+0x258>)
 800d0e2:	bb1b      	cbnz	r3, 800d12c <_vfiprintf_r+0x1f8>
 800d0e4:	9b03      	ldr	r3, [sp, #12]
 800d0e6:	3307      	adds	r3, #7
 800d0e8:	f023 0307 	bic.w	r3, r3, #7
 800d0ec:	3308      	adds	r3, #8
 800d0ee:	9303      	str	r3, [sp, #12]
 800d0f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0f2:	443b      	add	r3, r7
 800d0f4:	9309      	str	r3, [sp, #36]	; 0x24
 800d0f6:	e767      	b.n	800cfc8 <_vfiprintf_r+0x94>
 800d0f8:	460c      	mov	r4, r1
 800d0fa:	2001      	movs	r0, #1
 800d0fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d100:	e7a5      	b.n	800d04e <_vfiprintf_r+0x11a>
 800d102:	2300      	movs	r3, #0
 800d104:	f04f 0c0a 	mov.w	ip, #10
 800d108:	4619      	mov	r1, r3
 800d10a:	3401      	adds	r4, #1
 800d10c:	9305      	str	r3, [sp, #20]
 800d10e:	4620      	mov	r0, r4
 800d110:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d114:	3a30      	subs	r2, #48	; 0x30
 800d116:	2a09      	cmp	r2, #9
 800d118:	d903      	bls.n	800d122 <_vfiprintf_r+0x1ee>
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d0c5      	beq.n	800d0aa <_vfiprintf_r+0x176>
 800d11e:	9105      	str	r1, [sp, #20]
 800d120:	e7c3      	b.n	800d0aa <_vfiprintf_r+0x176>
 800d122:	4604      	mov	r4, r0
 800d124:	2301      	movs	r3, #1
 800d126:	fb0c 2101 	mla	r1, ip, r1, r2
 800d12a:	e7f0      	b.n	800d10e <_vfiprintf_r+0x1da>
 800d12c:	ab03      	add	r3, sp, #12
 800d12e:	9300      	str	r3, [sp, #0]
 800d130:	462a      	mov	r2, r5
 800d132:	4630      	mov	r0, r6
 800d134:	4b16      	ldr	r3, [pc, #88]	; (800d190 <_vfiprintf_r+0x25c>)
 800d136:	a904      	add	r1, sp, #16
 800d138:	f7fc f91c 	bl	8009374 <_printf_float>
 800d13c:	4607      	mov	r7, r0
 800d13e:	1c78      	adds	r0, r7, #1
 800d140:	d1d6      	bne.n	800d0f0 <_vfiprintf_r+0x1bc>
 800d142:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d144:	07d9      	lsls	r1, r3, #31
 800d146:	d405      	bmi.n	800d154 <_vfiprintf_r+0x220>
 800d148:	89ab      	ldrh	r3, [r5, #12]
 800d14a:	059a      	lsls	r2, r3, #22
 800d14c:	d402      	bmi.n	800d154 <_vfiprintf_r+0x220>
 800d14e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d150:	f7ff fe7e 	bl	800ce50 <__retarget_lock_release_recursive>
 800d154:	89ab      	ldrh	r3, [r5, #12]
 800d156:	065b      	lsls	r3, r3, #25
 800d158:	f53f af12 	bmi.w	800cf80 <_vfiprintf_r+0x4c>
 800d15c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d15e:	e711      	b.n	800cf84 <_vfiprintf_r+0x50>
 800d160:	ab03      	add	r3, sp, #12
 800d162:	9300      	str	r3, [sp, #0]
 800d164:	462a      	mov	r2, r5
 800d166:	4630      	mov	r0, r6
 800d168:	4b09      	ldr	r3, [pc, #36]	; (800d190 <_vfiprintf_r+0x25c>)
 800d16a:	a904      	add	r1, sp, #16
 800d16c:	f7fc fb9e 	bl	80098ac <_printf_i>
 800d170:	e7e4      	b.n	800d13c <_vfiprintf_r+0x208>
 800d172:	bf00      	nop
 800d174:	0800de64 	.word	0x0800de64
 800d178:	0800de84 	.word	0x0800de84
 800d17c:	0800de44 	.word	0x0800de44
 800d180:	0800ddf4 	.word	0x0800ddf4
 800d184:	0800ddfa 	.word	0x0800ddfa
 800d188:	0800ddfe 	.word	0x0800ddfe
 800d18c:	08009375 	.word	0x08009375
 800d190:	0800cf0f 	.word	0x0800cf0f

0800d194 <__swbuf_r>:
 800d194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d196:	460e      	mov	r6, r1
 800d198:	4614      	mov	r4, r2
 800d19a:	4605      	mov	r5, r0
 800d19c:	b118      	cbz	r0, 800d1a6 <__swbuf_r+0x12>
 800d19e:	6983      	ldr	r3, [r0, #24]
 800d1a0:	b90b      	cbnz	r3, 800d1a6 <__swbuf_r+0x12>
 800d1a2:	f000 f9d5 	bl	800d550 <__sinit>
 800d1a6:	4b21      	ldr	r3, [pc, #132]	; (800d22c <__swbuf_r+0x98>)
 800d1a8:	429c      	cmp	r4, r3
 800d1aa:	d12b      	bne.n	800d204 <__swbuf_r+0x70>
 800d1ac:	686c      	ldr	r4, [r5, #4]
 800d1ae:	69a3      	ldr	r3, [r4, #24]
 800d1b0:	60a3      	str	r3, [r4, #8]
 800d1b2:	89a3      	ldrh	r3, [r4, #12]
 800d1b4:	071a      	lsls	r2, r3, #28
 800d1b6:	d52f      	bpl.n	800d218 <__swbuf_r+0x84>
 800d1b8:	6923      	ldr	r3, [r4, #16]
 800d1ba:	b36b      	cbz	r3, 800d218 <__swbuf_r+0x84>
 800d1bc:	6923      	ldr	r3, [r4, #16]
 800d1be:	6820      	ldr	r0, [r4, #0]
 800d1c0:	b2f6      	uxtb	r6, r6
 800d1c2:	1ac0      	subs	r0, r0, r3
 800d1c4:	6963      	ldr	r3, [r4, #20]
 800d1c6:	4637      	mov	r7, r6
 800d1c8:	4283      	cmp	r3, r0
 800d1ca:	dc04      	bgt.n	800d1d6 <__swbuf_r+0x42>
 800d1cc:	4621      	mov	r1, r4
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f000 f92a 	bl	800d428 <_fflush_r>
 800d1d4:	bb30      	cbnz	r0, 800d224 <__swbuf_r+0x90>
 800d1d6:	68a3      	ldr	r3, [r4, #8]
 800d1d8:	3001      	adds	r0, #1
 800d1da:	3b01      	subs	r3, #1
 800d1dc:	60a3      	str	r3, [r4, #8]
 800d1de:	6823      	ldr	r3, [r4, #0]
 800d1e0:	1c5a      	adds	r2, r3, #1
 800d1e2:	6022      	str	r2, [r4, #0]
 800d1e4:	701e      	strb	r6, [r3, #0]
 800d1e6:	6963      	ldr	r3, [r4, #20]
 800d1e8:	4283      	cmp	r3, r0
 800d1ea:	d004      	beq.n	800d1f6 <__swbuf_r+0x62>
 800d1ec:	89a3      	ldrh	r3, [r4, #12]
 800d1ee:	07db      	lsls	r3, r3, #31
 800d1f0:	d506      	bpl.n	800d200 <__swbuf_r+0x6c>
 800d1f2:	2e0a      	cmp	r6, #10
 800d1f4:	d104      	bne.n	800d200 <__swbuf_r+0x6c>
 800d1f6:	4621      	mov	r1, r4
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	f000 f915 	bl	800d428 <_fflush_r>
 800d1fe:	b988      	cbnz	r0, 800d224 <__swbuf_r+0x90>
 800d200:	4638      	mov	r0, r7
 800d202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d204:	4b0a      	ldr	r3, [pc, #40]	; (800d230 <__swbuf_r+0x9c>)
 800d206:	429c      	cmp	r4, r3
 800d208:	d101      	bne.n	800d20e <__swbuf_r+0x7a>
 800d20a:	68ac      	ldr	r4, [r5, #8]
 800d20c:	e7cf      	b.n	800d1ae <__swbuf_r+0x1a>
 800d20e:	4b09      	ldr	r3, [pc, #36]	; (800d234 <__swbuf_r+0xa0>)
 800d210:	429c      	cmp	r4, r3
 800d212:	bf08      	it	eq
 800d214:	68ec      	ldreq	r4, [r5, #12]
 800d216:	e7ca      	b.n	800d1ae <__swbuf_r+0x1a>
 800d218:	4621      	mov	r1, r4
 800d21a:	4628      	mov	r0, r5
 800d21c:	f000 f80c 	bl	800d238 <__swsetup_r>
 800d220:	2800      	cmp	r0, #0
 800d222:	d0cb      	beq.n	800d1bc <__swbuf_r+0x28>
 800d224:	f04f 37ff 	mov.w	r7, #4294967295
 800d228:	e7ea      	b.n	800d200 <__swbuf_r+0x6c>
 800d22a:	bf00      	nop
 800d22c:	0800de64 	.word	0x0800de64
 800d230:	0800de84 	.word	0x0800de84
 800d234:	0800de44 	.word	0x0800de44

0800d238 <__swsetup_r>:
 800d238:	4b32      	ldr	r3, [pc, #200]	; (800d304 <__swsetup_r+0xcc>)
 800d23a:	b570      	push	{r4, r5, r6, lr}
 800d23c:	681d      	ldr	r5, [r3, #0]
 800d23e:	4606      	mov	r6, r0
 800d240:	460c      	mov	r4, r1
 800d242:	b125      	cbz	r5, 800d24e <__swsetup_r+0x16>
 800d244:	69ab      	ldr	r3, [r5, #24]
 800d246:	b913      	cbnz	r3, 800d24e <__swsetup_r+0x16>
 800d248:	4628      	mov	r0, r5
 800d24a:	f000 f981 	bl	800d550 <__sinit>
 800d24e:	4b2e      	ldr	r3, [pc, #184]	; (800d308 <__swsetup_r+0xd0>)
 800d250:	429c      	cmp	r4, r3
 800d252:	d10f      	bne.n	800d274 <__swsetup_r+0x3c>
 800d254:	686c      	ldr	r4, [r5, #4]
 800d256:	89a3      	ldrh	r3, [r4, #12]
 800d258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d25c:	0719      	lsls	r1, r3, #28
 800d25e:	d42c      	bmi.n	800d2ba <__swsetup_r+0x82>
 800d260:	06dd      	lsls	r5, r3, #27
 800d262:	d411      	bmi.n	800d288 <__swsetup_r+0x50>
 800d264:	2309      	movs	r3, #9
 800d266:	6033      	str	r3, [r6, #0]
 800d268:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d26c:	f04f 30ff 	mov.w	r0, #4294967295
 800d270:	81a3      	strh	r3, [r4, #12]
 800d272:	e03e      	b.n	800d2f2 <__swsetup_r+0xba>
 800d274:	4b25      	ldr	r3, [pc, #148]	; (800d30c <__swsetup_r+0xd4>)
 800d276:	429c      	cmp	r4, r3
 800d278:	d101      	bne.n	800d27e <__swsetup_r+0x46>
 800d27a:	68ac      	ldr	r4, [r5, #8]
 800d27c:	e7eb      	b.n	800d256 <__swsetup_r+0x1e>
 800d27e:	4b24      	ldr	r3, [pc, #144]	; (800d310 <__swsetup_r+0xd8>)
 800d280:	429c      	cmp	r4, r3
 800d282:	bf08      	it	eq
 800d284:	68ec      	ldreq	r4, [r5, #12]
 800d286:	e7e6      	b.n	800d256 <__swsetup_r+0x1e>
 800d288:	0758      	lsls	r0, r3, #29
 800d28a:	d512      	bpl.n	800d2b2 <__swsetup_r+0x7a>
 800d28c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d28e:	b141      	cbz	r1, 800d2a2 <__swsetup_r+0x6a>
 800d290:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d294:	4299      	cmp	r1, r3
 800d296:	d002      	beq.n	800d29e <__swsetup_r+0x66>
 800d298:	4630      	mov	r0, r6
 800d29a:	f7fb fef1 	bl	8009080 <_free_r>
 800d29e:	2300      	movs	r3, #0
 800d2a0:	6363      	str	r3, [r4, #52]	; 0x34
 800d2a2:	89a3      	ldrh	r3, [r4, #12]
 800d2a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d2a8:	81a3      	strh	r3, [r4, #12]
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	6063      	str	r3, [r4, #4]
 800d2ae:	6923      	ldr	r3, [r4, #16]
 800d2b0:	6023      	str	r3, [r4, #0]
 800d2b2:	89a3      	ldrh	r3, [r4, #12]
 800d2b4:	f043 0308 	orr.w	r3, r3, #8
 800d2b8:	81a3      	strh	r3, [r4, #12]
 800d2ba:	6923      	ldr	r3, [r4, #16]
 800d2bc:	b94b      	cbnz	r3, 800d2d2 <__swsetup_r+0x9a>
 800d2be:	89a3      	ldrh	r3, [r4, #12]
 800d2c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d2c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2c8:	d003      	beq.n	800d2d2 <__swsetup_r+0x9a>
 800d2ca:	4621      	mov	r1, r4
 800d2cc:	4630      	mov	r0, r6
 800d2ce:	f000 fa01 	bl	800d6d4 <__smakebuf_r>
 800d2d2:	89a0      	ldrh	r0, [r4, #12]
 800d2d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2d8:	f010 0301 	ands.w	r3, r0, #1
 800d2dc:	d00a      	beq.n	800d2f4 <__swsetup_r+0xbc>
 800d2de:	2300      	movs	r3, #0
 800d2e0:	60a3      	str	r3, [r4, #8]
 800d2e2:	6963      	ldr	r3, [r4, #20]
 800d2e4:	425b      	negs	r3, r3
 800d2e6:	61a3      	str	r3, [r4, #24]
 800d2e8:	6923      	ldr	r3, [r4, #16]
 800d2ea:	b943      	cbnz	r3, 800d2fe <__swsetup_r+0xc6>
 800d2ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2f0:	d1ba      	bne.n	800d268 <__swsetup_r+0x30>
 800d2f2:	bd70      	pop	{r4, r5, r6, pc}
 800d2f4:	0781      	lsls	r1, r0, #30
 800d2f6:	bf58      	it	pl
 800d2f8:	6963      	ldrpl	r3, [r4, #20]
 800d2fa:	60a3      	str	r3, [r4, #8]
 800d2fc:	e7f4      	b.n	800d2e8 <__swsetup_r+0xb0>
 800d2fe:	2000      	movs	r0, #0
 800d300:	e7f7      	b.n	800d2f2 <__swsetup_r+0xba>
 800d302:	bf00      	nop
 800d304:	200001a8 	.word	0x200001a8
 800d308:	0800de64 	.word	0x0800de64
 800d30c:	0800de84 	.word	0x0800de84
 800d310:	0800de44 	.word	0x0800de44

0800d314 <abort>:
 800d314:	2006      	movs	r0, #6
 800d316:	b508      	push	{r3, lr}
 800d318:	f000 fa4c 	bl	800d7b4 <raise>
 800d31c:	2001      	movs	r0, #1
 800d31e:	f7f3 ffb6 	bl	800128e <_exit>
	...

0800d324 <__sflush_r>:
 800d324:	898a      	ldrh	r2, [r1, #12]
 800d326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d328:	4605      	mov	r5, r0
 800d32a:	0710      	lsls	r0, r2, #28
 800d32c:	460c      	mov	r4, r1
 800d32e:	d457      	bmi.n	800d3e0 <__sflush_r+0xbc>
 800d330:	684b      	ldr	r3, [r1, #4]
 800d332:	2b00      	cmp	r3, #0
 800d334:	dc04      	bgt.n	800d340 <__sflush_r+0x1c>
 800d336:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d338:	2b00      	cmp	r3, #0
 800d33a:	dc01      	bgt.n	800d340 <__sflush_r+0x1c>
 800d33c:	2000      	movs	r0, #0
 800d33e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d340:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d342:	2e00      	cmp	r6, #0
 800d344:	d0fa      	beq.n	800d33c <__sflush_r+0x18>
 800d346:	2300      	movs	r3, #0
 800d348:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d34c:	682f      	ldr	r7, [r5, #0]
 800d34e:	602b      	str	r3, [r5, #0]
 800d350:	d032      	beq.n	800d3b8 <__sflush_r+0x94>
 800d352:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d354:	89a3      	ldrh	r3, [r4, #12]
 800d356:	075a      	lsls	r2, r3, #29
 800d358:	d505      	bpl.n	800d366 <__sflush_r+0x42>
 800d35a:	6863      	ldr	r3, [r4, #4]
 800d35c:	1ac0      	subs	r0, r0, r3
 800d35e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d360:	b10b      	cbz	r3, 800d366 <__sflush_r+0x42>
 800d362:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d364:	1ac0      	subs	r0, r0, r3
 800d366:	2300      	movs	r3, #0
 800d368:	4602      	mov	r2, r0
 800d36a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d36c:	4628      	mov	r0, r5
 800d36e:	6a21      	ldr	r1, [r4, #32]
 800d370:	47b0      	blx	r6
 800d372:	1c43      	adds	r3, r0, #1
 800d374:	89a3      	ldrh	r3, [r4, #12]
 800d376:	d106      	bne.n	800d386 <__sflush_r+0x62>
 800d378:	6829      	ldr	r1, [r5, #0]
 800d37a:	291d      	cmp	r1, #29
 800d37c:	d82c      	bhi.n	800d3d8 <__sflush_r+0xb4>
 800d37e:	4a29      	ldr	r2, [pc, #164]	; (800d424 <__sflush_r+0x100>)
 800d380:	40ca      	lsrs	r2, r1
 800d382:	07d6      	lsls	r6, r2, #31
 800d384:	d528      	bpl.n	800d3d8 <__sflush_r+0xb4>
 800d386:	2200      	movs	r2, #0
 800d388:	6062      	str	r2, [r4, #4]
 800d38a:	6922      	ldr	r2, [r4, #16]
 800d38c:	04d9      	lsls	r1, r3, #19
 800d38e:	6022      	str	r2, [r4, #0]
 800d390:	d504      	bpl.n	800d39c <__sflush_r+0x78>
 800d392:	1c42      	adds	r2, r0, #1
 800d394:	d101      	bne.n	800d39a <__sflush_r+0x76>
 800d396:	682b      	ldr	r3, [r5, #0]
 800d398:	b903      	cbnz	r3, 800d39c <__sflush_r+0x78>
 800d39a:	6560      	str	r0, [r4, #84]	; 0x54
 800d39c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d39e:	602f      	str	r7, [r5, #0]
 800d3a0:	2900      	cmp	r1, #0
 800d3a2:	d0cb      	beq.n	800d33c <__sflush_r+0x18>
 800d3a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3a8:	4299      	cmp	r1, r3
 800d3aa:	d002      	beq.n	800d3b2 <__sflush_r+0x8e>
 800d3ac:	4628      	mov	r0, r5
 800d3ae:	f7fb fe67 	bl	8009080 <_free_r>
 800d3b2:	2000      	movs	r0, #0
 800d3b4:	6360      	str	r0, [r4, #52]	; 0x34
 800d3b6:	e7c2      	b.n	800d33e <__sflush_r+0x1a>
 800d3b8:	6a21      	ldr	r1, [r4, #32]
 800d3ba:	2301      	movs	r3, #1
 800d3bc:	4628      	mov	r0, r5
 800d3be:	47b0      	blx	r6
 800d3c0:	1c41      	adds	r1, r0, #1
 800d3c2:	d1c7      	bne.n	800d354 <__sflush_r+0x30>
 800d3c4:	682b      	ldr	r3, [r5, #0]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d0c4      	beq.n	800d354 <__sflush_r+0x30>
 800d3ca:	2b1d      	cmp	r3, #29
 800d3cc:	d001      	beq.n	800d3d2 <__sflush_r+0xae>
 800d3ce:	2b16      	cmp	r3, #22
 800d3d0:	d101      	bne.n	800d3d6 <__sflush_r+0xb2>
 800d3d2:	602f      	str	r7, [r5, #0]
 800d3d4:	e7b2      	b.n	800d33c <__sflush_r+0x18>
 800d3d6:	89a3      	ldrh	r3, [r4, #12]
 800d3d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3dc:	81a3      	strh	r3, [r4, #12]
 800d3de:	e7ae      	b.n	800d33e <__sflush_r+0x1a>
 800d3e0:	690f      	ldr	r7, [r1, #16]
 800d3e2:	2f00      	cmp	r7, #0
 800d3e4:	d0aa      	beq.n	800d33c <__sflush_r+0x18>
 800d3e6:	0793      	lsls	r3, r2, #30
 800d3e8:	bf18      	it	ne
 800d3ea:	2300      	movne	r3, #0
 800d3ec:	680e      	ldr	r6, [r1, #0]
 800d3ee:	bf08      	it	eq
 800d3f0:	694b      	ldreq	r3, [r1, #20]
 800d3f2:	1bf6      	subs	r6, r6, r7
 800d3f4:	600f      	str	r7, [r1, #0]
 800d3f6:	608b      	str	r3, [r1, #8]
 800d3f8:	2e00      	cmp	r6, #0
 800d3fa:	dd9f      	ble.n	800d33c <__sflush_r+0x18>
 800d3fc:	4633      	mov	r3, r6
 800d3fe:	463a      	mov	r2, r7
 800d400:	4628      	mov	r0, r5
 800d402:	6a21      	ldr	r1, [r4, #32]
 800d404:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800d408:	47e0      	blx	ip
 800d40a:	2800      	cmp	r0, #0
 800d40c:	dc06      	bgt.n	800d41c <__sflush_r+0xf8>
 800d40e:	89a3      	ldrh	r3, [r4, #12]
 800d410:	f04f 30ff 	mov.w	r0, #4294967295
 800d414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d418:	81a3      	strh	r3, [r4, #12]
 800d41a:	e790      	b.n	800d33e <__sflush_r+0x1a>
 800d41c:	4407      	add	r7, r0
 800d41e:	1a36      	subs	r6, r6, r0
 800d420:	e7ea      	b.n	800d3f8 <__sflush_r+0xd4>
 800d422:	bf00      	nop
 800d424:	20400001 	.word	0x20400001

0800d428 <_fflush_r>:
 800d428:	b538      	push	{r3, r4, r5, lr}
 800d42a:	690b      	ldr	r3, [r1, #16]
 800d42c:	4605      	mov	r5, r0
 800d42e:	460c      	mov	r4, r1
 800d430:	b913      	cbnz	r3, 800d438 <_fflush_r+0x10>
 800d432:	2500      	movs	r5, #0
 800d434:	4628      	mov	r0, r5
 800d436:	bd38      	pop	{r3, r4, r5, pc}
 800d438:	b118      	cbz	r0, 800d442 <_fflush_r+0x1a>
 800d43a:	6983      	ldr	r3, [r0, #24]
 800d43c:	b90b      	cbnz	r3, 800d442 <_fflush_r+0x1a>
 800d43e:	f000 f887 	bl	800d550 <__sinit>
 800d442:	4b14      	ldr	r3, [pc, #80]	; (800d494 <_fflush_r+0x6c>)
 800d444:	429c      	cmp	r4, r3
 800d446:	d11b      	bne.n	800d480 <_fflush_r+0x58>
 800d448:	686c      	ldr	r4, [r5, #4]
 800d44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d0ef      	beq.n	800d432 <_fflush_r+0xa>
 800d452:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d454:	07d0      	lsls	r0, r2, #31
 800d456:	d404      	bmi.n	800d462 <_fflush_r+0x3a>
 800d458:	0599      	lsls	r1, r3, #22
 800d45a:	d402      	bmi.n	800d462 <_fflush_r+0x3a>
 800d45c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d45e:	f7ff fcf6 	bl	800ce4e <__retarget_lock_acquire_recursive>
 800d462:	4628      	mov	r0, r5
 800d464:	4621      	mov	r1, r4
 800d466:	f7ff ff5d 	bl	800d324 <__sflush_r>
 800d46a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d46c:	4605      	mov	r5, r0
 800d46e:	07da      	lsls	r2, r3, #31
 800d470:	d4e0      	bmi.n	800d434 <_fflush_r+0xc>
 800d472:	89a3      	ldrh	r3, [r4, #12]
 800d474:	059b      	lsls	r3, r3, #22
 800d476:	d4dd      	bmi.n	800d434 <_fflush_r+0xc>
 800d478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d47a:	f7ff fce9 	bl	800ce50 <__retarget_lock_release_recursive>
 800d47e:	e7d9      	b.n	800d434 <_fflush_r+0xc>
 800d480:	4b05      	ldr	r3, [pc, #20]	; (800d498 <_fflush_r+0x70>)
 800d482:	429c      	cmp	r4, r3
 800d484:	d101      	bne.n	800d48a <_fflush_r+0x62>
 800d486:	68ac      	ldr	r4, [r5, #8]
 800d488:	e7df      	b.n	800d44a <_fflush_r+0x22>
 800d48a:	4b04      	ldr	r3, [pc, #16]	; (800d49c <_fflush_r+0x74>)
 800d48c:	429c      	cmp	r4, r3
 800d48e:	bf08      	it	eq
 800d490:	68ec      	ldreq	r4, [r5, #12]
 800d492:	e7da      	b.n	800d44a <_fflush_r+0x22>
 800d494:	0800de64 	.word	0x0800de64
 800d498:	0800de84 	.word	0x0800de84
 800d49c:	0800de44 	.word	0x0800de44

0800d4a0 <std>:
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	b510      	push	{r4, lr}
 800d4a4:	4604      	mov	r4, r0
 800d4a6:	e9c0 3300 	strd	r3, r3, [r0]
 800d4aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d4ae:	6083      	str	r3, [r0, #8]
 800d4b0:	8181      	strh	r1, [r0, #12]
 800d4b2:	6643      	str	r3, [r0, #100]	; 0x64
 800d4b4:	81c2      	strh	r2, [r0, #14]
 800d4b6:	6183      	str	r3, [r0, #24]
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	2208      	movs	r2, #8
 800d4bc:	305c      	adds	r0, #92	; 0x5c
 800d4be:	f7fb fdd7 	bl	8009070 <memset>
 800d4c2:	4b05      	ldr	r3, [pc, #20]	; (800d4d8 <std+0x38>)
 800d4c4:	6224      	str	r4, [r4, #32]
 800d4c6:	6263      	str	r3, [r4, #36]	; 0x24
 800d4c8:	4b04      	ldr	r3, [pc, #16]	; (800d4dc <std+0x3c>)
 800d4ca:	62a3      	str	r3, [r4, #40]	; 0x28
 800d4cc:	4b04      	ldr	r3, [pc, #16]	; (800d4e0 <std+0x40>)
 800d4ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d4d0:	4b04      	ldr	r3, [pc, #16]	; (800d4e4 <std+0x44>)
 800d4d2:	6323      	str	r3, [r4, #48]	; 0x30
 800d4d4:	bd10      	pop	{r4, pc}
 800d4d6:	bf00      	nop
 800d4d8:	0800d7ed 	.word	0x0800d7ed
 800d4dc:	0800d80f 	.word	0x0800d80f
 800d4e0:	0800d847 	.word	0x0800d847
 800d4e4:	0800d86b 	.word	0x0800d86b

0800d4e8 <_cleanup_r>:
 800d4e8:	4901      	ldr	r1, [pc, #4]	; (800d4f0 <_cleanup_r+0x8>)
 800d4ea:	f000 b8af 	b.w	800d64c <_fwalk_reent>
 800d4ee:	bf00      	nop
 800d4f0:	0800d429 	.word	0x0800d429

0800d4f4 <__sfmoreglue>:
 800d4f4:	2268      	movs	r2, #104	; 0x68
 800d4f6:	b570      	push	{r4, r5, r6, lr}
 800d4f8:	1e4d      	subs	r5, r1, #1
 800d4fa:	4355      	muls	r5, r2
 800d4fc:	460e      	mov	r6, r1
 800d4fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d502:	f7fb fe25 	bl	8009150 <_malloc_r>
 800d506:	4604      	mov	r4, r0
 800d508:	b140      	cbz	r0, 800d51c <__sfmoreglue+0x28>
 800d50a:	2100      	movs	r1, #0
 800d50c:	e9c0 1600 	strd	r1, r6, [r0]
 800d510:	300c      	adds	r0, #12
 800d512:	60a0      	str	r0, [r4, #8]
 800d514:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d518:	f7fb fdaa 	bl	8009070 <memset>
 800d51c:	4620      	mov	r0, r4
 800d51e:	bd70      	pop	{r4, r5, r6, pc}

0800d520 <__sfp_lock_acquire>:
 800d520:	4801      	ldr	r0, [pc, #4]	; (800d528 <__sfp_lock_acquire+0x8>)
 800d522:	f7ff bc94 	b.w	800ce4e <__retarget_lock_acquire_recursive>
 800d526:	bf00      	nop
 800d528:	20001849 	.word	0x20001849

0800d52c <__sfp_lock_release>:
 800d52c:	4801      	ldr	r0, [pc, #4]	; (800d534 <__sfp_lock_release+0x8>)
 800d52e:	f7ff bc8f 	b.w	800ce50 <__retarget_lock_release_recursive>
 800d532:	bf00      	nop
 800d534:	20001849 	.word	0x20001849

0800d538 <__sinit_lock_acquire>:
 800d538:	4801      	ldr	r0, [pc, #4]	; (800d540 <__sinit_lock_acquire+0x8>)
 800d53a:	f7ff bc88 	b.w	800ce4e <__retarget_lock_acquire_recursive>
 800d53e:	bf00      	nop
 800d540:	2000184a 	.word	0x2000184a

0800d544 <__sinit_lock_release>:
 800d544:	4801      	ldr	r0, [pc, #4]	; (800d54c <__sinit_lock_release+0x8>)
 800d546:	f7ff bc83 	b.w	800ce50 <__retarget_lock_release_recursive>
 800d54a:	bf00      	nop
 800d54c:	2000184a 	.word	0x2000184a

0800d550 <__sinit>:
 800d550:	b510      	push	{r4, lr}
 800d552:	4604      	mov	r4, r0
 800d554:	f7ff fff0 	bl	800d538 <__sinit_lock_acquire>
 800d558:	69a3      	ldr	r3, [r4, #24]
 800d55a:	b11b      	cbz	r3, 800d564 <__sinit+0x14>
 800d55c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d560:	f7ff bff0 	b.w	800d544 <__sinit_lock_release>
 800d564:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d568:	6523      	str	r3, [r4, #80]	; 0x50
 800d56a:	4b13      	ldr	r3, [pc, #76]	; (800d5b8 <__sinit+0x68>)
 800d56c:	4a13      	ldr	r2, [pc, #76]	; (800d5bc <__sinit+0x6c>)
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	62a2      	str	r2, [r4, #40]	; 0x28
 800d572:	42a3      	cmp	r3, r4
 800d574:	bf08      	it	eq
 800d576:	2301      	moveq	r3, #1
 800d578:	4620      	mov	r0, r4
 800d57a:	bf08      	it	eq
 800d57c:	61a3      	streq	r3, [r4, #24]
 800d57e:	f000 f81f 	bl	800d5c0 <__sfp>
 800d582:	6060      	str	r0, [r4, #4]
 800d584:	4620      	mov	r0, r4
 800d586:	f000 f81b 	bl	800d5c0 <__sfp>
 800d58a:	60a0      	str	r0, [r4, #8]
 800d58c:	4620      	mov	r0, r4
 800d58e:	f000 f817 	bl	800d5c0 <__sfp>
 800d592:	2200      	movs	r2, #0
 800d594:	2104      	movs	r1, #4
 800d596:	60e0      	str	r0, [r4, #12]
 800d598:	6860      	ldr	r0, [r4, #4]
 800d59a:	f7ff ff81 	bl	800d4a0 <std>
 800d59e:	2201      	movs	r2, #1
 800d5a0:	2109      	movs	r1, #9
 800d5a2:	68a0      	ldr	r0, [r4, #8]
 800d5a4:	f7ff ff7c 	bl	800d4a0 <std>
 800d5a8:	2202      	movs	r2, #2
 800d5aa:	2112      	movs	r1, #18
 800d5ac:	68e0      	ldr	r0, [r4, #12]
 800d5ae:	f7ff ff77 	bl	800d4a0 <std>
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	61a3      	str	r3, [r4, #24]
 800d5b6:	e7d1      	b.n	800d55c <__sinit+0xc>
 800d5b8:	0800da00 	.word	0x0800da00
 800d5bc:	0800d4e9 	.word	0x0800d4e9

0800d5c0 <__sfp>:
 800d5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5c2:	4607      	mov	r7, r0
 800d5c4:	f7ff ffac 	bl	800d520 <__sfp_lock_acquire>
 800d5c8:	4b1e      	ldr	r3, [pc, #120]	; (800d644 <__sfp+0x84>)
 800d5ca:	681e      	ldr	r6, [r3, #0]
 800d5cc:	69b3      	ldr	r3, [r6, #24]
 800d5ce:	b913      	cbnz	r3, 800d5d6 <__sfp+0x16>
 800d5d0:	4630      	mov	r0, r6
 800d5d2:	f7ff ffbd 	bl	800d550 <__sinit>
 800d5d6:	3648      	adds	r6, #72	; 0x48
 800d5d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d5dc:	3b01      	subs	r3, #1
 800d5de:	d503      	bpl.n	800d5e8 <__sfp+0x28>
 800d5e0:	6833      	ldr	r3, [r6, #0]
 800d5e2:	b30b      	cbz	r3, 800d628 <__sfp+0x68>
 800d5e4:	6836      	ldr	r6, [r6, #0]
 800d5e6:	e7f7      	b.n	800d5d8 <__sfp+0x18>
 800d5e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d5ec:	b9d5      	cbnz	r5, 800d624 <__sfp+0x64>
 800d5ee:	4b16      	ldr	r3, [pc, #88]	; (800d648 <__sfp+0x88>)
 800d5f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d5f4:	60e3      	str	r3, [r4, #12]
 800d5f6:	6665      	str	r5, [r4, #100]	; 0x64
 800d5f8:	f7ff fc28 	bl	800ce4c <__retarget_lock_init_recursive>
 800d5fc:	f7ff ff96 	bl	800d52c <__sfp_lock_release>
 800d600:	2208      	movs	r2, #8
 800d602:	4629      	mov	r1, r5
 800d604:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d608:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d60c:	6025      	str	r5, [r4, #0]
 800d60e:	61a5      	str	r5, [r4, #24]
 800d610:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d614:	f7fb fd2c 	bl	8009070 <memset>
 800d618:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d61c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d620:	4620      	mov	r0, r4
 800d622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d624:	3468      	adds	r4, #104	; 0x68
 800d626:	e7d9      	b.n	800d5dc <__sfp+0x1c>
 800d628:	2104      	movs	r1, #4
 800d62a:	4638      	mov	r0, r7
 800d62c:	f7ff ff62 	bl	800d4f4 <__sfmoreglue>
 800d630:	4604      	mov	r4, r0
 800d632:	6030      	str	r0, [r6, #0]
 800d634:	2800      	cmp	r0, #0
 800d636:	d1d5      	bne.n	800d5e4 <__sfp+0x24>
 800d638:	f7ff ff78 	bl	800d52c <__sfp_lock_release>
 800d63c:	230c      	movs	r3, #12
 800d63e:	603b      	str	r3, [r7, #0]
 800d640:	e7ee      	b.n	800d620 <__sfp+0x60>
 800d642:	bf00      	nop
 800d644:	0800da00 	.word	0x0800da00
 800d648:	ffff0001 	.word	0xffff0001

0800d64c <_fwalk_reent>:
 800d64c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d650:	4606      	mov	r6, r0
 800d652:	4688      	mov	r8, r1
 800d654:	2700      	movs	r7, #0
 800d656:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d65a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d65e:	f1b9 0901 	subs.w	r9, r9, #1
 800d662:	d505      	bpl.n	800d670 <_fwalk_reent+0x24>
 800d664:	6824      	ldr	r4, [r4, #0]
 800d666:	2c00      	cmp	r4, #0
 800d668:	d1f7      	bne.n	800d65a <_fwalk_reent+0xe>
 800d66a:	4638      	mov	r0, r7
 800d66c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d670:	89ab      	ldrh	r3, [r5, #12]
 800d672:	2b01      	cmp	r3, #1
 800d674:	d907      	bls.n	800d686 <_fwalk_reent+0x3a>
 800d676:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d67a:	3301      	adds	r3, #1
 800d67c:	d003      	beq.n	800d686 <_fwalk_reent+0x3a>
 800d67e:	4629      	mov	r1, r5
 800d680:	4630      	mov	r0, r6
 800d682:	47c0      	blx	r8
 800d684:	4307      	orrs	r7, r0
 800d686:	3568      	adds	r5, #104	; 0x68
 800d688:	e7e9      	b.n	800d65e <_fwalk_reent+0x12>

0800d68a <__swhatbuf_r>:
 800d68a:	b570      	push	{r4, r5, r6, lr}
 800d68c:	460e      	mov	r6, r1
 800d68e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d692:	4614      	mov	r4, r2
 800d694:	2900      	cmp	r1, #0
 800d696:	461d      	mov	r5, r3
 800d698:	b096      	sub	sp, #88	; 0x58
 800d69a:	da08      	bge.n	800d6ae <__swhatbuf_r+0x24>
 800d69c:	2200      	movs	r2, #0
 800d69e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d6a2:	602a      	str	r2, [r5, #0]
 800d6a4:	061a      	lsls	r2, r3, #24
 800d6a6:	d410      	bmi.n	800d6ca <__swhatbuf_r+0x40>
 800d6a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6ac:	e00e      	b.n	800d6cc <__swhatbuf_r+0x42>
 800d6ae:	466a      	mov	r2, sp
 800d6b0:	f000 f902 	bl	800d8b8 <_fstat_r>
 800d6b4:	2800      	cmp	r0, #0
 800d6b6:	dbf1      	blt.n	800d69c <__swhatbuf_r+0x12>
 800d6b8:	9a01      	ldr	r2, [sp, #4]
 800d6ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d6be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d6c2:	425a      	negs	r2, r3
 800d6c4:	415a      	adcs	r2, r3
 800d6c6:	602a      	str	r2, [r5, #0]
 800d6c8:	e7ee      	b.n	800d6a8 <__swhatbuf_r+0x1e>
 800d6ca:	2340      	movs	r3, #64	; 0x40
 800d6cc:	2000      	movs	r0, #0
 800d6ce:	6023      	str	r3, [r4, #0]
 800d6d0:	b016      	add	sp, #88	; 0x58
 800d6d2:	bd70      	pop	{r4, r5, r6, pc}

0800d6d4 <__smakebuf_r>:
 800d6d4:	898b      	ldrh	r3, [r1, #12]
 800d6d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6d8:	079d      	lsls	r5, r3, #30
 800d6da:	4606      	mov	r6, r0
 800d6dc:	460c      	mov	r4, r1
 800d6de:	d507      	bpl.n	800d6f0 <__smakebuf_r+0x1c>
 800d6e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d6e4:	6023      	str	r3, [r4, #0]
 800d6e6:	6123      	str	r3, [r4, #16]
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	6163      	str	r3, [r4, #20]
 800d6ec:	b002      	add	sp, #8
 800d6ee:	bd70      	pop	{r4, r5, r6, pc}
 800d6f0:	466a      	mov	r2, sp
 800d6f2:	ab01      	add	r3, sp, #4
 800d6f4:	f7ff ffc9 	bl	800d68a <__swhatbuf_r>
 800d6f8:	9900      	ldr	r1, [sp, #0]
 800d6fa:	4605      	mov	r5, r0
 800d6fc:	4630      	mov	r0, r6
 800d6fe:	f7fb fd27 	bl	8009150 <_malloc_r>
 800d702:	b948      	cbnz	r0, 800d718 <__smakebuf_r+0x44>
 800d704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d708:	059a      	lsls	r2, r3, #22
 800d70a:	d4ef      	bmi.n	800d6ec <__smakebuf_r+0x18>
 800d70c:	f023 0303 	bic.w	r3, r3, #3
 800d710:	f043 0302 	orr.w	r3, r3, #2
 800d714:	81a3      	strh	r3, [r4, #12]
 800d716:	e7e3      	b.n	800d6e0 <__smakebuf_r+0xc>
 800d718:	4b0d      	ldr	r3, [pc, #52]	; (800d750 <__smakebuf_r+0x7c>)
 800d71a:	62b3      	str	r3, [r6, #40]	; 0x28
 800d71c:	89a3      	ldrh	r3, [r4, #12]
 800d71e:	6020      	str	r0, [r4, #0]
 800d720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d724:	81a3      	strh	r3, [r4, #12]
 800d726:	9b00      	ldr	r3, [sp, #0]
 800d728:	6120      	str	r0, [r4, #16]
 800d72a:	6163      	str	r3, [r4, #20]
 800d72c:	9b01      	ldr	r3, [sp, #4]
 800d72e:	b15b      	cbz	r3, 800d748 <__smakebuf_r+0x74>
 800d730:	4630      	mov	r0, r6
 800d732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d736:	f000 f8d1 	bl	800d8dc <_isatty_r>
 800d73a:	b128      	cbz	r0, 800d748 <__smakebuf_r+0x74>
 800d73c:	89a3      	ldrh	r3, [r4, #12]
 800d73e:	f023 0303 	bic.w	r3, r3, #3
 800d742:	f043 0301 	orr.w	r3, r3, #1
 800d746:	81a3      	strh	r3, [r4, #12]
 800d748:	89a0      	ldrh	r0, [r4, #12]
 800d74a:	4305      	orrs	r5, r0
 800d74c:	81a5      	strh	r5, [r4, #12]
 800d74e:	e7cd      	b.n	800d6ec <__smakebuf_r+0x18>
 800d750:	0800d4e9 	.word	0x0800d4e9

0800d754 <_malloc_usable_size_r>:
 800d754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d758:	1f18      	subs	r0, r3, #4
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	bfbc      	itt	lt
 800d75e:	580b      	ldrlt	r3, [r1, r0]
 800d760:	18c0      	addlt	r0, r0, r3
 800d762:	4770      	bx	lr

0800d764 <_raise_r>:
 800d764:	291f      	cmp	r1, #31
 800d766:	b538      	push	{r3, r4, r5, lr}
 800d768:	4604      	mov	r4, r0
 800d76a:	460d      	mov	r5, r1
 800d76c:	d904      	bls.n	800d778 <_raise_r+0x14>
 800d76e:	2316      	movs	r3, #22
 800d770:	6003      	str	r3, [r0, #0]
 800d772:	f04f 30ff 	mov.w	r0, #4294967295
 800d776:	bd38      	pop	{r3, r4, r5, pc}
 800d778:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d77a:	b112      	cbz	r2, 800d782 <_raise_r+0x1e>
 800d77c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d780:	b94b      	cbnz	r3, 800d796 <_raise_r+0x32>
 800d782:	4620      	mov	r0, r4
 800d784:	f000 f830 	bl	800d7e8 <_getpid_r>
 800d788:	462a      	mov	r2, r5
 800d78a:	4601      	mov	r1, r0
 800d78c:	4620      	mov	r0, r4
 800d78e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d792:	f000 b817 	b.w	800d7c4 <_kill_r>
 800d796:	2b01      	cmp	r3, #1
 800d798:	d00a      	beq.n	800d7b0 <_raise_r+0x4c>
 800d79a:	1c59      	adds	r1, r3, #1
 800d79c:	d103      	bne.n	800d7a6 <_raise_r+0x42>
 800d79e:	2316      	movs	r3, #22
 800d7a0:	6003      	str	r3, [r0, #0]
 800d7a2:	2001      	movs	r0, #1
 800d7a4:	e7e7      	b.n	800d776 <_raise_r+0x12>
 800d7a6:	2400      	movs	r4, #0
 800d7a8:	4628      	mov	r0, r5
 800d7aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7ae:	4798      	blx	r3
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	e7e0      	b.n	800d776 <_raise_r+0x12>

0800d7b4 <raise>:
 800d7b4:	4b02      	ldr	r3, [pc, #8]	; (800d7c0 <raise+0xc>)
 800d7b6:	4601      	mov	r1, r0
 800d7b8:	6818      	ldr	r0, [r3, #0]
 800d7ba:	f7ff bfd3 	b.w	800d764 <_raise_r>
 800d7be:	bf00      	nop
 800d7c0:	200001a8 	.word	0x200001a8

0800d7c4 <_kill_r>:
 800d7c4:	b538      	push	{r3, r4, r5, lr}
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	4d06      	ldr	r5, [pc, #24]	; (800d7e4 <_kill_r+0x20>)
 800d7ca:	4604      	mov	r4, r0
 800d7cc:	4608      	mov	r0, r1
 800d7ce:	4611      	mov	r1, r2
 800d7d0:	602b      	str	r3, [r5, #0]
 800d7d2:	f7f3 fd4c 	bl	800126e <_kill>
 800d7d6:	1c43      	adds	r3, r0, #1
 800d7d8:	d102      	bne.n	800d7e0 <_kill_r+0x1c>
 800d7da:	682b      	ldr	r3, [r5, #0]
 800d7dc:	b103      	cbz	r3, 800d7e0 <_kill_r+0x1c>
 800d7de:	6023      	str	r3, [r4, #0]
 800d7e0:	bd38      	pop	{r3, r4, r5, pc}
 800d7e2:	bf00      	nop
 800d7e4:	20001844 	.word	0x20001844

0800d7e8 <_getpid_r>:
 800d7e8:	f7f3 bd3a 	b.w	8001260 <_getpid>

0800d7ec <__sread>:
 800d7ec:	b510      	push	{r4, lr}
 800d7ee:	460c      	mov	r4, r1
 800d7f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7f4:	f000 f894 	bl	800d920 <_read_r>
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	bfab      	itete	ge
 800d7fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d7fe:	89a3      	ldrhlt	r3, [r4, #12]
 800d800:	181b      	addge	r3, r3, r0
 800d802:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d806:	bfac      	ite	ge
 800d808:	6563      	strge	r3, [r4, #84]	; 0x54
 800d80a:	81a3      	strhlt	r3, [r4, #12]
 800d80c:	bd10      	pop	{r4, pc}

0800d80e <__swrite>:
 800d80e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d812:	461f      	mov	r7, r3
 800d814:	898b      	ldrh	r3, [r1, #12]
 800d816:	4605      	mov	r5, r0
 800d818:	05db      	lsls	r3, r3, #23
 800d81a:	460c      	mov	r4, r1
 800d81c:	4616      	mov	r6, r2
 800d81e:	d505      	bpl.n	800d82c <__swrite+0x1e>
 800d820:	2302      	movs	r3, #2
 800d822:	2200      	movs	r2, #0
 800d824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d828:	f000 f868 	bl	800d8fc <_lseek_r>
 800d82c:	89a3      	ldrh	r3, [r4, #12]
 800d82e:	4632      	mov	r2, r6
 800d830:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d834:	81a3      	strh	r3, [r4, #12]
 800d836:	4628      	mov	r0, r5
 800d838:	463b      	mov	r3, r7
 800d83a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d83e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d842:	f000 b817 	b.w	800d874 <_write_r>

0800d846 <__sseek>:
 800d846:	b510      	push	{r4, lr}
 800d848:	460c      	mov	r4, r1
 800d84a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d84e:	f000 f855 	bl	800d8fc <_lseek_r>
 800d852:	1c43      	adds	r3, r0, #1
 800d854:	89a3      	ldrh	r3, [r4, #12]
 800d856:	bf15      	itete	ne
 800d858:	6560      	strne	r0, [r4, #84]	; 0x54
 800d85a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d85e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d862:	81a3      	strheq	r3, [r4, #12]
 800d864:	bf18      	it	ne
 800d866:	81a3      	strhne	r3, [r4, #12]
 800d868:	bd10      	pop	{r4, pc}

0800d86a <__sclose>:
 800d86a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d86e:	f000 b813 	b.w	800d898 <_close_r>
	...

0800d874 <_write_r>:
 800d874:	b538      	push	{r3, r4, r5, lr}
 800d876:	4604      	mov	r4, r0
 800d878:	4608      	mov	r0, r1
 800d87a:	4611      	mov	r1, r2
 800d87c:	2200      	movs	r2, #0
 800d87e:	4d05      	ldr	r5, [pc, #20]	; (800d894 <_write_r+0x20>)
 800d880:	602a      	str	r2, [r5, #0]
 800d882:	461a      	mov	r2, r3
 800d884:	f7f3 fd2a 	bl	80012dc <_write>
 800d888:	1c43      	adds	r3, r0, #1
 800d88a:	d102      	bne.n	800d892 <_write_r+0x1e>
 800d88c:	682b      	ldr	r3, [r5, #0]
 800d88e:	b103      	cbz	r3, 800d892 <_write_r+0x1e>
 800d890:	6023      	str	r3, [r4, #0]
 800d892:	bd38      	pop	{r3, r4, r5, pc}
 800d894:	20001844 	.word	0x20001844

0800d898 <_close_r>:
 800d898:	b538      	push	{r3, r4, r5, lr}
 800d89a:	2300      	movs	r3, #0
 800d89c:	4d05      	ldr	r5, [pc, #20]	; (800d8b4 <_close_r+0x1c>)
 800d89e:	4604      	mov	r4, r0
 800d8a0:	4608      	mov	r0, r1
 800d8a2:	602b      	str	r3, [r5, #0]
 800d8a4:	f7f3 fd36 	bl	8001314 <_close>
 800d8a8:	1c43      	adds	r3, r0, #1
 800d8aa:	d102      	bne.n	800d8b2 <_close_r+0x1a>
 800d8ac:	682b      	ldr	r3, [r5, #0]
 800d8ae:	b103      	cbz	r3, 800d8b2 <_close_r+0x1a>
 800d8b0:	6023      	str	r3, [r4, #0]
 800d8b2:	bd38      	pop	{r3, r4, r5, pc}
 800d8b4:	20001844 	.word	0x20001844

0800d8b8 <_fstat_r>:
 800d8b8:	b538      	push	{r3, r4, r5, lr}
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	4d06      	ldr	r5, [pc, #24]	; (800d8d8 <_fstat_r+0x20>)
 800d8be:	4604      	mov	r4, r0
 800d8c0:	4608      	mov	r0, r1
 800d8c2:	4611      	mov	r1, r2
 800d8c4:	602b      	str	r3, [r5, #0]
 800d8c6:	f7f3 fd30 	bl	800132a <_fstat>
 800d8ca:	1c43      	adds	r3, r0, #1
 800d8cc:	d102      	bne.n	800d8d4 <_fstat_r+0x1c>
 800d8ce:	682b      	ldr	r3, [r5, #0]
 800d8d0:	b103      	cbz	r3, 800d8d4 <_fstat_r+0x1c>
 800d8d2:	6023      	str	r3, [r4, #0]
 800d8d4:	bd38      	pop	{r3, r4, r5, pc}
 800d8d6:	bf00      	nop
 800d8d8:	20001844 	.word	0x20001844

0800d8dc <_isatty_r>:
 800d8dc:	b538      	push	{r3, r4, r5, lr}
 800d8de:	2300      	movs	r3, #0
 800d8e0:	4d05      	ldr	r5, [pc, #20]	; (800d8f8 <_isatty_r+0x1c>)
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	4608      	mov	r0, r1
 800d8e6:	602b      	str	r3, [r5, #0]
 800d8e8:	f7f3 fd2e 	bl	8001348 <_isatty>
 800d8ec:	1c43      	adds	r3, r0, #1
 800d8ee:	d102      	bne.n	800d8f6 <_isatty_r+0x1a>
 800d8f0:	682b      	ldr	r3, [r5, #0]
 800d8f2:	b103      	cbz	r3, 800d8f6 <_isatty_r+0x1a>
 800d8f4:	6023      	str	r3, [r4, #0]
 800d8f6:	bd38      	pop	{r3, r4, r5, pc}
 800d8f8:	20001844 	.word	0x20001844

0800d8fc <_lseek_r>:
 800d8fc:	b538      	push	{r3, r4, r5, lr}
 800d8fe:	4604      	mov	r4, r0
 800d900:	4608      	mov	r0, r1
 800d902:	4611      	mov	r1, r2
 800d904:	2200      	movs	r2, #0
 800d906:	4d05      	ldr	r5, [pc, #20]	; (800d91c <_lseek_r+0x20>)
 800d908:	602a      	str	r2, [r5, #0]
 800d90a:	461a      	mov	r2, r3
 800d90c:	f7f3 fd26 	bl	800135c <_lseek>
 800d910:	1c43      	adds	r3, r0, #1
 800d912:	d102      	bne.n	800d91a <_lseek_r+0x1e>
 800d914:	682b      	ldr	r3, [r5, #0]
 800d916:	b103      	cbz	r3, 800d91a <_lseek_r+0x1e>
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	bd38      	pop	{r3, r4, r5, pc}
 800d91c:	20001844 	.word	0x20001844

0800d920 <_read_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	4604      	mov	r4, r0
 800d924:	4608      	mov	r0, r1
 800d926:	4611      	mov	r1, r2
 800d928:	2200      	movs	r2, #0
 800d92a:	4d05      	ldr	r5, [pc, #20]	; (800d940 <_read_r+0x20>)
 800d92c:	602a      	str	r2, [r5, #0]
 800d92e:	461a      	mov	r2, r3
 800d930:	f7f3 fcb7 	bl	80012a2 <_read>
 800d934:	1c43      	adds	r3, r0, #1
 800d936:	d102      	bne.n	800d93e <_read_r+0x1e>
 800d938:	682b      	ldr	r3, [r5, #0]
 800d93a:	b103      	cbz	r3, 800d93e <_read_r+0x1e>
 800d93c:	6023      	str	r3, [r4, #0]
 800d93e:	bd38      	pop	{r3, r4, r5, pc}
 800d940:	20001844 	.word	0x20001844

0800d944 <_init>:
 800d944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d946:	bf00      	nop
 800d948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d94a:	bc08      	pop	{r3}
 800d94c:	469e      	mov	lr, r3
 800d94e:	4770      	bx	lr

0800d950 <_fini>:
 800d950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d952:	bf00      	nop
 800d954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d956:	bc08      	pop	{r3}
 800d958:	469e      	mov	lr, r3
 800d95a:	4770      	bx	lr
