<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Tino</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>oled_core</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oled_spi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oled_spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2b24b991</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2b24b991</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>switches</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oled_spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oled_spi_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oled_vdd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oled_vbat</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oled_reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oled_dc_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/charROM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/delayGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/oledControl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spiControl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0c2beb8d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/charROM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/delayGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/oledControl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spiControl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/oled_core_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>oled_core for final project</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>oled_core</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-01T18:46:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663263e4_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@686320dd_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2949b42b_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c184f46_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6da52fe5_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf43712_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37df193e_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@952fec8_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@443f3f5a_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aa89dd9_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd490e4_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ad26cb5_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@776a7f50_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b7202ad_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58195a5e_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13f6775c_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38b82f27_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12266bb6_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8b01c2_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bea1d7f_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@373024c4_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@642e9833_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17c93514_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fc79c13_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d985a8_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ce1ccee_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb907c1_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e7fffb2_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd4f474_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46930de8_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b19116c_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@94d51f1_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@670bc76a_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8e6c90_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f63a72d_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23dd2113_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dca87d9_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a54a93c_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17f41efc_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35efa10b_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3662709c_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c6154c_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f966a09_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64cf5c26_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53eb18eb_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@136681ab_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4132f9c3_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eaadd2e_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43410c02_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e5a862_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e403e1f_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6016dc7_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a24ed8c_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cfa972e_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b743b_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56084ae_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b62ff33_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ba7dd20_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38d20648_ARCHIVE_LOCATION">c:/users/anita/documents/ensc462/ip_repo/oled_core</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7aac2bbb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1571c8f2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="368b7e6d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e1efc7d9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
