Reading netlist file: "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\gwsynthesis\lab_1.vg"
WARN  (PA1005) : "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\gwsynthesis\lab_1.vg":37 | Module 'summ_test' contains empty port list
Parsing netlist file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\gwsynthesis\lab_1.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\src\lab_1.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\pnr\lab_1.power.html" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\pnr\lab_1.pin.html" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\pnr\lab_1.rpt.html" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\pnr\lab_1.rpt.txt" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_1\impl\pnr\lab_1.tr.html" completed
Tue Oct 03 10:53:47 2023

