#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 10 17:57:18 2019
# Process ID: 3152
# Current directory: E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.runs/synth_1/top.vds
# Journal file: E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 736.648 ; gain = 177.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/top.v:3]
	Parameter CLK_DIV bound to: 99999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bcd' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (1#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'number' does not match port width (14) of module 'bcd' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/top.v:19]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/seven_segment_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/clock_divider.v:6]
	Parameter CLK_DIV bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/clock_divider.v:6]
INFO: [Synth 8-6157] synthesizing module 'refresh_counter' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/refresh_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'refresh_counter' (3#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/refresh_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (4#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd_control' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:3]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit5' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit6' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit7' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit8' should be on the sensitivity list [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'bcd_control' (5#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_cathodes' [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_to_cathodes.v:3]
INFO: [Synth 8-226] default block is never used [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_to_cathodes.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_cathodes' (6#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/bcd_to_cathodes.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display' (7#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/seven_segment_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 800.023 ; gain = 240.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 801.875 ; gain = 242.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 801.875 ; gain = 242.770
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/SRM_FPGA/speed_measurement/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [E:/FPGA/SRM_FPGA/speed_measurement/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/SRM_FPGA/speed_measurement/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 930.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 34    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 26    
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module refresh_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'freq_reg' and it is trimmed from '16' to '14' bits. [E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/top.v:19]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 930.395 ; gain = 371.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |    12|
|6     |LUT4   |    18|
|7     |LUT5   |    29|
|8     |LUT6   |    48|
|9     |FDRE   |    97|
|10    |IBUF   |     2|
|11    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+----------------------+------+
|      |Instance                            |Module                |Cells |
+------+------------------------------------+----------------------+------+
|1     |top                                 |                      |   251|
|2     |  seven_segment_display_wrapper     |seven_segment_display |    81|
|3     |    refresh_clock_generator_wrapper |clock_divider         |    52|
|4     |    refresh_counter_wrapper         |refresh_counter       |    29|
+------+------------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 933.691 ; gain = 374.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 933.691 ; gain = 246.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 933.691 ; gain = 374.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 943.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 943.039 ; gain = 650.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 943.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 17:58:17 2019...
