vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps8_0_299M_0/sim/design_1_rst_ps8_0_299M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_5/bd_0/ip/ip_1/sim/bd_ac03_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/sim/bd_69f9_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_2_2/bd_0/ip/ip_1/sim/bd_6909_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_3_2/bd_0/ip/ip_1/sim/bd_a958_psr_aclk_0.vhd" \

nosort
