# æ€»çº¿äº’è”ä¸åè®®æ¡¥æ¥éªŒè¯ï¼ˆå¤æ‚UVMæ‹“æ‰‘ï¼‰

è¿™æ˜¯AutoUVMæ”¯æŒçš„**æœ€å¤æ‚éªŒè¯åœºæ™¯**ï¼šå¤šMaster-å¤šSlaveæ€»çº¿äº’è” + åè®®è½¬æ¢æ¡¥æ¥ã€‚

## ğŸ¯ ç³»ç»Ÿæ¶æ„ï¼ˆå¤æ‚æ‹“æ‰‘ï¼‰

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Top-Level System Environment                     â”‚
â”‚                                                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚  CPU Master  â”‚         â”‚  DMA Master  â”‚        â”‚ Debug Masterâ”‚ â”‚
â”‚  â”‚  (AXI4 Agt) â”‚         â”‚  (AXI4 Agt) â”‚        â”‚  (APB Agt)  â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚         â”‚                        â”‚                       â”‚        â”‚
â”‚         â”‚   AXI4 Master IF       â”‚   AXI4 Master IF     â”‚ APB IF â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚        â”‚
â”‚                      â”‚                                  â”‚        â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”                         â”‚        â”‚
â”‚              â”‚                â”‚                         â”‚        â”‚
â”‚              â”‚  AXI4 Crossbar â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚              â”‚  (DUT + Agt)   â”‚    AXI-APB Bridge                â”‚
â”‚              â”‚                â”‚    (Protocol Converter)           â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                  â”‚
â”‚                      â”‚                                           â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚
â”‚        â”‚             â”‚             â”‚                            â”‚
â”‚    â”Œâ”€â”€â”€â–¼â”€â”€â”      â”Œâ”€â”€â”€â–¼â”€â”€â”      â”Œâ”€â”€â–¼â”€â”€â”€â”                        â”‚
â”‚    â”‚ SRAM â”‚      â”‚ GPIO â”‚      â”‚Timer â”‚                        â”‚
â”‚    â”‚Slave â”‚      â”‚Slave â”‚      â”‚Slave â”‚                        â”‚
â”‚    â”‚(AXI4)â”‚      â”‚(AXI4)â”‚      â”‚(APB) â”‚                        â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚     Agent         Agent          Agent                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“Š å¤æ‚åº¦ç­‰çº§å¯¹æ¯”

| ç‰¹æ€§ | å•Agent | å¤šæ¨¡å—ç‹¬ç«‹ | **æœ¬ç¤ºä¾‹ï¼ˆæ€»çº¿+æ¡¥æ¥ï¼‰** |
|------|---------|-----------|----------------------|
| **Agentæ•°é‡** | 1 | 3 | **7ä¸ª** |
| **æ‹“æ‰‘å¤æ‚åº¦** | å•ç‚¹ | å¹¶è¡Œ | **å±‚æ¬¡åŒ–ç½‘ç»œ** |
| **Masteræ•°** | 1 | 0 | **3ä¸ª** (CPU+DMA+Debug) |
| **Slaveæ•°** | 1 | 3 | **3ä¸ª** (SRAM+GPIO+Timer) |
| **æ€»çº¿ä»²è£** | âŒ | âŒ | **âœ… Round-Robin/Priority** |
| **åè®®è½¬æ¢** | âŒ | âŒ | **âœ… AXI4â†”APB Bridge** |
| **è·¨åè®®éªŒè¯** | âŒ | âŒ | **âœ… AXI4 + APB** |
| **åœ°å€æ˜ å°„** | å•åœ°å€ç©ºé—´ | ç‹¬ç«‹ç©ºé—´ | **ç»Ÿä¸€åœ°å€ç©ºé—´** |
| **å¹¶å‘äº‹åŠ¡** | ä¸²è¡Œ | ç‹¬ç«‹ | **çœŸæ­£å¹¶å‘+ä»²è£** |

## ğŸš€ UVMç¯å¢ƒæ¶æ„ï¼ˆ7ä¸ªAgentï¼‰

### Masterä¾§ (3ä¸ªActive Agent)
```systemverilog
1. CPU Master Agent (AXI4)
   - Driver: å‘èµ·è¯»å†™äº‹åŠ¡
   - Monitor: ç›‘æ§CPUä¾§æ€»çº¿
   - Sequencer: ç®¡ç†CPUæµ‹è¯•åºåˆ—
   
2. DMA Master Agent (AXI4)
   - Driver: æ‰¹é‡ä¼ è¾“æ§åˆ¶
   - Monitor: ç›‘æ§DMAäº‹åŠ¡
   - Sequencer: DMAä¼ è¾“åºåˆ—
   
3. Debug Master Agent (APB)
   - Driver: è°ƒè¯•è®¿é—®
   - Monitor: ç›‘æ§è°ƒè¯•æ€»çº¿
   - Sequencer: è°ƒè¯•æµ‹è¯•åºåˆ—
```

### Bridge (åè®®è½¬æ¢ + Monitor)
```systemverilog
4. AXI4-APB Bridge Monitor
   - ç›‘æ§AXI4ä¾§æ¥å£
   - ç›‘æ§APBä¾§æ¥å£
   - éªŒè¯åè®®è½¬æ¢æ­£ç¡®æ€§
   - æ£€æŸ¥æ—¶åºå¯¹é½
```

### Slaveä¾§ (3ä¸ªPassive Agent)
```systemverilog
5. SRAM Slave Agent (AXI4)
   - Monitor: ç›‘æ§SRAMè®¿é—®
   - Responder: æ¨¡æ‹Ÿå†…å­˜å“åº”
   
6. GPIO Slave Agent (AXI4)
   - Monitor: ç›‘æ§GPIOå¯„å­˜å™¨è®¿é—®
   - Responder: GPIOå“åº”æ¨¡å‹
   
7. Timer Slave Agent (APB - è·¨åè®®)
   - Monitor: ç›‘æ§Timerå¯„å­˜å™¨
   - Responder: Timerå“åº”ï¼ˆé€šè¿‡Bridgeï¼‰
```

### Fabric (æ€»çº¿äº’è” + Scoreboard)
```systemverilog
8. Bus Fabric Scoreboard
   - è·Ÿè¸ªæ‰€æœ‰Masteräº‹åŠ¡
   - éªŒè¯ä»²è£é€»è¾‘
   - æ£€æŸ¥Outstandingäº‹åŠ¡
   - åœ°å€è§£ç éªŒè¯
```

## ğŸ¯ å…³é”®éªŒè¯åœºæ™¯

### 1ï¸âƒ£ å¤šMasterå¹¶å‘è®¿é—®
```systemverilog
// CPUå’ŒDMAåŒæ—¶è®¿é—®ä¸åŒSlave
fork
  cpu_master.write(SRAM_ADDR, data);    // CPU â†’ SRAM
  dma_master.burst_read(GPIO_ADDR);     // DMA â†’ GPIO
join
```

### 2ï¸âƒ£ æ€»çº¿ä»²è£æµ‹è¯•
```systemverilog
// 3ä¸ªMasterç«äº‰åŒä¸€ä¸ªSlave
fork
  cpu_master.write(SRAM_ADDR);
  dma_master.write(SRAM_ADDR);
  debug_master.read(SRAM_ADDR);  // APBé€šè¿‡Bridge
join
// éªŒè¯: Round-Robinä»²è£é¡ºåº
```

### 3ï¸âƒ£ åè®®è½¬æ¢éªŒè¯
```systemverilog
// AXI4 Masterè®¿é—®APB Slave (Timer)
cpu_master.write(TIMER_ADDR, 32'h1234);
// Bridgeè‡ªåŠ¨è½¬æ¢:
//   AXI4 AWVALID/WVALID â†’ APB PSEL/PENABLE
// ScoreboardéªŒè¯:
//   - åœ°å€æ­£ç¡®è½¬æ¢
//   - æ•°æ®å®Œæ•´æ€§
//   - æ—¶åºç¬¦åˆAPBè§„èŒƒ
```

### 4ï¸âƒ£ Outstandingäº‹åŠ¡ç®¡ç†
```systemverilog
// AXI4æ”¯æŒOutstandingï¼ŒAPBä¸æ”¯æŒ
fork
  cpu_master.write_outstanding(SRAM_ADDR, id=0);
  cpu_master.write_outstanding(GPIO_ADDR, id=1);
  cpu_master.read_outstanding(SRAM_ADDR, id=2);
join_none
// Bridgeéœ€è¦ï¼š
//   - ç¼“å­˜AXI4äº‹åŠ¡
//   - ä¸²è¡ŒåŒ–APBè®¿é—®
//   - æ­£ç¡®è¿”å›å“åº”
```

### 5ï¸âƒ£ åœ°å€æ˜ å°„ä¸è§£ç 
```systemverilog
// ç»Ÿä¸€åœ°å€ç©ºé—´:
//   0x0000_0000 - 0x0FFF_FFFF : SRAM (AXI4)
//   0x1000_0000 - 0x1FFF_FFFF : GPIO (AXI4)
//   0x2000_0000 - 0x2FFF_FFFF : Timer (APB, via Bridge)

// Crossbarè‡ªåŠ¨è·¯ç”±
cpu_master.write(32'h0000_1000);  // â†’ SRAM Slave
dma_master.read(32'h1000_2000);   // â†’ GPIO Slave
debug_master.write(32'h2000_3000); // â†’ Bridge â†’ Timer
```

### 6ï¸âƒ£ æ­»é”æ£€æµ‹
```systemverilog
// æµ‹è¯•åœºæ™¯: Masterç­‰å¾…Slaveå“åº”
//           ä½†Slaveè¢«å¦ä¸€ä¸ªMasterå ç”¨
// Scoreboardæ£€æµ‹:
//   - Timeoutæœºåˆ¶
//   - ä¼˜å…ˆçº§åè½¬
//   - å¾ªç¯ç­‰å¾…
```

## ğŸ“ ç›®å½•ç»“æ„

```
04_bus_fabric_bridge/
â”œâ”€â”€ README.md                           # æœ¬æ–‡ä»¶
â”œâ”€â”€ system_architecture.svg             # æ¶æ„å›¾
â”‚
â”œâ”€â”€ rtl/                                # RTLè®¾è®¡
â”‚   â”œâ”€â”€ axi4_crossbar.v                # AXI4æ€»çº¿äº’è”
â”‚   â”œâ”€â”€ axi2apb_bridge.v               # åè®®è½¬æ¢æ¡¥
â”‚   â”œâ”€â”€ sram_slave.v                   # SRAMä»è®¾å¤‡
â”‚   â”œâ”€â”€ gpio_slave.v                   # GPIOä»è®¾å¤‡
â”‚   â””â”€â”€ timer_slave_apb.v              # Timerä»è®¾å¤‡(APB)
â”‚
â”œâ”€â”€ uvm_env/                            # UVMéªŒè¯ç¯å¢ƒ
â”‚   â”‚
â”‚   â”œâ”€â”€ master_agents/                  # Masterä¾§Agent
â”‚   â”‚   â”œâ”€â”€ cpu_axi4_agent/
â”‚   â”‚   â”‚   â”œâ”€â”€ cpu_axi4_driver.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ cpu_axi4_monitor.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ cpu_axi4_sequencer.sv
â”‚   â”‚   â”‚   â””â”€â”€ ...
â”‚   â”‚   â”œâ”€â”€ dma_axi4_agent/
â”‚   â”‚   â”‚   â””â”€â”€ ...
â”‚   â”‚   â””â”€â”€ debug_apb_agent/
â”‚   â”‚       â””â”€â”€ ...
â”‚   â”‚
â”‚   â”œâ”€â”€ slave_agents/                   # Slaveä¾§Agent
â”‚   â”‚   â”œâ”€â”€ sram_axi4_agent/
â”‚   â”‚   â”œâ”€â”€ gpio_axi4_agent/
â”‚   â”‚   â””â”€â”€ timer_apb_agent/
â”‚   â”‚
â”‚   â”œâ”€â”€ bridge_monitor/                 # æ¡¥æ¥ç›‘æ§
â”‚   â”‚   â”œâ”€â”€ axi2apb_bridge_monitor.sv
â”‚   â”‚   â””â”€â”€ protocol_checker.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ fabric_components/              # æ€»çº¿ç»„ä»¶
â”‚   â”‚   â”œâ”€â”€ bus_fabric_scoreboard.sv   # æ€»çº¿è®°åˆ†æ¿
â”‚   â”‚   â”œâ”€â”€ address_decoder.sv         # åœ°å€è§£ç å™¨
â”‚   â”‚   â””â”€â”€ arbiter_model.sv           # ä»²è£å™¨æ¨¡å‹
â”‚   â”‚
â”‚   â”œâ”€â”€ system_env.sv                   # ç³»ç»Ÿçº§Environment
â”‚   â””â”€â”€ system_tests/                   # ç³»ç»Ÿæµ‹è¯•
â”‚       â”œâ”€â”€ concurrent_access_test.sv
â”‚       â”œâ”€â”€ arbiter_priority_test.sv
â”‚       â”œâ”€â”€ bridge_protocol_test.sv
â”‚       â”œâ”€â”€ outstanding_test.sv
â”‚       â””â”€â”€ deadlock_test.sv
â”‚
â”œâ”€â”€ sequences/                          # æµ‹è¯•åºåˆ—
â”‚   â”œâ”€â”€ concurrent_masters_seq.sv
â”‚   â”œâ”€â”€ stress_arbiter_seq.sv
â”‚   â””â”€â”€ bridge_corner_case_seq.sv
â”‚
â””â”€â”€ reports/
    â”œâ”€â”€ topology_coverage.html         # æ‹“æ‰‘è¦†ç›–ç‡
    â”œâ”€â”€ protocol_compliance.html       # åè®®ä¸€è‡´æ€§
    â””â”€â”€ system_performance.html        # æ€§èƒ½åˆ†æ
```

## ğŸ“Š ç”Ÿæˆç»Ÿè®¡

```
RTLä»£ç :       2,500+ è¡Œ
  - Crossbar:    1,200 è¡Œ
  - Bridge:        800 è¡Œ
  - Slaves:        500 è¡Œ

UVMä»£ç :      15,000+ è¡Œ (AutoUVMç”Ÿæˆ)
  - Agents:      7,000 è¡Œ (7ä¸ªAgent)
  - Scoreboard:  2,000 è¡Œ
  - Tests:       3,000 è¡Œ
  - Sequences:   2,000 è¡Œ
  - Checkers:    1,000 è¡Œ

ç”Ÿæˆæ—¶é—´:     30 åˆ†é’Ÿ
  - Agentç”Ÿæˆ:    15 åˆ†é’Ÿ
  - æ‹“æ‰‘è¿æ¥:     10 åˆ†é’Ÿ
  - æµ‹è¯•ç”Ÿæˆ:      5 åˆ†é’Ÿ

è¦†ç›–ç‡:       85%+ (ç³»ç»Ÿçº§)
  - ä»£ç è¦†ç›–:    88%
  - åŠŸèƒ½è¦†ç›–:    85%
  - åè®®è¦†ç›–:    90%
  - æ‹“æ‰‘è¦†ç›–:    82%
```

## ğŸ“ æŠ€æœ¯äº®ç‚¹

### 1. å±‚æ¬¡åŒ–UVMæ¶æ„
```systemverilog
class system_env extends uvm_env;
  // Masterç¯å¢ƒ
  cpu_axi4_agent    cpu_agt;
  dma_axi4_agent    dma_agt;
  debug_apb_agent   dbg_agt;
  
  // Slaveç¯å¢ƒ
  sram_slave_agent  sram_agt;
  gpio_slave_agent  gpio_agt;
  timer_slave_agent timer_agt;
  
  // äº’è”ç»„ä»¶
  bridge_monitor    bridge_mon;
  fabric_scoreboard fabric_sb;
  
  // è‡ªåŠ¨è¿æ¥TLMç«¯å£
  function void connect_phase(uvm_phase phase);
    cpu_agt.ap.connect(fabric_sb.cpu_fifo.analysis_export);
    dma_agt.ap.connect(fabric_sb.dma_fifo.analysis_export);
    ...
  endfunction
endclass
```

### 2. åè®®è½¬æ¢éªŒè¯
```systemverilog
class bridge_monitor extends uvm_monitor;
  axi4_transaction axi_trans;
  apb_transaction  apb_trans;
  
  task run_phase(uvm_phase phase);
    fork
      monitor_axi4_side();   // ç›‘æ§AXI4æ¥å£
      monitor_apb_side();    // ç›‘æ§APBæ¥å£
      compare_transactions(); // å¯¹æ¯”è½¬æ¢æ­£ç¡®æ€§
    join
  endtask
  
  task compare_transactions();
    // éªŒè¯: AXI4.addr == APB.addr
    // éªŒè¯: AXI4.data == APB.data
    // éªŒè¯: æ—¶åºç¬¦åˆAPBè§„èŒƒ
  endtask
endclass
```

### 3. æ€»çº¿ä»²è£éªŒè¯
```systemverilog
class fabric_scoreboard extends uvm_scoreboard;
  // è·Ÿè¸ªæ‰€æœ‰Masterè¯·æ±‚
  queue<axi4_transaction> pending_cpu[$];
  queue<axi4_transaction> pending_dma[$];
  queue<apb_transaction>  pending_dbg[$];
  
  // éªŒè¯ä»²è£è§„åˆ™
  function void check_arbitration();
    // Round-Robin: CPU â†’ DMA â†’ Debug
    // Priority: DMA(High) > CPU(Medium) > Debug(Low)
    // Fairness: æœ€å¤§ç­‰å¾…æ—¶é—´é™åˆ¶
  endfunction
endclass
```

## ğŸ”„ ä¸ä¼ ç»ŸéªŒè¯å¯¹æ¯”

### æ‰‹å†™è¿™ä¸ªç¯å¢ƒéœ€è¦ï¼š

| ä»»åŠ¡ | å·¥ä½œé‡ | AutoUVM | èŠ‚çœ |
|------|--------|---------|------|
| 7ä¸ªAgentå¼€å‘ | 6-8å‘¨ | è‡ªåŠ¨ç”Ÿæˆ | **95%** |
| æ€»çº¿Scoreboard | 2-3å‘¨ | è‡ªåŠ¨ç”Ÿæˆ | **90%** |
| åè®®Bridgeç›‘æ§ | 2å‘¨ | è‡ªåŠ¨ç”Ÿæˆ | **85%** |
| æ‹“æ‰‘è¿æ¥ | 1-2å‘¨ | è‡ªåŠ¨é…ç½® | **90%** |
| åœ°å€æ˜ å°„ | 1å‘¨ | è‡ªåŠ¨å¤„ç† | **100%** |
| æµ‹è¯•ç”¨ä¾‹ | 2-3å‘¨ | è‡ªåŠ¨ç”Ÿæˆ | **80%** |
| è°ƒè¯•é›†æˆ | 2-4å‘¨ | < 1å¤© | **98%** |
| **æ€»è®¡** | **16-23å‘¨ (4-6ä¸ªæœˆ)** | **< 2å‘¨** | **92%** |

## ğŸ¯ è¿™ä¸ªç¤ºä¾‹è¯æ˜äº†ä»€ä¹ˆï¼Ÿ

### âœ… ä¸æ˜¯ç®€å•å¤–è®¾å·¥å…·
- æ”¯æŒå¤æ‚æ€»çº¿äº’è”ï¼ˆCrossbar/Fabricï¼‰
- æ”¯æŒåè®®è½¬æ¢æ¡¥æ¥ï¼ˆAXI â†” APBï¼‰
- æ”¯æŒå¤šMaster-å¤šSlaveæ‹“æ‰‘

### âœ… çœŸæ­£çš„ä¼ä¸šçº§éªŒè¯
- 7ä¸ªAgentååŒå·¥ä½œ
- å±‚æ¬¡åŒ–UVMæ¶æ„
- ç³»ç»Ÿçº§ä»²è£å’Œä¼˜å…ˆçº§
- åè®®ä¸€è‡´æ€§éªŒè¯

### âœ… å¯æ‰©å±•åˆ°æ›´å¤§è§„æ¨¡
- æ”¯æŒ10+ Agentçš„å¤æ‚SoC
- æ”¯æŒå¤šå±‚æ¬¡æ€»çº¿ï¼ˆL1/L2/L3ï¼‰
- æ”¯æŒå¼‚æ„åè®®ï¼ˆAXI/AHB/APB/CHIæ··åˆï¼‰
- æ”¯æŒç‰‡ä¸Šç½‘ç»œï¼ˆNoCï¼‰éªŒè¯

## ğŸ“ è”ç³»æ–¹å¼

- **Email**: honjun@tju.edu.cn
- **ç”µè¯**: 13237089603
- **é¡¹ç›®**: https://github.com/Honjun1102/AutoUVM

---

<p align="center">
  <strong>ğŸš€ è¿™æ‰æ˜¯çœŸæ­£çš„å¤æ‚æ‹“æ‰‘éªŒè¯èƒ½åŠ› ğŸš€</strong><br/>
  <em>å¤šMasterÂ·å¤šSlaveÂ·æ€»çº¿äº’è”Â·åè®®æ¡¥æ¥Â·ä¼ä¸šçº§éªŒè¯</em>
</p>
