/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [17:0] _02_;
  wire [10:0] _03_;
  wire [10:0] _04_;
  wire [7:0] _05_;
  wire [23:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_35z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_23z ? celloutsig_0_3z[17] : celloutsig_0_5z;
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_16z = ~(celloutsig_0_2z & celloutsig_0_13z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[164]);
  assign celloutsig_0_11z = ~(celloutsig_0_5z | celloutsig_0_4z);
  assign celloutsig_0_0z = ~((in_data[47] | in_data[1]) & (in_data[29] | in_data[81]));
  assign celloutsig_1_17z = ~((celloutsig_1_0z | celloutsig_1_11z[1]) & (celloutsig_1_7z | celloutsig_1_16z[0]));
  assign celloutsig_1_19z = ~((celloutsig_1_10z[1] | in_data[148]) & (celloutsig_1_17z | celloutsig_1_7z));
  assign celloutsig_1_8z = ~(celloutsig_1_2z ^ celloutsig_1_7z);
  assign celloutsig_0_35z = { _01_[8:2], celloutsig_0_15z, celloutsig_0_29z } + celloutsig_0_3z[15:7];
  reg [8:0] _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 9'h000;
    else _17_ <= celloutsig_0_3z[8:0];
  assign _02_[11:3] = _17_;
  reg [7:0] _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 8'h00;
    else _18_ <= { celloutsig_0_9z[7:3], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _05_[7:6], _03_[10:6], _05_[0] } = _18_;
  reg [23:0] _19_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 24'h000000;
    else _19_ <= { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_19z, _02_[11:3], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z };
  assign { _06_[23:22], _04_[10:8], _00_, _04_[6:1], _01_[8:2], _06_[4:0] } = _19_;
  assign celloutsig_0_3z = { in_data[46:28], celloutsig_0_0z, celloutsig_0_2z } & in_data[45:25];
  assign celloutsig_1_9z = { celloutsig_1_1z[15:13], celloutsig_1_8z } == { celloutsig_1_4z[10:8], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_1z, celloutsig_0_5z } == { celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_1_7z = { celloutsig_1_1z[9:4], celloutsig_1_5z } === { celloutsig_1_1z[6:3], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_12z = { _02_[7:6], celloutsig_0_8z, celloutsig_0_6z } === { in_data[87:85], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_3z[20:3], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } === { in_data[95:82], celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[84:80] === { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_48z = celloutsig_0_35z[3:1] >= in_data[3:1];
  assign celloutsig_1_5z = celloutsig_1_1z[14:0] >= { celloutsig_1_1z[13:2], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_9z[2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } >= { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[154:150] > in_data[128:124];
  assign celloutsig_1_13z = { celloutsig_1_3z[0], celloutsig_1_10z, celloutsig_1_2z } > celloutsig_1_11z;
  assign celloutsig_0_8z = { celloutsig_0_3z[10:2], celloutsig_0_4z } > { celloutsig_0_4z, _02_[11:3] };
  assign celloutsig_0_23z = { _02_[8:5], _02_[11:3], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_21z } > { celloutsig_0_3z[18:0], celloutsig_0_20z };
  assign celloutsig_0_5z = ! { celloutsig_0_3z[13], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_60z = ! { celloutsig_0_21z[2], celloutsig_0_51z };
  assign celloutsig_1_18z = ! { celloutsig_1_11z[5], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_10z = ! { _02_[6], celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_3z[16:5] || in_data[46:35];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[189], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[112:110], celloutsig_1_9z } % { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[47:43], celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[14:13], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[190:175] * in_data[147:132];
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_19z } * celloutsig_0_14z[2:0];
  assign celloutsig_0_22z = { _03_[6], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_10z } * { _03_[9:6], celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_22z[6:1], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_21z } * { celloutsig_0_9z[7:6], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_9z = ~ { _02_[9:3], celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[121:109] | in_data[148:136];
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_1z[14:3] };
  assign celloutsig_0_1z = & { in_data[48:45], celloutsig_0_0z };
  assign celloutsig_0_20z = & _02_[10:8];
  assign celloutsig_0_45z = | _03_[9:6];
  assign celloutsig_0_6z = | { celloutsig_0_2z, in_data[94:87] };
  assign celloutsig_1_12z = | { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z[13:4], celloutsig_1_0z };
  assign celloutsig_0_51z = _03_[10:8] << { celloutsig_0_28z[11], celloutsig_0_48z, celloutsig_0_45z };
  assign celloutsig_1_11z = { celloutsig_1_10z[2:0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z } << { in_data[126:123], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_1z << { celloutsig_1_11z[3:0], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_61z = ~((celloutsig_0_29z & celloutsig_0_15z) | celloutsig_0_13z);
  assign _01_[1:0] = { celloutsig_0_15z, celloutsig_0_29z };
  assign { _02_[16:12], _02_[2:0] } = { celloutsig_0_15z, celloutsig_0_45z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_10z };
  assign _03_[5:0] = { celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_19z };
  assign _04_[7] = _00_;
  assign _05_[5:1] = _03_[10:6];
  assign _06_[21:5] = { _04_[10:8], _00_, _04_[6:1], _01_[8:2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
