# RISC-V-WORKSHOP-
This workshop is conducted by VSD (VLSI System design) in collaboration with REDWOOD EDA 
In this workshop a fully functional we will be Building a RISC-V Core using TL-Verilog.
Table of contents 
Day 1: Introduction to RISC-V ISA and GNU compiler toolchain
Day 2: Introduction to ABI and basic verification flow
Day 3: Digital Logic with TL-Verilog and Makerchip
Day 4: Basic RISC-V CPU micro-architecture and Implementation
Day 5: Complete Pipelined RISC-V CPU micro-architecture
