

================================================================
== Vitis HLS Report for 'filter_kernel'
================================================================
* Date:           Wed Feb 26 23:19:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip     |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |- process_rows                        |        ?|        ?|         ?|          -|          -|              ?|        no|
        | + process_cols                       |        ?|        ?|         ?|          -|          -|              ?|        no|
        |  ++ VITIS_LOOP_89_5_VITIS_LOOP_90_6  |        ?|        ?|         ?|          -|          -|              6|        no|
        |   +++ VITIS_LOOP_91_7                |        ?|        ?|         1|          -|          -|              ?|        no|
        |  ++ read_line                        |        ?|        ?|        13|          -|          -|  1 ~ 268435456|        no|
        |  ++ VITIS_LOOP_135_12                |        ?|        ?|         ?|          -|          -|              3|        no|
        |   +++ VITIS_LOOP_136_13              |        ?|        ?|         1|          -|          -|              ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 10 
9 --> 9 8 
10 --> 11 
11 --> 12 24 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 11 
24 --> 25 
25 --> 27 26 
26 --> 26 25 
27 --> 28 
28 --> 29 
29 --> 30 69 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 44 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 68 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 7 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 83 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 68 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 68 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 107 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [filter_kernel.cpp:85]   --->   Operation 108 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%window_6_0125 = alloca i32 1"   --->   Operation 109 'alloca' 'window_6_0125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%window_7_0126 = alloca i32 1"   --->   Operation 110 'alloca' 'window_7_0126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%window_8_0127 = alloca i32 1"   --->   Operation 111 'alloca' 'window_8_0127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%window_15_0128 = alloca i32 1"   --->   Operation 112 'alloca' 'window_15_0128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%window_16_0129 = alloca i32 1"   --->   Operation 113 'alloca' 'window_16_0129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%window_17_0130 = alloca i32 1"   --->   Operation 114 'alloca' 'window_17_0130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%window_24_0131 = alloca i32 1"   --->   Operation 115 'alloca' 'window_24_0131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%window_25_0132 = alloca i32 1"   --->   Operation 116 'alloca' 'window_25_0132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%window_26_0133 = alloca i32 1"   --->   Operation 117 'alloca' 'window_26_0133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels"   --->   Operation 118 'read' 'channels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height"   --->   Operation 119 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width"   --->   Operation 120 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%filter_divisor_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %filter_divisor"   --->   Operation 121 'read' 'filter_divisor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%output_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_image"   --->   Operation 122 'read' 'output_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%input_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_image"   --->   Operation 123 'read' 'input_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%empty = trunc i32 %channels_read"   --->   Operation 124 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %width_read"   --->   Operation 125 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1_loc = alloca i64 1"   --->   Operation 126 'alloca' 'next_output_axie4_data_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%output_axie4_data_2_loc = alloca i64 1"   --->   Operation 127 'alloca' 'output_axie4_data_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%next_axie4_data_1_loc = alloca i64 1"   --->   Operation 128 'alloca' 'next_axie4_data_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%axie4_data_3_loc = alloca i64 1"   --->   Operation 129 'alloca' 'axie4_data_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%output_pixel_loc = alloca i64 1"   --->   Operation 130 'alloca' 'output_pixel_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%output_pixel_1_loc = alloca i64 1"   --->   Operation 131 'alloca' 'output_pixel_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%output_pixel_2_loc = alloca i64 1"   --->   Operation 132 'alloca' 'output_pixel_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%window_37_loc = alloca i64 1"   --->   Operation 133 'alloca' 'window_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%window_38_loc = alloca i64 1"   --->   Operation 134 'alloca' 'window_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%window_39_loc = alloca i64 1"   --->   Operation 135 'alloca' 'window_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_014216_loc = alloca i64 1"   --->   Operation 136 'alloca' 'mux_case_014216_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_116225_loc = alloca i64 1"   --->   Operation 137 'alloca' 'mux_case_116225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_218234_loc = alloca i64 1"   --->   Operation 138 'alloca' 'mux_case_218234_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_032243_loc = alloca i64 1"   --->   Operation 139 'alloca' 'mux_case_032243_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_134252_loc = alloca i64 1"   --->   Operation 140 'alloca' 'mux_case_134252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_236261_loc = alloca i64 1"   --->   Operation 141 'alloca' 'mux_case_236261_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_097270_loc = alloca i64 1"   --->   Operation 142 'alloca' 'mux_case_097270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_199279_loc = alloca i64 1"   --->   Operation 143 'alloca' 'mux_case_199279_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_2101288_loc = alloca i64 1"   --->   Operation 144 'alloca' 'mux_case_2101288_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%line_buffer = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 145 'alloca' 'line_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 146 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%line_buffer_2 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 147 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%line_buffer_3 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 148 'alloca' 'line_buffer_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%line_buffer_4 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 149 'alloca' 'line_buffer_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%line_buffer_5 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 150 'alloca' 'line_buffer_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%line_buffer_6 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 151 'alloca' 'line_buffer_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%line_buffer_7 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 152 'alloca' 'line_buffer_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%line_buffer_8 = alloca i64 1" [filter_kernel.cpp:64]   --->   Operation 153 'alloca' 'line_buffer_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%window = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 154 'alloca' 'window' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%window_1 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 155 'alloca' 'window_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%window_2 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 156 'alloca' 'window_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%window_3 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 157 'alloca' 'window_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%window_4 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 158 'alloca' 'window_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%window_5 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 159 'alloca' 'window_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%window_6 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 160 'alloca' 'window_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%window_7 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 161 'alloca' 'window_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%window_8 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 162 'alloca' 'window_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%window_9 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 163 'alloca' 'window_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%window_10 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 164 'alloca' 'window_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%window_11 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 165 'alloca' 'window_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%window_12 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 166 'alloca' 'window_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%window_13 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 167 'alloca' 'window_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%window_14 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 168 'alloca' 'window_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%window_15 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 169 'alloca' 'window_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%window_16 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 170 'alloca' 'window_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%window_17 = alloca i64 1" [filter_kernel.cpp:70]   --->   Operation 171 'alloca' 'window_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.91ns)   --->   "%cmp2538 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 172 'icmp' 'cmp2538' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.91ns)   --->   "%empty_50 = icmp_sgt  i32 %width_read, i32 0"   --->   Operation 173 'icmp' 'empty_50' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.62ns)   --->   "%smax26 = select i1 %cmp2538, i31 %empty, i31 0"   --->   Operation 174 'select' 'smax26' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.14ns)   --->   "%store_ln85 = store i31 0, i31 %row" [filter_kernel.cpp:85]   --->   Operation 175 'store' 'store_ln85' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 176 [1/1] (1.14ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>

State 2 <SV = 1> <Delay = 6.63>
ST_2 : Operation 177 [1/1] (0.62ns)   --->   "%smax = select i1 %empty_50, i31 %empty_49, i31 0"   --->   Operation 177 'select' 'smax' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %smax" [filter_kernel.cpp:58]   --->   Operation 178 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i31 %smax26" [filter_kernel.cpp:58]   --->   Operation 179 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (6.01ns)   --->   "%mul_ln58 = mul i62 %zext_ln58, i62 %zext_ln58_2" [filter_kernel.cpp:58]   --->   Operation 180 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_48_1, i32 %filter, i32 %mux_case_2101288_loc, i32 %mux_case_199279_loc, i32 %mux_case_097270_loc, i32 %mux_case_236261_loc, i32 %mux_case_134252_loc, i32 %mux_case_032243_loc, i32 %mux_case_218234_loc, i32 %mux_case_116225_loc, i32 %mux_case_014216_loc"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i62 %mul_ln58" [filter_kernel.cpp:58]   --->   Operation 182 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln58, i2 0" [filter_kernel.cpp:58]   --->   Operation 183 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.64ns)   --->   "%sub_ln58 = sub i64 %p_shl, i64 %zext_ln58_3" [filter_kernel.cpp:58]   --->   Operation 184 'sub' 'sub_ln58' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %channels_read, i64 %sub_ln58, i62 %mul_ln58, i1 %cmp2538, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8" [filter_kernel.cpp:58]   --->   Operation 185 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 186 [1/2] (3.43ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_48_1, i32 %filter, i32 %mux_case_2101288_loc, i32 %mux_case_199279_loc, i32 %mux_case_097270_loc, i32 %mux_case_236261_loc, i32 %mux_case_134252_loc, i32 %mux_case_032243_loc, i32 %mux_case_218234_loc, i32 %mux_case_116225_loc, i32 %mux_case_014216_loc"   --->   Operation 186 'call' 'call_ln0' <Predicate = true> <Delay = 3.43> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4, i32 %channels_read, i64 %sub_ln58, i62 %mul_ln58, i1 %cmp2538, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8" [filter_kernel.cpp:58]   --->   Operation 187 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [filter_kernel.cpp:9]   --->   Operation 188 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_30, void @empty_27, void @empty_26, i32 8, i32 8, i32 256, i32 256, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_28, void @empty_27, void @empty_26, i32 8, i32 8, i32 256, i32 256, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_image, void @empty_2, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty, void @empty_3, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_image, void @empty_2, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_6, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %filter, i64 666, i64 207, i64 1"   --->   Operation 199 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_divisor"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_divisor, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_divisor, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_29, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_2, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_4, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_2101288_loc_load = load i32 %mux_case_2101288_loc"   --->   Operation 214 'load' 'mux_case_2101288_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_199279_loc_load = load i32 %mux_case_199279_loc"   --->   Operation 215 'load' 'mux_case_199279_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_097270_loc_load = load i32 %mux_case_097270_loc"   --->   Operation 216 'load' 'mux_case_097270_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_236261_loc_load = load i32 %mux_case_236261_loc"   --->   Operation 217 'load' 'mux_case_236261_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_134252_loc_load = load i32 %mux_case_134252_loc"   --->   Operation 218 'load' 'mux_case_134252_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_032243_loc_load = load i32 %mux_case_032243_loc"   --->   Operation 219 'load' 'mux_case_032243_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_218234_loc_load = load i32 %mux_case_218234_loc"   --->   Operation 220 'load' 'mux_case_218234_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_116225_loc_load = load i32 %mux_case_116225_loc"   --->   Operation 221 'load' 'mux_case_116225_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_014216_loc_load = load i32 %mux_case_014216_loc"   --->   Operation 222 'load' 'mux_case_014216_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i32 %channels_read" [filter_kernel.cpp:75]   --->   Operation 223 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i32 %width_read" [filter_kernel.cpp:75]   --->   Operation 224 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i31 %smax26" [filter_kernel.cpp:58]   --->   Operation 225 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.91ns)   --->   "%sub = add i32 %height_read, i32 4294967295"   --->   Operation 226 'add' 'sub' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (1.91ns)   --->   "%sub192 = add i32 %width_read, i32 4294967295"   --->   Operation 227 'add' 'sub192' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (1.91ns)   --->   "%sub_ln85 = sub i32 0, i32 %channels_read" [filter_kernel.cpp:85]   --->   Operation 228 'sub' 'sub_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %sub_ln85" [filter_kernel.cpp:85]   --->   Operation 229 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (1.91ns)   --->   "%sub_ln85_1 = sub i33 0, i33 %sext_ln75" [filter_kernel.cpp:85]   --->   Operation 230 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i33 %sub_ln85_1" [filter_kernel.cpp:85]   --->   Operation 231 'trunc' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %channels_read, i4 0" [filter_kernel.cpp:85]   --->   Operation 232 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i36 %shl_ln" [filter_kernel.cpp:85]   --->   Operation 233 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i36 %shl_ln" [filter_kernel.cpp:85]   --->   Operation 234 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.71ns)   --->   "%xor_ln85 = xor i32 %channels_read, i32 4294967295" [filter_kernel.cpp:85]   --->   Operation 235 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.65ns)   --->   "%select_ln85 = select i1 %cmp2538, i32 %xor_ln85, i32 4294967295" [filter_kernel.cpp:85]   --->   Operation 236 'select' 'select_ln85' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i32 %select_ln85" [filter_kernel.cpp:85]   --->   Operation 237 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%width_cast58 = zext i32 %width_read"   --->   Operation 238 'zext' 'width_cast58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (6.21ns)   --->   "%bound67 = mul i63 %width_cast58, i63 %zext_ln58_1" [filter_kernel.cpp:58]   --->   Operation 239 'mul' 'bound67' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %bound67, i1 0" [filter_kernel.cpp:58]   --->   Operation 240 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_2 = sub i32 4294967294, i32 %channels_read" [filter_kernel.cpp:85]   --->   Operation 241 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln85, i32 31" [filter_kernel.cpp:85]   --->   Operation 242 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.65ns)   --->   "%smax105 = select i1 %tmp_13, i32 4294967295, i32 %xor_ln85" [filter_kernel.cpp:85]   --->   Operation 243 'select' 'smax105' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%sub_ln85_3 = sub i32 %sub_ln85_2, i32 %smax105" [filter_kernel.cpp:85]   --->   Operation 244 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sub_ln85_3_cast = sext i32 %sub_ln85_3" [filter_kernel.cpp:85]   --->   Operation 245 'sext' 'sub_ln85_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln85 = br void %process_cols" [filter_kernel.cpp:85]   --->   Operation 246 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%phi_mul_load = load i32 %phi_mul" [filter_kernel.cpp:216]   --->   Operation 247 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row" [filter_kernel.cpp:85]   --->   Operation 248 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln85_1 = add i32 %phi_mul_load, i32 %width_read" [filter_kernel.cpp:85]   --->   Operation 249 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i31 %row_1" [filter_kernel.cpp:85]   --->   Operation 250 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (1.91ns)   --->   "%icmp_ln85 = icmp_slt  i32 %zext_ln85, i32 %height_read" [filter_kernel.cpp:85]   --->   Operation 251 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (1.89ns)   --->   "%add_ln85 = add i31 %row_1, i31 1" [filter_kernel.cpp:85]   --->   Operation 252 'add' 'add_ln85' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.end455.loopexit, void %process_cols.split" [filter_kernel.cpp:85]   --->   Operation 253 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [filter_kernel.cpp:85]   --->   Operation 254 'specloopname' 'specloopname_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (1.91ns)   --->   "%cmp155 = icmp_slt  i32 %zext_ln85, i32 %sub" [filter_kernel.cpp:85]   --->   Operation 255 'icmp' 'cmp155' <Predicate = (icmp_ln85)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (1.89ns)   --->   "%cmp237 = icmp_ne  i31 %row_1, i31 0" [filter_kernel.cpp:85]   --->   Operation 256 'icmp' 'cmp237' <Predicate = (icmp_ln85)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.71ns)   --->   "%and_ln155 = and i1 %cmp155, i1 %cmp237" [filter_kernel.cpp:155]   --->   Operation 257 'and' 'and_ln155' <Predicate = (icmp_ln85)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (1.14ns)   --->   "%br_ln87 = br void %VITIS_LOOP_89_5" [filter_kernel.cpp:87]   --->   Operation 258 'br' 'br_ln87' <Predicate = (icmp_ln85)> <Delay = 1.14>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [filter_kernel.cpp:250]   --->   Operation 259 'ret' 'ret_ln250' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%col = phi i31 0, void %process_cols.split, i31 %indvars_iv_next122, void %for.inc450"   --->   Operation 260 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i31 %col" [filter_kernel.cpp:87]   --->   Operation 261 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (1.91ns)   --->   "%icmp_ln87 = icmp_slt  i32 %zext_ln87_1, i32 %width_read" [filter_kernel.cpp:87]   --->   Operation 262 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (1.89ns)   --->   "%indvars_iv_next122 = add i31 %col, i31 1"   --->   Operation 263 'add' 'indvars_iv_next122' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc453.loopexit, void %VITIS_LOOP_89_5.split" [filter_kernel.cpp:87]   --->   Operation 264 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i31 %col" [filter_kernel.cpp:87]   --->   Operation 265 'zext' 'zext_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [filter_kernel.cpp:87]   --->   Operation 266 'specloopname' 'specloopname_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (1.14ns)   --->   "%br_ln89 = br void %VITIS_LOOP_91_7" [filter_kernel.cpp:89]   --->   Operation 267 'br' 'br_ln89' <Predicate = (icmp_ln87)> <Delay = 1.14>
ST_7 : Operation 268 [1/1] (1.14ns)   --->   "%store_ln85 = store i31 %add_ln85, i31 %row" [filter_kernel.cpp:85]   --->   Operation 268 'store' 'store_ln85' <Predicate = (!icmp_ln87)> <Delay = 1.14>
ST_7 : Operation 269 [1/1] (1.14ns)   --->   "%store_ln85 = store i32 %add_ln85_1, i32 %phi_mul" [filter_kernel.cpp:85]   --->   Operation 269 'store' 'store_ln85' <Predicate = (!icmp_ln87)> <Delay = 1.14>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln85 = br void %process_cols" [filter_kernel.cpp:85]   --->   Operation 270 'br' 'br_ln85' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.81>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i3 0, void %VITIS_LOOP_89_5.split, i3 %add_ln89_1, void %for.inc81.loopexit" [filter_kernel.cpp:89]   --->   Operation 271 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %VITIS_LOOP_89_5.split, i2 %select_ln89_1, void %for.inc81.loopexit" [filter_kernel.cpp:89]   --->   Operation 272 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %VITIS_LOOP_89_5.split, i2 %indvars_iv_next62, void %for.inc81.loopexit" [filter_kernel.cpp:89]   --->   Operation 273 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (1.27ns)   --->   "%icmp_ln89 = icmp_eq  i3 %indvar_flatten55, i3 6" [filter_kernel.cpp:89]   --->   Operation 274 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (1.27ns)   --->   "%add_ln89_1 = add i3 %indvar_flatten55, i3 1" [filter_kernel.cpp:89]   --->   Operation 275 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc84, void %for.end86" [filter_kernel.cpp:89]   --->   Operation 276 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i2 %j" [filter_kernel.cpp:89]   --->   Operation 277 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (1.14ns)   --->   "%add_ln89 = add i2 %i, i2 1" [filter_kernel.cpp:89]   --->   Operation 278 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_5_VITIS_LOOP_90_6_str"   --->   Operation 279 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (1.14ns)   --->   "%icmp_ln90 = icmp_eq  i2 %j, i2 2" [filter_kernel.cpp:90]   --->   Operation 281 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln90, i1 1" [filter_kernel.cpp:89]   --->   Operation 282 'xor' 'xor_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %trunc_ln89, i1 %xor_ln89" [filter_kernel.cpp:89]   --->   Operation 283 'and' 'and_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.72ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i2 %add_ln89, i2 %i" [filter_kernel.cpp:89]   --->   Operation 284 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:90]   --->   Operation 285 'specpipeline' 'specpipeline_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.72ns)   --->   "%indvars_iv_next62 = select i1 %and_ln89, i2 2, i2 1" [filter_kernel.cpp:89]   --->   Operation 286 'select' 'indvars_iv_next62' <Predicate = (!icmp_ln89)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node cond292)   --->   "%j_1_cast_not = xor i1 %trunc_ln89, i1 1" [filter_kernel.cpp:89]   --->   Operation 287 'xor' 'j_1_cast_not' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.71ns) (out node of the LUT)   --->   "%cond292 = or i1 %icmp_ln90, i1 %j_1_cast_not" [filter_kernel.cpp:90]   --->   Operation 288 'or' 'cond292' <Predicate = (!icmp_ln89)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (1.14ns)   --->   "%br_ln91 = br void %for.inc78" [filter_kernel.cpp:91]   --->   Operation 289 'br' 'br_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.14>
ST_8 : Operation 290 [1/1] (1.89ns)   --->   "%icmp_ln99 = icmp_eq  i31 %col, i31 0" [filter_kernel.cpp:99]   --->   Operation 290 'icmp' 'icmp_ln99' <Predicate = (icmp_ln89)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_119_10.lr.ph, void %for.inc116.preheader" [filter_kernel.cpp:99]   --->   Operation 291 'br' 'br_ln99' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 292 [2/2] (1.91ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, i32 %channels_read, i64 %tmp_s, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i63 %bound67, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5" [filter_kernel.cpp:58]   --->   Operation 292 'call' 'call_ln58' <Predicate = (icmp_ln89 & icmp_ln99)> <Delay = 1.91> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.36>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%k_1 = phi i2 0, void %for.inc84, i2 %add_ln91, void %arrayidx7725.exit" [filter_kernel.cpp:91]   --->   Operation 293 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %k_1" [filter_kernel.cpp:91]   --->   Operation 294 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (1.91ns)   --->   "%icmp_ln91 = icmp_slt  i32 %zext_ln91, i32 %channels_read" [filter_kernel.cpp:91]   --->   Operation 295 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (1.14ns)   --->   "%add_ln91 = add i2 %k_1, i2 1" [filter_kernel.cpp:91]   --->   Operation 296 'add' 'add_ln91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc81.loopexit, void %for.inc78.split" [filter_kernel.cpp:91]   --->   Operation 297 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%window_6_0125_load = load i8 %window_6_0125" [filter_kernel.cpp:93]   --->   Operation 298 'load' 'window_6_0125_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%window_7_0126_load = load i8 %window_7_0126" [filter_kernel.cpp:93]   --->   Operation 299 'load' 'window_7_0126_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%window_8_0127_load = load i8 %window_8_0127" [filter_kernel.cpp:93]   --->   Operation 300 'load' 'window_8_0127_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%window_15_0128_load = load i8 %window_15_0128" [filter_kernel.cpp:93]   --->   Operation 301 'load' 'window_15_0128_load' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%window_16_0129_load = load i8 %window_16_0129" [filter_kernel.cpp:93]   --->   Operation 302 'load' 'window_16_0129_load' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%window_17_0130_load = load i8 %window_17_0130" [filter_kernel.cpp:93]   --->   Operation 303 'load' 'window_17_0130_load' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%window_24_0131_load = load i8 %window_24_0131" [filter_kernel.cpp:93]   --->   Operation 304 'load' 'window_24_0131_load' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%window_25_0132_load = load i8 %window_25_0132" [filter_kernel.cpp:93]   --->   Operation 305 'load' 'window_25_0132_load' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%window_26_0133_load = load i8 %window_26_0133" [filter_kernel.cpp:93]   --->   Operation 306 'load' 'window_26_0133_load' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [filter_kernel.cpp:91]   --->   Operation 307 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%window_3_load = load i8 %window_3" [filter_kernel.cpp:93]   --->   Operation 308 'load' 'window_3_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%window_4_load = load i8 %window_4" [filter_kernel.cpp:93]   --->   Operation 309 'load' 'window_4_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%window_5_load = load i8 %window_5" [filter_kernel.cpp:93]   --->   Operation 310 'load' 'window_5_load' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (1.14ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_3_load, i2 1, i8 %window_4_load, i2 2, i8 %window_5_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 311 'sparsemux' 'tmp' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (1.14ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_6_0125_load, i2 1, i8 %window_7_0126_load, i2 2, i8 %window_8_0127_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 312 'sparsemux' 'tmp_1' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.93ns)   --->   "%select_ln93 = select i1 %and_ln89, i8 %tmp_1, i8 %tmp" [filter_kernel.cpp:93]   --->   Operation 313 'select' 'select_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%window_9_load_1 = load i8 %window_9" [filter_kernel.cpp:93]   --->   Operation 314 'load' 'window_9_load_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%window_10_load_1 = load i8 %window_10" [filter_kernel.cpp:93]   --->   Operation 315 'load' 'window_10_load_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%window_11_load_1 = load i8 %window_11" [filter_kernel.cpp:93]   --->   Operation 316 'load' 'window_11_load_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (1.14ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_9_load_1, i2 1, i8 %window_10_load_1, i2 2, i8 %window_11_load_1, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 317 'sparsemux' 'tmp_3' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (1.14ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_0128_load, i2 1, i8 %window_16_0129_load, i2 2, i8 %window_17_0130_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 318 'sparsemux' 'tmp_4' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & and_ln89)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.93ns)   --->   "%select_ln93_1 = select i1 %and_ln89, i8 %tmp_4, i8 %tmp_3" [filter_kernel.cpp:93]   --->   Operation 319 'select' 'select_ln93_1' <Predicate = (icmp_ln91 & select_ln89_1 == 1)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%window_15_load = load i8 %window_15" [filter_kernel.cpp:93]   --->   Operation 320 'load' 'window_15_load' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%window_16_load = load i8 %window_16" [filter_kernel.cpp:93]   --->   Operation 321 'load' 'window_16_load' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%window_17_load = load i8 %window_17" [filter_kernel.cpp:93]   --->   Operation 322 'load' 'window_17_load' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (1.14ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_15_load, i2 1, i8 %window_16_load, i2 2, i8 %window_17_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 323 'sparsemux' 'tmp_6' <Predicate = (icmp_ln91 & !and_ln89 & select_ln89_1 == 2)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (1.14ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %window_24_0131_load, i2 1, i8 %window_25_0132_load, i2 2, i8 %window_26_0133_load, i8 0, i2 %k_1" [filter_kernel.cpp:93]   --->   Operation 324 'sparsemux' 'tmp_7' <Predicate = (icmp_ln91 & and_ln89 & select_ln89_1 == 2)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.93ns)   --->   "%select_ln93_2 = select i1 %and_ln89, i8 %tmp_7, i8 %tmp_6" [filter_kernel.cpp:93]   --->   Operation 325 'select' 'select_ln93_2' <Predicate = (icmp_ln91 & select_ln89_1 == 2)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (1.14ns)   --->   "%window_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %select_ln93, i2 1, i8 %select_ln93_1, i2 2, i8 %select_ln93_2, i8 0, i2 %select_ln89_1" [filter_kernel.cpp:93]   --->   Operation 326 'sparsemux' 'window_18' <Predicate = (icmp_ln91)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %select_ln89_1, void %arrayidx7725.case.2, i2 0, void %arrayidx7725.case.0, i2 1, void %arrayidx7725.case.1" [filter_kernel.cpp:93]   --->   Operation 327 'switch' 'switch_ln93' <Predicate = (icmp_ln91)> <Delay = 1.14>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %cond292, void %arrayidx7725.case.1179, void %arrayidx7725.case.0178" [filter_kernel.cpp:93]   --->   Operation 328 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2189, i2 0, void %arrayidx7725.case.0187, i2 1, void %arrayidx7725.case.1188" [filter_kernel.cpp:93]   --->   Operation 329 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292)> <Delay = 1.14>
ST_9 : Operation 330 [1/1] (1.14ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_10" [filter_kernel.cpp:93]   --->   Operation 330 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 1)> <Delay = 1.14>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit186" [filter_kernel.cpp:93]   --->   Operation 331 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (1.14ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_9" [filter_kernel.cpp:93]   --->   Operation 332 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 0)> <Delay = 1.14>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit186" [filter_kernel.cpp:93]   --->   Operation 333 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (1.14ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_11" [filter_kernel.cpp:93]   --->   Operation 334 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 1.14>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit186" [filter_kernel.cpp:93]   --->   Operation 335 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit177" [filter_kernel.cpp:93]   --->   Operation 336 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & !cond292)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2184, i2 0, void %arrayidx7725.case.0182, i2 1, void %arrayidx7725.case.1183" [filter_kernel.cpp:93]   --->   Operation 337 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292)> <Delay = 1.14>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_7" [filter_kernel.cpp:93]   --->   Operation 338 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit181" [filter_kernel.cpp:93]   --->   Operation 339 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_6" [filter_kernel.cpp:93]   --->   Operation 340 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit181" [filter_kernel.cpp:93]   --->   Operation 341 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_8" [filter_kernel.cpp:93]   --->   Operation 342 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit181" [filter_kernel.cpp:93]   --->   Operation 343 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit177" [filter_kernel.cpp:93]   --->   Operation 344 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1 & cond292)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit" [filter_kernel.cpp:93]   --->   Operation 345 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 1)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %cond292, void %arrayidx7725.case.1165, void %arrayidx7725.case.0164" [filter_kernel.cpp:93]   --->   Operation 346 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2175, i2 0, void %arrayidx7725.case.0173, i2 1, void %arrayidx7725.case.1174" [filter_kernel.cpp:93]   --->   Operation 347 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292)> <Delay = 1.14>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_4" [filter_kernel.cpp:93]   --->   Operation 348 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit172" [filter_kernel.cpp:93]   --->   Operation 349 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_3" [filter_kernel.cpp:93]   --->   Operation 350 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit172" [filter_kernel.cpp:93]   --->   Operation 351 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_5" [filter_kernel.cpp:93]   --->   Operation 352 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit172" [filter_kernel.cpp:93]   --->   Operation 353 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit163" [filter_kernel.cpp:93]   --->   Operation 354 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & !cond292)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2170, i2 0, void %arrayidx7725.case.0168, i2 1, void %arrayidx7725.case.1169" [filter_kernel.cpp:93]   --->   Operation 355 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292)> <Delay = 1.14>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_1" [filter_kernel.cpp:93]   --->   Operation 356 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit167" [filter_kernel.cpp:93]   --->   Operation 357 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window" [filter_kernel.cpp:93]   --->   Operation 358 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit167" [filter_kernel.cpp:93]   --->   Operation 359 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_2" [filter_kernel.cpp:93]   --->   Operation 360 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit167" [filter_kernel.cpp:93]   --->   Operation 361 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit163" [filter_kernel.cpp:93]   --->   Operation 362 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0 & cond292)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit" [filter_kernel.cpp:93]   --->   Operation 363 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 == 0)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %cond292, void %arrayidx7725.case.1193, void %arrayidx7725.case.0192" [filter_kernel.cpp:93]   --->   Operation 364 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2203, i2 0, void %arrayidx7725.case.0201, i2 1, void %arrayidx7725.case.1202" [filter_kernel.cpp:93]   --->   Operation 365 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292)> <Delay = 1.14>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_16" [filter_kernel.cpp:93]   --->   Operation 366 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit200" [filter_kernel.cpp:93]   --->   Operation 367 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_15" [filter_kernel.cpp:93]   --->   Operation 368 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit200" [filter_kernel.cpp:93]   --->   Operation 369 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_17" [filter_kernel.cpp:93]   --->   Operation 370 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit200" [filter_kernel.cpp:93]   --->   Operation 371 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit191" [filter_kernel.cpp:93]   --->   Operation 372 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & !cond292)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (1.14ns)   --->   "%switch_ln93 = switch i2 %k_1, void %arrayidx7725.case.2198, i2 0, void %arrayidx7725.case.0196, i2 1, void %arrayidx7725.case.1197" [filter_kernel.cpp:93]   --->   Operation 373 'switch' 'switch_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292)> <Delay = 1.14>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_13" [filter_kernel.cpp:93]   --->   Operation 374 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit195" [filter_kernel.cpp:93]   --->   Operation 375 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 1)> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_12" [filter_kernel.cpp:93]   --->   Operation 376 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit195" [filter_kernel.cpp:93]   --->   Operation 377 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 == 0)> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %window_18, i8 %window_14" [filter_kernel.cpp:93]   --->   Operation 378 'store' 'store_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit195" [filter_kernel.cpp:93]   --->   Operation 379 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292 & k_1 != 0 & k_1 != 1)> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit191" [filter_kernel.cpp:93]   --->   Operation 380 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1 & cond292)> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx7725.exit" [filter_kernel.cpp:93]   --->   Operation 381 'br' 'br_ln93' <Predicate = (icmp_ln91 & select_ln89_1 != 0 & select_ln89_1 != 1)> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc78" [filter_kernel.cpp:91]   --->   Operation 382 'br' 'br_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln90 = br void %VITIS_LOOP_91_7" [filter_kernel.cpp:90]   --->   Operation 383 'br' 'br_ln90' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.14>
ST_10 : Operation 384 [1/2] (0.00ns)   --->   "%call_ln58 = call void @filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, i32 %channels_read, i64 %tmp_s, i8 %line_buffer_6, i8 %line_buffer_7, i8 %line_buffer_8, i8 %line_buffer, i8 %line_buffer_1, i8 %line_buffer_2, i63 %bound67, i8 %line_buffer_3, i8 %line_buffer_4, i8 %line_buffer_5" [filter_kernel.cpp:58]   --->   Operation 384 'call' 'call_ln58' <Predicate = (icmp_ln99)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_119_10.lr.ph"   --->   Operation 385 'br' 'br_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (1.14ns)   --->   "%br_ln114 = br void %VITIS_LOOP_119_10" [filter_kernel.cpp:114]   --->   Operation 386 'br' 'br_ln114' <Predicate = true> <Delay = 1.14>

State 11 <SV = 9> <Delay = 5.27>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%phi_ln114 = phi i32 %add_ln114_4, void %VITIS_LOOP_119_10.split, i32 0, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 387 'phi' 'phi_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%tripcount_iv = phi i32 %add_ln114_3, void %VITIS_LOOP_119_10.split, i32 16, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 388 'phi' 'tripcount_iv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%j_1 = phi i32 %add_ln114, void %VITIS_LOOP_119_10.split, i32 0, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 389 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%phi_ln114_1 = phi i63 %add_ln114_2, void %VITIS_LOOP_119_10.split, i63 0, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 390 'phi' 'phi_ln114_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%indvars_iv5 = phi i64 %add_ln114_1, void %VITIS_LOOP_119_10.split, i64 18446744073709551615, void %VITIS_LOOP_119_10.lr.ph" [filter_kernel.cpp:114]   --->   Operation 391 'phi' 'indvars_iv5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i32 %tripcount_iv" [filter_kernel.cpp:114]   --->   Operation 392 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %j_1" [filter_kernel.cpp:114]   --->   Operation 393 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (1.91ns)   --->   "%icmp_ln114_1 = icmp_slt  i33 %zext_ln114, i33 %sext_ln75_1" [filter_kernel.cpp:114]   --->   Operation 394 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_1, void %VITIS_LOOP_135_12, void %VITIS_LOOP_119_10.split" [filter_kernel.cpp:114]   --->   Operation 395 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %j_1" [filter_kernel.cpp:114]   --->   Operation 396 'trunc' 'trunc_ln114' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln114)   --->   "%trunc_ln114_1 = trunc i63 %phi_ln114_1" [filter_kernel.cpp:114]   --->   Operation 397 'trunc' 'trunc_ln114_1' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (1.91ns)   --->   "%icmp_ln114 = icmp_sgt  i33 %zext_ln114, i33 %sext_ln75_1" [filter_kernel.cpp:114]   --->   Operation 398 'icmp' 'icmp_ln114' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.62ns)   --->   "%select_ln114 = select i1 %icmp_ln114, i31 %trunc_ln114, i31 %empty_49" [filter_kernel.cpp:114]   --->   Operation 399 'select' 'select_ln114' <Predicate = (icmp_ln114_1)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i31 %select_ln114" [filter_kernel.cpp:114]   --->   Operation 400 'zext' 'zext_ln114_2' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (2.62ns)   --->   "%icmp_ln114_2 = icmp_sgt  i63 %phi_ln114_1, i63 16" [filter_kernel.cpp:114]   --->   Operation 401 'icmp' 'icmp_ln114_2' <Predicate = (icmp_ln114_1)> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node sub_ln114)   --->   "%select_ln114_1 = select i1 %icmp_ln114_2, i62 %trunc_ln114_1, i62 16" [filter_kernel.cpp:114]   --->   Operation 402 'select' 'select_ln114_1' <Predicate = (icmp_ln114_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node sub_ln114)   --->   "%zext_ln114_3 = zext i62 %select_ln114_1" [filter_kernel.cpp:114]   --->   Operation 403 'zext' 'zext_ln114_3' <Predicate = (icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (2.64ns) (out node of the LUT)   --->   "%sub_ln114 = sub i64 %indvars_iv5, i64 %zext_ln114_3" [filter_kernel.cpp:114]   --->   Operation 404 'sub' 'sub_ln114' <Predicate = (icmp_ln114_1)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (1.91ns)   --->   "%add_ln115 = add i32 %j_1, i32 %phi_mul_load" [filter_kernel.cpp:115]   --->   Operation 405 'add' 'add_ln115' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (1.91ns)   --->   "%add_ln119 = add i32 %phi_ln114, i32 %zext_ln114_2" [filter_kernel.cpp:119]   --->   Operation 406 'add' 'add_ln119' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (1.91ns)   --->   "%add_ln114 = add i32 %j_1, i32 16" [filter_kernel.cpp:114]   --->   Operation 407 'add' 'add_ln114' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (2.64ns)   --->   "%add_ln114_1 = add i64 %sext_ln85, i64 %indvars_iv5" [filter_kernel.cpp:114]   --->   Operation 408 'add' 'add_ln114_1' <Predicate = (icmp_ln114_1)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (2.62ns)   --->   "%add_ln114_2 = add i63 %sext_ln85_1, i63 %phi_ln114_1" [filter_kernel.cpp:114]   --->   Operation 409 'add' 'add_ln114_2' <Predicate = (icmp_ln114_1)> <Delay = 2.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (1.91ns)   --->   "%add_ln114_3 = add i32 %tripcount_iv, i32 4294967280" [filter_kernel.cpp:114]   --->   Operation 410 'add' 'add_ln114_3' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (1.91ns)   --->   "%add_ln114_4 = add i32 %phi_ln114, i32 4294967280" [filter_kernel.cpp:114]   --->   Operation 411 'add' 'add_ln114_4' <Predicate = (icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (1.91ns)   --->   "%cmp193 = icmp_slt  i32 %zext_ln87_1, i32 %sub192" [filter_kernel.cpp:87]   --->   Operation 412 'icmp' 'cmp193' <Predicate = (!icmp_ln114_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%indvars_iv_next122_cast = zext i31 %indvars_iv_next122"   --->   Operation 413 'zext' 'indvars_iv_next122_cast' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 414 'getelementptr' 'line_buffer_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 415 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 416 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 417 'getelementptr' 'line_buffer_3_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 418 'getelementptr' 'line_buffer_4_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 419 'getelementptr' 'line_buffer_5_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 420 'getelementptr' 'line_buffer_6_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 421 'getelementptr' 'line_buffer_7_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %indvars_iv_next122_cast"   --->   Operation 422 'getelementptr' 'line_buffer_8_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_11 : Operation 423 [2/2] (2.41ns)   --->   "%line_buffer_load = load i11 %line_buffer_addr" [filter_kernel.cpp:139]   --->   Operation 423 'load' 'line_buffer_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 424 [2/2] (2.41ns)   --->   "%line_buffer_1_load = load i11 %line_buffer_1_addr" [filter_kernel.cpp:139]   --->   Operation 424 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 425 [2/2] (2.41ns)   --->   "%line_buffer_2_load = load i11 %line_buffer_2_addr" [filter_kernel.cpp:139]   --->   Operation 425 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 426 [2/2] (2.41ns)   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:139]   --->   Operation 426 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 427 [2/2] (2.41ns)   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:139]   --->   Operation 427 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 428 [2/2] (2.41ns)   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:139]   --->   Operation 428 'load' 'line_buffer_5_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 429 [2/2] (2.41ns)   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:139]   --->   Operation 429 'load' 'line_buffer_6_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 430 [2/2] (2.41ns)   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:139]   --->   Operation 430 'load' 'line_buffer_7_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_11 : Operation 431 [2/2] (2.41ns)   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:139]   --->   Operation 431 'load' 'line_buffer_8_load' <Predicate = (!icmp_ln114_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 12 <SV = 10> <Delay = 6.21>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i31 %select_ln114" [filter_kernel.cpp:114]   --->   Operation 432 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (2.64ns)   --->   "%icmp_ln114_3 = icmp_ugt  i64 %sub_ln114, i64 %sext_ln85_2" [filter_kernel.cpp:114]   --->   Operation 433 'icmp' 'icmp_ln114_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114)   --->   "%select_ln114_2 = select i1 %icmp_ln114_3, i64 %sub_ln114, i64 %sext_ln85_2" [filter_kernel.cpp:114]   --->   Operation 434 'select' 'select_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (1.14ns) (out node of the LUT)   --->   "%xor_ln114 = xor i64 %select_ln114_2, i64 18446744073709551615" [filter_kernel.cpp:114]   --->   Operation 435 'xor' 'xor_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (6.21ns)   --->   "%mul_ln115 = mul i32 %add_ln115, i32 %channels_read" [filter_kernel.cpp:115]   --->   Operation 436 'mul' 'mul_ln115' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_2 = add i33 %sext_ln114, i33 %zext_ln114_1" [filter_kernel.cpp:119]   --->   Operation 437 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 438 [1/1] (1.91ns)   --->   "%icmp_ln114_4 = icmp_ugt  i32 %add_ln119, i32 16" [filter_kernel.cpp:114]   --->   Operation 438 'icmp' 'icmp_ln114_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.65ns)   --->   "%select_ln114_3 = select i1 %icmp_ln114_4, i32 %add_ln119, i32 16" [filter_kernel.cpp:114]   --->   Operation 439 'select' 'select_ln114_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i32 %select_ln114_3" [filter_kernel.cpp:119]   --->   Operation 440 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%sub_ln119 = sub i33 %add_ln119_2, i33 %sext_ln119" [filter_kernel.cpp:119]   --->   Operation 441 'sub' 'sub_ln119' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 442 [1/1] (2.64ns)   --->   "%empty_52 = icmp_ugt  i64 %sub_ln114, i64 %sub_ln85_3_cast" [filter_kernel.cpp:114]   --->   Operation 442 'icmp' 'empty_52' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln119)   --->   "%umax106 = select i1 %empty_52, i64 %sub_ln114, i64 %sub_ln85_3_cast" [filter_kernel.cpp:114]   --->   Operation 443 'select' 'umax106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (1.14ns) (out node of the LUT)   --->   "%xor_ln119 = xor i64 %umax106, i64 18446744073709551615" [filter_kernel.cpp:119]   --->   Operation 444 'xor' 'xor_ln119' <Predicate = true> <Delay = 1.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.41>
ST_13 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln115, i32 31" [filter_kernel.cpp:115]   --->   Operation 445 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (1.91ns)   --->   "%sub_ln115 = sub i32 0, i32 %mul_ln115" [filter_kernel.cpp:115]   --->   Operation 446 'sub' 'sub_ln115' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln115, i32 4, i32 31" [filter_kernel.cpp:115]   --->   Operation 447 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (1.84ns)   --->   "%sub_ln115_1 = sub i28 0, i28 %tmp_12" [filter_kernel.cpp:115]   --->   Operation 448 'sub' 'sub_ln115_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%tmp_15 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln115, i32 4, i32 31" [filter_kernel.cpp:116]   --->   Operation 449 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%select_ln115 = select i1 %tmp_14, i28 %sub_ln115_1, i28 %tmp_15" [filter_kernel.cpp:115]   --->   Operation 450 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %select_ln115, i4 0" [filter_kernel.cpp:116]   --->   Operation 451 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%sext_ln116 = sext i32 %shl_ln1" [filter_kernel.cpp:116]   --->   Operation 452 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (2.64ns) (out node of the LUT)   --->   "%add_ln116 = add i64 %sext_ln116, i64 %input_image_read" [filter_kernel.cpp:116]   --->   Operation 453 'add' 'add_ln116' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln116, i32 4, i32 63" [filter_kernel.cpp:116]   --->   Operation 454 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i60 %trunc_ln3" [filter_kernel.cpp:116]   --->   Operation 455 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln116_1" [filter_kernel.cpp:116]   --->   Operation 456 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [8/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 457 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 458 [7/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 458 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 459 [6/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 459 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 460 [5/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 460 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 461 [4/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 461 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 462 [3/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 462 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i33 %sub_ln119" [filter_kernel.cpp:114]   --->   Operation 463 'sext' 'sext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i64 %sext_ln114_1" [filter_kernel.cpp:114]   --->   Operation 464 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i64 %xor_ln119" [filter_kernel.cpp:114]   --->   Operation 465 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 466 [3/3] (6.75ns)   --->   "%mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5" [filter_kernel.cpp:114]   --->   Operation 466 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 467 [2/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 467 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 468 [2/3] (6.75ns)   --->   "%mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5" [filter_kernel.cpp:114]   --->   Operation 468 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 469 [1/8] (7.30ns)   --->   "%axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr, i64 1" [filter_kernel.cpp:116]   --->   Operation 469 'readreq' 'axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 470 [1/3] (6.75ns)   --->   "%mul_ln114 = mul i128 %zext_ln114_4, i128 %zext_ln114_5" [filter_kernel.cpp:114]   --->   Operation 470 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 471 [1/1] (7.30ns)   --->   "%axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem0_addr" [filter_kernel.cpp:116]   --->   Operation 471 'read' 'axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 472 [2/2] (0.00ns)   --->   "%call_ln114 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i64 %xor_ln114, i128 %mul_ln114, i31 %trunc_ln114, i31 %empty_49, i32 %channels_read, i1 %cmp155, i128 %axie4_data" [filter_kernel.cpp:114]   --->   Operation 472 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 268435456, i64 134217728" [filter_kernel.cpp:114]   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [filter_kernel.cpp:114]   --->   Operation 474 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 475 [1/2] (0.00ns)   --->   "%call_ln114 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i64 %xor_ln114, i128 %mul_ln114, i31 %trunc_ln114, i31 %empty_49, i32 %channels_read, i1 %cmp155, i128 %axie4_data" [filter_kernel.cpp:114]   --->   Operation 475 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln114 = br void %VITIS_LOOP_119_10" [filter_kernel.cpp:114]   --->   Operation 476 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 2.41>
ST_24 : Operation 477 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_load = load i11 %line_buffer_addr" [filter_kernel.cpp:139]   --->   Operation 477 'load' 'line_buffer_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 478 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_1_load = load i11 %line_buffer_1_addr" [filter_kernel.cpp:139]   --->   Operation 478 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 479 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_2_load = load i11 %line_buffer_2_addr" [filter_kernel.cpp:139]   --->   Operation 479 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 480 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:139]   --->   Operation 480 'load' 'line_buffer_3_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 481 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:139]   --->   Operation 481 'load' 'line_buffer_4_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 482 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:139]   --->   Operation 482 'load' 'line_buffer_5_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 483 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:139]   --->   Operation 483 'load' 'line_buffer_6_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 484 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:139]   --->   Operation 484 'load' 'line_buffer_7_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 485 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:139]   --->   Operation 485 'load' 'line_buffer_8_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 486 [1/1] (1.14ns)   --->   "%br_ln135 = br void %VITIS_LOOP_136_13" [filter_kernel.cpp:135]   --->   Operation 486 'br' 'br_ln135' <Predicate = true> <Delay = 1.14>

State 25 <SV = 11> <Delay = 2.41>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%i_2 = phi i2 0, void %VITIS_LOOP_135_12, i2 %add_ln135, void %for.inc217.loopexit" [filter_kernel.cpp:135]   --->   Operation 487 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (1.14ns)   --->   "%icmp_ln135 = icmp_eq  i2 %i_2, i2 3" [filter_kernel.cpp:135]   --->   Operation 488 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/1] (1.14ns)   --->   "%add_ln135 = add i2 %i_2, i2 1" [filter_kernel.cpp:135]   --->   Operation 489 'add' 'add_ln135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %VITIS_LOOP_136_13.split, void %VITIS_LOOP_147_14" [filter_kernel.cpp:135]   --->   Operation 490 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:135]   --->   Operation 491 'specpipeline' 'specpipeline_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [filter_kernel.cpp:135]   --->   Operation 492 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 493 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filter_kernel.cpp:135]   --->   Operation 493 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 494 [1/1] (1.14ns)   --->   "%sel_tmp = icmp_eq  i2 %i_2, i2 0" [filter_kernel.cpp:135]   --->   Operation 494 'icmp' 'sel_tmp' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 495 [1/1] (1.14ns)   --->   "%sel_tmp1 = icmp_eq  i2 %i_2, i2 1" [filter_kernel.cpp:135]   --->   Operation 495 'icmp' 'sel_tmp1' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [1/1] (0.71ns)   --->   "%tmp60 = or i1 %sel_tmp, i1 %sel_tmp1" [filter_kernel.cpp:135]   --->   Operation 496 'or' 'tmp60' <Predicate = (!icmp_ln135)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [1/1] (1.14ns)   --->   "%sel_tmp11 = icmp_ne  i2 %i_2, i2 0" [filter_kernel.cpp:135]   --->   Operation 497 'icmp' 'sel_tmp11' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/1] (1.14ns)   --->   "%sel_tmp12 = icmp_ne  i2 %i_2, i2 1" [filter_kernel.cpp:135]   --->   Operation 498 'icmp' 'sel_tmp12' <Predicate = (!icmp_ln135)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 499 [1/1] (0.71ns)   --->   "%sel_tmp13 = and i1 %sel_tmp11, i1 %sel_tmp12" [filter_kernel.cpp:135]   --->   Operation 499 'and' 'sel_tmp13' <Predicate = (!icmp_ln135)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 500 [1/1] (1.14ns)   --->   "%br_ln136 = br void %for.body191" [filter_kernel.cpp:136]   --->   Operation 500 'br' 'br_ln136' <Predicate = (!icmp_ln135)> <Delay = 1.14>
ST_25 : Operation 501 [1/1] (0.00ns)   --->   "%line_buffer_3_addr_2 = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln87" [filter_kernel.cpp:87]   --->   Operation 501 'getelementptr' 'line_buffer_3_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 502 [1/1] (0.00ns)   --->   "%line_buffer_4_addr_2 = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln87" [filter_kernel.cpp:87]   --->   Operation 502 'getelementptr' 'line_buffer_4_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "%line_buffer_5_addr_2 = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln87" [filter_kernel.cpp:87]   --->   Operation 503 'getelementptr' 'line_buffer_5_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_25 : Operation 504 [2/2] (2.41ns)   --->   "%line_buffer_3_load_1 = load i11 %line_buffer_3_addr_2" [filter_kernel.cpp:87]   --->   Operation 504 'load' 'line_buffer_3_load_1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 505 [2/2] (2.41ns)   --->   "%line_buffer_4_load_1 = load i11 %line_buffer_4_addr_2" [filter_kernel.cpp:87]   --->   Operation 505 'load' 'line_buffer_4_load_1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 506 [2/2] (2.41ns)   --->   "%line_buffer_5_load_1 = load i11 %line_buffer_5_addr_2" [filter_kernel.cpp:87]   --->   Operation 506 'load' 'line_buffer_5_load_1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 26 <SV = 12> <Delay = 4.15>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "%k_5 = phi i31 0, void %VITIS_LOOP_136_13.split, i31 %add_ln136, void %for.body191.split_ifconv" [filter_kernel.cpp:136]   --->   Operation 507 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %k_5" [filter_kernel.cpp:136]   --->   Operation 508 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 509 [1/1] (1.91ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %channels_read" [filter_kernel.cpp:136]   --->   Operation 509 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [1/1] (1.89ns)   --->   "%add_ln136 = add i31 %k_5, i31 1" [filter_kernel.cpp:136]   --->   Operation 510 'add' 'add_ln136' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc217.loopexit, void %for.body191.split_ifconv" [filter_kernel.cpp:136]   --->   Operation 511 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%window_6_0125_load_2 = load i8 %window_6_0125"   --->   Operation 512 'load' 'window_6_0125_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "%window_7_0126_load_2 = load i8 %window_7_0126"   --->   Operation 513 'load' 'window_7_0126_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (0.00ns)   --->   "%window_8_0127_load_2 = load i8 %window_8_0127"   --->   Operation 514 'load' 'window_8_0127_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%window_15_0128_load_2 = load i8 %window_15_0128"   --->   Operation 515 'load' 'window_15_0128_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 516 [1/1] (0.00ns)   --->   "%window_16_0129_load_2 = load i8 %window_16_0129"   --->   Operation 516 'load' 'window_16_0129_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%window_17_0130_load_2 = load i8 %window_17_0130"   --->   Operation 517 'load' 'window_17_0130_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%window_24_0131_load_2 = load i8 %window_24_0131"   --->   Operation 518 'load' 'window_24_0131_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 519 [1/1] (0.00ns)   --->   "%window_25_0132_load_2 = load i8 %window_25_0132"   --->   Operation 519 'load' 'window_25_0132_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%window_26_0133_load_2 = load i8 %window_26_0133"   --->   Operation 520 'load' 'window_26_0133_load_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i31 %k_5" [filter_kernel.cpp:136]   --->   Operation 521 'trunc' 'trunc_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filter_kernel.cpp:136]   --->   Operation 522 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 523 [1/1] (1.14ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_load, i2 1, i8 %line_buffer_1_load, i2 2, i8 %line_buffer_2_load, i8 0, i2 %trunc_ln136" [filter_kernel.cpp:139]   --->   Operation 523 'sparsemux' 'tmp_5' <Predicate = (icmp_ln136 & cmp193 & i_2 == 0)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/1] (1.14ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load, i2 1, i8 %line_buffer_4_load, i2 2, i8 %line_buffer_5_load, i8 0, i2 %trunc_ln136" [filter_kernel.cpp:139]   --->   Operation 524 'sparsemux' 'tmp_8' <Predicate = (icmp_ln136 & cmp193 & i_2 == 1)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [1/1] (1.14ns)   --->   "%tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_6_load, i2 1, i8 %line_buffer_7_load, i2 2, i8 %line_buffer_8_load, i8 0, i2 %trunc_ln136" [filter_kernel.cpp:139]   --->   Operation 525 'sparsemux' 'tmp_10' <Predicate = (icmp_ln136 & cmp193 & i_2 == 2)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 526 [1/1] (1.14ns)   --->   "%tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_5, i2 1, i8 %tmp_8, i2 2, i8 %tmp_10, i8 0, i2 %i_2" [filter_kernel.cpp:139]   --->   Operation 526 'sparsemux' 'tmp_11' <Predicate = (icmp_ln136 & cmp193)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 527 [1/1] (0.93ns)   --->   "%storemerge = select i1 %cmp193, i8 %tmp_11, i8 0" [filter_kernel.cpp:87]   --->   Operation 527 'select' 'storemerge' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 528 [1/1] (1.89ns)   --->   "%sel_tmp2 = icmp_eq  i31 %k_5, i31 0" [filter_kernel.cpp:136]   --->   Operation 528 'icmp' 'sel_tmp2' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 529 [1/1] (1.89ns)   --->   "%sel_tmp3 = icmp_eq  i31 %k_5, i31 1" [filter_kernel.cpp:136]   --->   Operation 529 'icmp' 'sel_tmp3' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node storemerge349)   --->   "%tmp61 = or i1 %sel_tmp2, i1 %sel_tmp3" [filter_kernel.cpp:136]   --->   Operation 530 'or' 'tmp61' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node storemerge349)   --->   "%sel_tmp6 = or i1 %tmp61, i1 %tmp60" [filter_kernel.cpp:136]   --->   Operation 531 'or' 'sel_tmp6' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 532 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge349 = select i1 %sel_tmp6, i8 %window_26_0133_load_2, i8 %storemerge" [filter_kernel.cpp:136]   --->   Operation 532 'select' 'storemerge349' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node storemerge346)   --->   "%sel_tmp14 = and i1 %sel_tmp13, i1 %sel_tmp2" [filter_kernel.cpp:135]   --->   Operation 533 'and' 'sel_tmp14' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge346 = select i1 %sel_tmp14, i8 %storemerge, i8 %window_24_0131_load_2" [filter_kernel.cpp:135]   --->   Operation 534 'select' 'storemerge346' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node storemerge343)   --->   "%sel_tmp22 = and i1 %sel_tmp13, i1 %sel_tmp3" [filter_kernel.cpp:135]   --->   Operation 535 'and' 'sel_tmp22' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 536 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge343 = select i1 %sel_tmp22, i8 %storemerge, i8 %window_25_0132_load_2" [filter_kernel.cpp:135]   --->   Operation 536 'select' 'storemerge343' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 537 [1/1] (1.89ns)   --->   "%sel_tmp27 = icmp_ne  i31 %k_5, i31 0" [filter_kernel.cpp:136]   --->   Operation 537 'icmp' 'sel_tmp27' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 538 [1/1] (1.89ns)   --->   "%sel_tmp29 = icmp_ne  i31 %k_5, i31 1" [filter_kernel.cpp:136]   --->   Operation 538 'icmp' 'sel_tmp29' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 539 [1/1] (0.71ns)   --->   "%tmp62 = and i1 %sel_tmp27, i1 %sel_tmp29" [filter_kernel.cpp:136]   --->   Operation 539 'and' 'tmp62' <Predicate = (icmp_ln136)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node storemerge341)   --->   "%sel_tmp30 = and i1 %tmp62, i1 %sel_tmp" [filter_kernel.cpp:136]   --->   Operation 540 'and' 'sel_tmp30' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 541 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge341 = select i1 %sel_tmp30, i8 %storemerge, i8 %window_8_0127_load_2" [filter_kernel.cpp:136]   --->   Operation 541 'select' 'storemerge341' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%empty_53 = or i2 %trunc_ln136, i2 %i_2" [filter_kernel.cpp:136]   --->   Operation 542 'or' 'empty_53' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%tmp_22 = partselect i29 @_ssdm_op_PartSelect.i29.i31.i32.i32, i31 %k_5, i32 2, i32 30" [filter_kernel.cpp:136]   --->   Operation 543 'partselect' 'tmp_22' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%tmp_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %tmp_22, i2 %empty_53" [filter_kernel.cpp:136]   --->   Operation 544 'bitconcatenate' 'tmp_23' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 545 [1/1] (1.89ns) (out node of the LUT)   --->   "%empty_54 = icmp_eq  i31 %tmp_23, i31 0" [filter_kernel.cpp:136]   --->   Operation 545 'icmp' 'empty_54' <Predicate = (icmp_ln136)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 546 [1/1] (0.93ns)   --->   "%storemerge338 = select i1 %empty_54, i8 %storemerge, i8 %window_6_0125_load_2" [filter_kernel.cpp:136]   --->   Operation 546 'select' 'storemerge338' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node storemerge335)   --->   "%sel_tmp38 = and i1 %sel_tmp, i1 %sel_tmp3" [filter_kernel.cpp:135]   --->   Operation 547 'and' 'sel_tmp38' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 548 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge335 = select i1 %sel_tmp38, i8 %storemerge, i8 %window_7_0126_load_2" [filter_kernel.cpp:135]   --->   Operation 548 'select' 'storemerge335' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node storemerge331)   --->   "%sel_tmp46 = and i1 %tmp62, i1 %sel_tmp1" [filter_kernel.cpp:136]   --->   Operation 549 'and' 'sel_tmp46' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 550 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge331 = select i1 %sel_tmp46, i8 %storemerge, i8 %window_17_0130_load_2" [filter_kernel.cpp:136]   --->   Operation 550 'select' 'storemerge331' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node storemerge328)   --->   "%sel_tmp50 = and i1 %sel_tmp1, i1 %sel_tmp2" [filter_kernel.cpp:135]   --->   Operation 551 'and' 'sel_tmp50' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 552 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge328 = select i1 %sel_tmp50, i8 %storemerge, i8 %window_15_0128_load_2" [filter_kernel.cpp:135]   --->   Operation 552 'select' 'storemerge328' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node storemerge325)   --->   "%sel_tmp54 = and i1 %sel_tmp1, i1 %sel_tmp3" [filter_kernel.cpp:135]   --->   Operation 553 'and' 'sel_tmp54' <Predicate = (icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 554 [1/1] (0.93ns) (out node of the LUT)   --->   "%storemerge325 = select i1 %sel_tmp54, i8 %storemerge, i8 %window_16_0129_load_2" [filter_kernel.cpp:135]   --->   Operation 554 'select' 'storemerge325' <Predicate = (icmp_ln136)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge349, i8 %window_26_0133" [filter_kernel.cpp:136]   --->   Operation 555 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge343, i8 %window_25_0132" [filter_kernel.cpp:135]   --->   Operation 556 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge346, i8 %window_24_0131" [filter_kernel.cpp:135]   --->   Operation 557 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge331, i8 %window_17_0130" [filter_kernel.cpp:136]   --->   Operation 558 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge325, i8 %window_16_0129" [filter_kernel.cpp:135]   --->   Operation 559 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge328, i8 %window_15_0128" [filter_kernel.cpp:135]   --->   Operation 560 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge341, i8 %window_8_0127" [filter_kernel.cpp:136]   --->   Operation 561 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%store_ln135 = store i8 %storemerge335, i8 %window_7_0126" [filter_kernel.cpp:135]   --->   Operation 562 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln136 = store i8 %storemerge338, i8 %window_6_0125" [filter_kernel.cpp:136]   --->   Operation 563 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body191" [filter_kernel.cpp:136]   --->   Operation 564 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln135 = br void %VITIS_LOOP_136_13" [filter_kernel.cpp:135]   --->   Operation 565 'br' 'br_ln135' <Predicate = (!icmp_ln136)> <Delay = 0.00>

State 27 <SV = 12> <Delay = 5.47>
ST_27 : Operation 566 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_3_load_1 = load i11 %line_buffer_3_addr_2" [filter_kernel.cpp:87]   --->   Operation 566 'load' 'line_buffer_3_load_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_27 : Operation 567 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_4_load_1 = load i11 %line_buffer_4_addr_2" [filter_kernel.cpp:87]   --->   Operation 567 'load' 'line_buffer_4_load_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_27 : Operation 568 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_5_load_1 = load i11 %line_buffer_5_addr_2" [filter_kernel.cpp:87]   --->   Operation 568 'load' 'line_buffer_5_load_1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%window_10_load_2 = load i8 %window_10" [filter_kernel.cpp:149]   --->   Operation 569 'load' 'window_10_load_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 570 [1/1] (0.00ns)   --->   "%window_9_load_2 = load i8 %window_9" [filter_kernel.cpp:149]   --->   Operation 570 'load' 'window_9_load_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "%window_11_load_2 = load i8 %window_11" [filter_kernel.cpp:149]   --->   Operation 571 'load' 'window_11_load_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 572 [2/2] (3.06ns)   --->   "%call_ln149 = call void @filter_kernel_Pipeline_VITIS_LOOP_147_14, i8 %window_11_load_2, i8 %window_9_load_2, i8 %window_10_load_2, i32 %channels_read, i8 %line_buffer_3_load_1, i8 %line_buffer_4_load_1, i8 %line_buffer_5_load_1, i8 %window_39_loc, i8 %window_38_loc, i8 %window_37_loc" [filter_kernel.cpp:149]   --->   Operation 572 'call' 'call_ln149' <Predicate = true> <Delay = 3.06> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 13> <Delay = 4.20>
ST_28 : Operation 573 [1/2] (4.20ns)   --->   "%call_ln149 = call void @filter_kernel_Pipeline_VITIS_LOOP_147_14, i8 %window_11_load_2, i8 %window_9_load_2, i8 %window_10_load_2, i32 %channels_read, i8 %line_buffer_3_load_1, i8 %line_buffer_4_load_1, i8 %line_buffer_5_load_1, i8 %window_39_loc, i8 %window_38_loc, i8 %window_37_loc" [filter_kernel.cpp:149]   --->   Operation 573 'call' 'call_ln149' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 14> <Delay = 5.67>
ST_29 : Operation 574 [1/1] (0.00ns)   --->   "%window_21 = load i8 %window_39_loc"   --->   Operation 574 'load' 'window_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 575 [1/1] (0.00ns)   --->   "%window_20 = load i8 %window_38_loc"   --->   Operation 575 'load' 'window_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 576 [1/1] (0.00ns)   --->   "%window_19 = load i8 %window_37_loc"   --->   Operation 576 'load' 'window_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %cmp2538, void %for.end236, void %for.end236.loopexit.split" [filter_kernel.cpp:147]   --->   Operation 577 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 578 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %window_19, i8 %window_10" [filter_kernel.cpp:149]   --->   Operation 578 'store' 'store_ln149' <Predicate = (cmp2538)> <Delay = 1.14>
ST_29 : Operation 579 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %window_20, i8 %window_9" [filter_kernel.cpp:149]   --->   Operation 579 'store' 'store_ln149' <Predicate = (cmp2538)> <Delay = 1.14>
ST_29 : Operation 580 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %window_21, i8 %window_11" [filter_kernel.cpp:149]   --->   Operation 580 'store' 'store_ln149' <Predicate = (cmp2538)> <Delay = 1.14>
ST_29 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.end236" [filter_kernel.cpp:155]   --->   Operation 581 'br' 'br_ln155' <Predicate = (cmp2538)> <Delay = 0.00>
ST_29 : Operation 582 [1/1] (1.89ns)   --->   "%icmp_ln155 = icmp_ne  i31 %col, i31 0" [filter_kernel.cpp:155]   --->   Operation 582 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln155_1)   --->   "%and_ln155_2 = and i1 %icmp_ln155, i1 %cmp193" [filter_kernel.cpp:155]   --->   Operation 583 'and' 'and_ln155_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 584 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln155_1 = and i1 %and_ln155_2, i1 %and_ln155" [filter_kernel.cpp:155]   --->   Operation 584 'and' 'and_ln155_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %and_ln155_1, void %VITIS_LOOP_222_20, void %VITIS_LOOP_160_15" [filter_kernel.cpp:155]   --->   Operation 585 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 586 [1/1] (1.91ns)   --->   "%add_ln216 = add i32 %zext_ln87_1, i32 %phi_mul_load" [filter_kernel.cpp:216]   --->   Operation 586 'add' 'add_ln216' <Predicate = (!and_ln155_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 587 [1/1] (0.00ns)   --->   "%window_6_0125_load_1 = load i8 %window_6_0125"   --->   Operation 587 'load' 'window_6_0125_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 588 [1/1] (0.00ns)   --->   "%window_7_0126_load_1 = load i8 %window_7_0126"   --->   Operation 588 'load' 'window_7_0126_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 589 [1/1] (0.00ns)   --->   "%window_8_0127_load_1 = load i8 %window_8_0127"   --->   Operation 589 'load' 'window_8_0127_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 590 [1/1] (0.00ns)   --->   "%window_15_0128_load_1 = load i8 %window_15_0128"   --->   Operation 590 'load' 'window_15_0128_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 591 [1/1] (0.00ns)   --->   "%window_16_0129_load_1 = load i8 %window_16_0129"   --->   Operation 591 'load' 'window_16_0129_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 592 [1/1] (0.00ns)   --->   "%window_17_0130_load_1 = load i8 %window_17_0130"   --->   Operation 592 'load' 'window_17_0130_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 593 [1/1] (0.00ns)   --->   "%window_24_0131_load_1 = load i8 %window_24_0131"   --->   Operation 593 'load' 'window_24_0131_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%window_25_0132_load_1 = load i8 %window_25_0132"   --->   Operation 594 'load' 'window_25_0132_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "%window_26_0133_load_1 = load i8 %window_26_0133"   --->   Operation 595 'load' 'window_26_0133_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%window_load = load i8 %window"   --->   Operation 596 'load' 'window_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%window_1_load = load i8 %window_1"   --->   Operation 597 'load' 'window_1_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%window_2_load = load i8 %window_2"   --->   Operation 598 'load' 'window_2_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%window_6_load = load i8 %window_6"   --->   Operation 599 'load' 'window_6_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%window_7_load = load i8 %window_7"   --->   Operation 600 'load' 'window_7_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%window_8_load = load i8 %window_8"   --->   Operation 601 'load' 'window_8_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%window_12_load = load i8 %window_12"   --->   Operation 602 'load' 'window_12_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 603 [1/1] (0.00ns)   --->   "%window_13_load = load i8 %window_13"   --->   Operation 603 'load' 'window_13_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "%window_14_load = load i8 %window_14"   --->   Operation 604 'load' 'window_14_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (0.00ns)   --->   "%window_3_load_1 = load i8 %window_3"   --->   Operation 605 'load' 'window_3_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%window_4_load_1 = load i8 %window_4"   --->   Operation 606 'load' 'window_4_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%window_5_load_1 = load i8 %window_5"   --->   Operation 607 'load' 'window_5_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (0.00ns)   --->   "%window_9_load = load i8 %window_9"   --->   Operation 608 'load' 'window_9_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 609 [1/1] (0.00ns)   --->   "%window_10_load = load i8 %window_10"   --->   Operation 609 'load' 'window_10_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 610 [1/1] (0.00ns)   --->   "%window_11_load = load i8 %window_11"   --->   Operation 610 'load' 'window_11_load' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%window_15_load_1 = load i8 %window_15"   --->   Operation 611 'load' 'window_15_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 612 [1/1] (0.00ns)   --->   "%window_16_load_1 = load i8 %window_16"   --->   Operation 612 'load' 'window_16_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 613 [1/1] (0.00ns)   --->   "%window_17_load_1 = load i8 %window_17"   --->   Operation 613 'load' 'window_17_load_1' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_29 : Operation 614 [2/2] (3.06ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_160_15, i32 %channels_read, i8 %window_load, i8 %window_1_load, i8 %window_2_load, i8 %window_6_load, i8 %window_7_load, i8 %window_8_load, i8 %window_12_load, i8 %window_13_load, i8 %window_14_load, i8 %window_3_load_1, i8 %window_4_load_1, i8 %window_5_load_1, i8 %window_9_load, i8 %window_10_load, i8 %window_11_load, i8 %window_15_load_1, i8 %window_16_load_1, i8 %window_17_load_1, i8 %window_6_0125_load_1, i8 %window_7_0126_load_1, i8 %window_8_0127_load_1, i8 %window_15_0128_load_1, i8 %window_16_0129_load_1, i8 %window_17_0130_load_1, i8 %window_24_0131_load_1, i8 %window_25_0132_load_1, i8 %window_26_0133_load_1, i32 %mux_case_014216_loc_load, i32 %mux_case_032243_loc_load, i32 %mux_case_097270_loc_load, i32 %mux_case_116225_loc_load, i32 %mux_case_134252_loc_load, i32 %mux_case_199279_loc_load, i32 %mux_case_218234_loc_load, i32 %mux_case_236261_loc_load, i32 %mux_case_2101288_loc_load, i32 %filter_divisor_read, i8 %output_pixel_2_loc, i8 %output_pixel_1_loc, i8 %output_pixel_loc"   --->   Operation 614 'call' 'call_ln0' <Predicate = (and_ln155_1)> <Delay = 3.06> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 615 [1/1] (1.91ns)   --->   "%add_ln182 = add i32 %zext_ln87_1, i32 %phi_mul_load" [filter_kernel.cpp:182]   --->   Operation 615 'add' 'add_ln182' <Predicate = (and_ln155_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 6.21>
ST_30 : Operation 616 [1/1] (6.21ns)   --->   "%mul_ln216 = mul i32 %add_ln216, i32 %channels_read" [filter_kernel.cpp:216]   --->   Operation 616 'mul' 'mul_ln216' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln216, i32 31" [filter_kernel.cpp:216]   --->   Operation 617 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln216, i32 4, i32 31" [filter_kernel.cpp:216]   --->   Operation 618 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i32 %mul_ln216" [filter_kernel.cpp:217]   --->   Operation 619 'trunc' 'trunc_ln217' <Predicate = true> <Delay = 0.00>

State 31 <SV = 16> <Delay = 6.93>
ST_31 : Operation 620 [1/1] (1.91ns)   --->   "%sub_ln216 = sub i32 0, i32 %mul_ln216" [filter_kernel.cpp:216]   --->   Operation 620 'sub' 'sub_ln216' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln216, i32 4, i32 31" [filter_kernel.cpp:216]   --->   Operation 621 'partselect' 'tmp_20' <Predicate = (tmp_19)> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (1.84ns)   --->   "%sub_ln216_1 = sub i28 0, i28 %tmp_20" [filter_kernel.cpp:216]   --->   Operation 622 'sub' 'sub_ln216_1' <Predicate = (tmp_19)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 623 [1/1] (0.52ns)   --->   "%axie4_idx = select i1 %tmp_19, i28 %sub_ln216_1, i28 %tmp_21" [filter_kernel.cpp:216]   --->   Operation 623 'select' 'axie4_idx' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %trunc_ln217" [filter_kernel.cpp:217]   --->   Operation 624 'zext' 'zext_ln217' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = trunc i32 %sub_ln216" [filter_kernel.cpp:217]   --->   Operation 625 'trunc' 'trunc_ln217_1' <Predicate = (tmp_19)> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i4 %trunc_ln217_1" [filter_kernel.cpp:217]   --->   Operation 626 'zext' 'zext_ln217_1' <Predicate = (tmp_19)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (1.40ns)   --->   "%sub_ln217 = sub i5 0, i5 %zext_ln217_1" [filter_kernel.cpp:217]   --->   Operation 627 'sub' 'sub_ln217' <Predicate = (tmp_19)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (0.85ns)   --->   "%byte_offset = select i1 %tmp_19, i5 %sub_ln217, i5 %zext_ln217" [filter_kernel.cpp:217]   --->   Operation 628 'select' 'byte_offset' <Predicate = true> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %axie4_idx, i4 0" [filter_kernel.cpp:219]   --->   Operation 629 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i32 %shl_ln3" [filter_kernel.cpp:219]   --->   Operation 630 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 631 [1/1] (2.64ns)   --->   "%add_ln219 = add i64 %sext_ln219, i64 %input_image_read" [filter_kernel.cpp:219]   --->   Operation 631 'add' 'add_ln219' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln219, i32 4, i32 63" [filter_kernel.cpp:219]   --->   Operation 632 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 633 [1/1] (2.64ns)   --->   "%add_ln220 = add i64 %sext_ln219, i64 %output_image_read" [filter_kernel.cpp:220]   --->   Operation 633 'add' 'add_ln220' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln220, i32 4, i32 63" [filter_kernel.cpp:220]   --->   Operation 634 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln219_1 = sext i60 %trunc_ln9" [filter_kernel.cpp:219]   --->   Operation 635 'sext' 'sext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 636 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i128 %gmem0, i64 %sext_ln219_1" [filter_kernel.cpp:219]   --->   Operation 636 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 637 [8/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 637 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i60 %trunc_ln1" [filter_kernel.cpp:220]   --->   Operation 638 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln220" [filter_kernel.cpp:220]   --->   Operation 639 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 640 [8/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 640 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 7.30>
ST_33 : Operation 641 [7/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 641 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 642 [7/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 642 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 19> <Delay = 7.30>
ST_34 : Operation 643 [6/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 643 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 644 [6/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 644 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 20> <Delay = 7.30>
ST_35 : Operation 645 [5/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 645 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 646 [5/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 646 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 21> <Delay = 7.30>
ST_36 : Operation 647 [4/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 647 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 648 [4/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 648 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 22> <Delay = 7.30>
ST_37 : Operation 649 [3/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 649 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 650 [3/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 650 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 23> <Delay = 7.30>
ST_38 : Operation 651 [2/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 651 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 652 [2/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 652 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 24> <Delay = 7.30>
ST_39 : Operation 653 [1/8] (7.30ns)   --->   "%input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_1, i64 1" [filter_kernel.cpp:219]   --->   Operation 653 'readreq' 'input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 654 [1/8] (7.30ns)   --->   "%output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:220]   --->   Operation 654 'readreq' 'output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 25> <Delay = 7.30>
ST_40 : Operation 655 [1/1] (7.30ns)   --->   "%input_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem0_addr_1" [filter_kernel.cpp:219]   --->   Operation 655 'read' 'input_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 656 [1/1] (7.30ns)   --->   "%output_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr" [filter_kernel.cpp:220]   --->   Operation 656 'read' 'output_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 26> <Delay = 4.83>
ST_41 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i28 %axie4_idx" [filter_kernel.cpp:216]   --->   Operation 657 'sext' 'sext_ln216' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i5 %byte_offset" [filter_kernel.cpp:217]   --->   Operation 658 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln217_1 = sext i5 %byte_offset" [filter_kernel.cpp:217]   --->   Operation 659 'sext' 'sext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 660 [1/1] (1.14ns)   --->   "%br_ln222 = br i1 %cmp2538, void %for.end407, void %for.body387.lr.ph" [filter_kernel.cpp:222]   --->   Operation 660 'br' 'br_ln222' <Predicate = true> <Delay = 1.14>
ST_41 : Operation 661 [1/1] (1.46ns)   --->   "%add_ln222 = add i6 %sext_ln217_1, i6 48" [filter_kernel.cpp:222]   --->   Operation 661 'add' 'add_ln222' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 662 [1/1] (0.00ns)   --->   "%add_ln222_cast80 = sext i6 %add_ln222" [filter_kernel.cpp:222]   --->   Operation 662 'sext' 'add_ln222_cast80' <Predicate = (cmp2538)> <Delay = 0.00>
ST_41 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sub_ln222)   --->   "%empty_57 = trunc i6 %add_ln222" [filter_kernel.cpp:222]   --->   Operation 663 'trunc' 'empty_57' <Predicate = (cmp2538)> <Delay = 0.00>
ST_41 : Operation 664 [1/1] (1.91ns)   --->   "%empty_58 = icmp_ult  i32 %add_ln222_cast80, i32 %sub_ln85" [filter_kernel.cpp:222]   --->   Operation 664 'icmp' 'empty_58' <Predicate = (cmp2538)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node sub_ln222)   --->   "%umax = select i1 %empty_58, i5 %trunc_ln85, i5 %empty_57" [filter_kernel.cpp:222]   --->   Operation 665 'select' 'umax' <Predicate = (cmp2538)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 666 [1/1] (1.46ns) (out node of the LUT)   --->   "%sub_ln222 = sub i5 0, i5 %umax" [filter_kernel.cpp:222]   --->   Operation 666 'sub' 'sub_ln222' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 5.99>
ST_42 : Operation 667 [2/2] (5.99ns)   --->   "%call_ln217 = call void @filter_kernel_Pipeline_VITIS_LOOP_222_20, i5 %byte_offset, i128 %output_axie4_data, i128 %input_axie4_data, i5 %sub_ln222, i128 %output_axie4_data_2_loc" [filter_kernel.cpp:217]   --->   Operation 667 'call' 'call_ln217' <Predicate = true> <Delay = 5.99> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 28> <Delay = 5.49>
ST_43 : Operation 668 [1/2] (5.49ns)   --->   "%call_ln217 = call void @filter_kernel_Pipeline_VITIS_LOOP_222_20, i5 %byte_offset, i128 %output_axie4_data, i128 %input_axie4_data, i5 %sub_ln222, i128 %output_axie4_data_2_loc" [filter_kernel.cpp:217]   --->   Operation 668 'call' 'call_ln217' <Predicate = true> <Delay = 5.49> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 29> <Delay = 7.30>
ST_44 : Operation 669 [1/1] (0.00ns)   --->   "%output_axie4_data_2_loc_load = load i128 %output_axie4_data_2_loc"   --->   Operation 669 'load' 'output_axie4_data_2_loc_load' <Predicate = (cmp2538)> <Delay = 0.00>
ST_44 : Operation 670 [1/1] (1.14ns)   --->   "%br_ln0 = br void %for.end407"   --->   Operation 670 'br' 'br_ln0' <Predicate = (cmp2538)> <Delay = 1.14>
ST_44 : Operation 671 [1/1] (7.30ns)   --->   "%gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr, i64 1" [filter_kernel.cpp:230]   --->   Operation 671 'writereq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 672 [1/1] (1.91ns)   --->   "%add_ln232 = add i32 %sext_ln217, i32 %channels_read" [filter_kernel.cpp:232]   --->   Operation 672 'add' 'add_ln232' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i32 %add_ln232" [filter_kernel.cpp:232]   --->   Operation 673 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 674 [1/1] (1.91ns)   --->   "%icmp_ln232 = icmp_sgt  i32 %add_ln232, i32 16" [filter_kernel.cpp:232]   --->   Operation 674 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 7.30>
ST_45 : Operation 675 [1/1] (0.00ns)   --->   "%output_axie4_data_0_lcssa = phi i128 %output_axie4_data, void %VITIS_LOOP_222_20, i128 %output_axie4_data_2_loc_load, void %for.body387.lr.ph"   --->   Operation 675 'phi' 'output_axie4_data_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 676 [1/1] (7.30ns)   --->   "%write_ln230 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr, i128 %output_axie4_data_0_lcssa, i16 65535" [filter_kernel.cpp:230]   --->   Operation 676 'write' 'write_ln230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 31> <Delay = 7.30>
ST_46 : Operation 677 [5/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 677 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 32> <Delay = 7.30>
ST_47 : Operation 678 [4/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 678 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 33> <Delay = 7.30>
ST_48 : Operation 679 [3/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 679 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 34> <Delay = 7.30>
ST_49 : Operation 680 [2/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 680 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 35> <Delay = 7.30>
ST_50 : Operation 681 [1/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr" [filter_kernel.cpp:230]   --->   Operation 681 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %if.end448, void %for.inc441.lr.ph" [filter_kernel.cpp:232]   --->   Operation 682 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 683 [1/1] (1.84ns)   --->   "%add_ln234 = add i29 %sext_ln216, i29 1" [filter_kernel.cpp:234]   --->   Operation 683 'add' 'add_ln234' <Predicate = (icmp_ln232)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %add_ln234, i4 0" [filter_kernel.cpp:234]   --->   Operation 684 'bitconcatenate' 'shl_ln7' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_50 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i33 %shl_ln7" [filter_kernel.cpp:234]   --->   Operation 685 'sext' 'sext_ln234' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_50 : Operation 686 [1/1] (2.64ns)   --->   "%add_ln234_1 = add i64 %sext_ln234, i64 %input_image_read" [filter_kernel.cpp:234]   --->   Operation 686 'add' 'add_ln234_1' <Predicate = (icmp_ln232)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln234_1, i32 4, i32 63" [filter_kernel.cpp:234]   --->   Operation 687 'partselect' 'trunc_ln4' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_50 : Operation 688 [1/1] (2.64ns)   --->   "%add_ln235 = add i64 %sext_ln234, i64 %output_image_read" [filter_kernel.cpp:235]   --->   Operation 688 'add' 'add_ln235' <Predicate = (icmp_ln232)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln235, i32 4, i32 63" [filter_kernel.cpp:235]   --->   Operation 689 'partselect' 'trunc_ln5' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 51 <SV = 36> <Delay = 7.30>
ST_51 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln234_1 = sext i60 %trunc_ln4" [filter_kernel.cpp:234]   --->   Operation 690 'sext' 'sext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 691 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i128 %gmem0, i64 %sext_ln234_1" [filter_kernel.cpp:234]   --->   Operation 691 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 692 [8/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 692 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i60 %trunc_ln5" [filter_kernel.cpp:235]   --->   Operation 693 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 694 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i128 %gmem1, i64 %sext_ln235" [filter_kernel.cpp:235]   --->   Operation 694 'getelementptr' 'gmem1_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 695 [8/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 695 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 37> <Delay = 7.30>
ST_52 : Operation 696 [7/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 696 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 697 [7/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 697 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 38> <Delay = 7.30>
ST_53 : Operation 698 [6/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 698 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 699 [6/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 699 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 39> <Delay = 7.30>
ST_54 : Operation 700 [5/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 700 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 701 [5/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 701 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 40> <Delay = 7.30>
ST_55 : Operation 702 [4/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 702 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 703 [4/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 703 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 41> <Delay = 7.30>
ST_56 : Operation 704 [3/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 704 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 705 [3/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 705 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 42> <Delay = 7.30>
ST_57 : Operation 706 [2/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 706 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 707 [2/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 707 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 43> <Delay = 7.30>
ST_58 : Operation 708 [1/8] (7.30ns)   --->   "%next_input_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem0_addr_2, i64 1" [filter_kernel.cpp:234]   --->   Operation 708 'readreq' 'next_input_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 709 [1/8] (7.30ns)   --->   "%next_output_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:235]   --->   Operation 709 'readreq' 'next_output_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 44> <Delay = 7.30>
ST_59 : Operation 710 [1/1] (7.30ns)   --->   "%next_input_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem0_addr_2" [filter_kernel.cpp:234]   --->   Operation 710 'read' 'next_input_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 711 [1/1] (7.30ns)   --->   "%next_output_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr_2" [filter_kernel.cpp:235]   --->   Operation 711 'read' 'next_output_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 45> <Delay = 5.11>
ST_60 : Operation 712 [1/1] (1.89ns)   --->   "%remaining_channels = add i31 %trunc_ln232, i31 2147483632" [filter_kernel.cpp:233]   --->   Operation 712 'add' 'remaining_channels' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 713 [2/2] (3.21ns)   --->   "%call_ln235 = call void @filter_kernel_Pipeline_VITIS_LOOP_237_21, i128 %next_output_axie4_data, i31 %remaining_channels, i128 %next_input_axie4_data, i128 %next_output_axie4_data_1_loc" [filter_kernel.cpp:235]   --->   Operation 713 'call' 'call_ln235' <Predicate = true> <Delay = 3.21> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 46> <Delay = 4.19>
ST_61 : Operation 714 [1/2] (4.19ns)   --->   "%call_ln235 = call void @filter_kernel_Pipeline_VITIS_LOOP_237_21, i128 %next_output_axie4_data, i31 %remaining_channels, i128 %next_input_axie4_data, i128 %next_output_axie4_data_1_loc" [filter_kernel.cpp:235]   --->   Operation 714 'call' 'call_ln235' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 47> <Delay = 7.30>
ST_62 : Operation 715 [1/1] (7.30ns)   --->   "%gmem1_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr_2, i64 1" [filter_kernel.cpp:245]   --->   Operation 715 'writereq' 'gmem1_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 48> <Delay = 7.30>
ST_63 : Operation 716 [1/1] (0.00ns)   --->   "%next_output_axie4_data_1_loc_load = load i128 %next_output_axie4_data_1_loc"   --->   Operation 716 'load' 'next_output_axie4_data_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 717 [1/1] (7.30ns)   --->   "%write_ln245 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr_2, i128 %next_output_axie4_data_1_loc_load, i16 65535" [filter_kernel.cpp:245]   --->   Operation 717 'write' 'write_ln245' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 49> <Delay = 7.30>
ST_64 : Operation 718 [5/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 718 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 50> <Delay = 7.30>
ST_65 : Operation 719 [4/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 719 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 51> <Delay = 7.30>
ST_66 : Operation 720 [3/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 720 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 52> <Delay = 7.30>
ST_67 : Operation 721 [2/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 721 'writeresp' 'gmem1_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 53> <Delay = 7.30>
ST_68 : Operation 722 [1/5] (7.30ns)   --->   "%gmem1_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_2" [filter_kernel.cpp:245]   --->   Operation 722 'writeresp' 'gmem1_addr_2_resp' <Predicate = (!and_ln155_1 & icmp_ln232)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln246 = br void %if.end448" [filter_kernel.cpp:246]   --->   Operation 723 'br' 'br_ln246' <Predicate = (!and_ln155_1 & icmp_ln232)> <Delay = 0.00>
ST_68 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc450"   --->   Operation 724 'br' 'br_ln0' <Predicate = (!and_ln155_1)> <Delay = 0.00>
ST_68 : Operation 725 [1/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 725 'writeresp' 'gmem1_addr_3_resp' <Predicate = (and_ln155_1 & icmp_ln200)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln213 = br void %if.end361" [filter_kernel.cpp:213]   --->   Operation 726 'br' 'br_ln213' <Predicate = (and_ln155_1 & icmp_ln200)> <Delay = 0.00>
ST_68 : Operation 727 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.inc450" [filter_kernel.cpp:214]   --->   Operation 727 'br' 'br_ln214' <Predicate = (and_ln155_1)> <Delay = 0.00>
ST_68 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln87 = br void %VITIS_LOOP_89_5" [filter_kernel.cpp:87]   --->   Operation 728 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 69 <SV = 15> <Delay = 6.21>
ST_69 : Operation 729 [1/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_160_15, i32 %channels_read, i8 %window_load, i8 %window_1_load, i8 %window_2_load, i8 %window_6_load, i8 %window_7_load, i8 %window_8_load, i8 %window_12_load, i8 %window_13_load, i8 %window_14_load, i8 %window_3_load_1, i8 %window_4_load_1, i8 %window_5_load_1, i8 %window_9_load, i8 %window_10_load, i8 %window_11_load, i8 %window_15_load_1, i8 %window_16_load_1, i8 %window_17_load_1, i8 %window_6_0125_load_1, i8 %window_7_0126_load_1, i8 %window_8_0127_load_1, i8 %window_15_0128_load_1, i8 %window_16_0129_load_1, i8 %window_17_0130_load_1, i8 %window_24_0131_load_1, i8 %window_25_0132_load_1, i8 %window_26_0133_load_1, i32 %mux_case_014216_loc_load, i32 %mux_case_032243_loc_load, i32 %mux_case_097270_loc_load, i32 %mux_case_116225_loc_load, i32 %mux_case_134252_loc_load, i32 %mux_case_199279_loc_load, i32 %mux_case_218234_loc_load, i32 %mux_case_236261_loc_load, i32 %mux_case_2101288_loc_load, i32 %filter_divisor_read, i8 %output_pixel_2_loc, i8 %output_pixel_1_loc, i8 %output_pixel_loc"   --->   Operation 729 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_69 : Operation 730 [1/1] (6.21ns)   --->   "%mul_ln182 = mul i32 %add_ln182, i32 %channels_read" [filter_kernel.cpp:182]   --->   Operation 730 'mul' 'mul_ln182' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln182, i32 31" [filter_kernel.cpp:182]   --->   Operation 731 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln182, i32 4, i32 31" [filter_kernel.cpp:182]   --->   Operation 732 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i32 %mul_ln182" [filter_kernel.cpp:183]   --->   Operation 733 'trunc' 'trunc_ln183' <Predicate = true> <Delay = 0.00>

State 70 <SV = 16> <Delay = 6.93>
ST_70 : Operation 734 [1/1] (1.91ns)   --->   "%sub_ln182 = sub i32 0, i32 %mul_ln182" [filter_kernel.cpp:182]   --->   Operation 734 'sub' 'sub_ln182' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln182, i32 4, i32 31" [filter_kernel.cpp:182]   --->   Operation 735 'partselect' 'tmp_17' <Predicate = (tmp_16)> <Delay = 0.00>
ST_70 : Operation 736 [1/1] (1.84ns)   --->   "%sub_ln182_1 = sub i28 0, i28 %tmp_17" [filter_kernel.cpp:182]   --->   Operation 736 'sub' 'sub_ln182_1' <Predicate = (tmp_16)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 737 [1/1] (0.52ns)   --->   "%axie4_idx_1 = select i1 %tmp_16, i28 %sub_ln182_1, i28 %tmp_18" [filter_kernel.cpp:182]   --->   Operation 737 'select' 'axie4_idx_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i4 %trunc_ln183" [filter_kernel.cpp:183]   --->   Operation 738 'zext' 'zext_ln183' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_70 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln183_1 = trunc i32 %sub_ln182" [filter_kernel.cpp:183]   --->   Operation 739 'trunc' 'trunc_ln183_1' <Predicate = (tmp_16)> <Delay = 0.00>
ST_70 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i4 %trunc_ln183_1" [filter_kernel.cpp:183]   --->   Operation 740 'zext' 'zext_ln183_1' <Predicate = (tmp_16)> <Delay = 0.00>
ST_70 : Operation 741 [1/1] (1.40ns)   --->   "%sub_ln183 = sub i5 0, i5 %zext_ln183_1" [filter_kernel.cpp:183]   --->   Operation 741 'sub' 'sub_ln183' <Predicate = (tmp_16)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 742 [1/1] (0.85ns)   --->   "%byte_offset_1 = select i1 %tmp_16, i5 %sub_ln183, i5 %zext_ln183" [filter_kernel.cpp:183]   --->   Operation 742 'select' 'byte_offset_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %axie4_idx_1, i4 0" [filter_kernel.cpp:186]   --->   Operation 743 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i32 %shl_ln4" [filter_kernel.cpp:186]   --->   Operation 744 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 745 [1/1] (2.64ns)   --->   "%add_ln186 = add i64 %sext_ln186, i64 %output_image_read" [filter_kernel.cpp:186]   --->   Operation 745 'add' 'add_ln186' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln186, i32 4, i32 63" [filter_kernel.cpp:186]   --->   Operation 746 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 71 <SV = 17> <Delay = 7.30>
ST_71 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i60 %trunc_ln" [filter_kernel.cpp:186]   --->   Operation 747 'sext' 'sext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 748 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i128 %gmem1, i64 %sext_ln186_1" [filter_kernel.cpp:186]   --->   Operation 748 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 749 [8/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 749 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 18> <Delay = 7.30>
ST_72 : Operation 750 [7/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 750 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 19> <Delay = 7.30>
ST_73 : Operation 751 [6/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 751 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 20> <Delay = 7.30>
ST_74 : Operation 752 [5/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 752 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 21> <Delay = 7.30>
ST_75 : Operation 753 [4/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 753 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 22> <Delay = 7.30>
ST_76 : Operation 754 [3/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 754 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 23> <Delay = 7.30>
ST_77 : Operation 755 [2/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 755 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 24> <Delay = 7.30>
ST_78 : Operation 756 [1/8] (7.30ns)   --->   "%axie4_data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:186]   --->   Operation 756 'readreq' 'axie4_data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 25> <Delay = 7.30>
ST_79 : Operation 757 [1/1] (7.30ns)   --->   "%axie4_data_4 = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr_1" [filter_kernel.cpp:186]   --->   Operation 757 'read' 'axie4_data_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 26> <Delay = 4.87>
ST_80 : Operation 758 [1/1] (0.00ns)   --->   "%output_pixel_2_loc_load = load i8 %output_pixel_2_loc"   --->   Operation 758 'load' 'output_pixel_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 759 [1/1] (0.00ns)   --->   "%output_pixel_1_loc_load = load i8 %output_pixel_1_loc"   --->   Operation 759 'load' 'output_pixel_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 760 [1/1] (0.00ns)   --->   "%output_pixel_loc_load = load i8 %output_pixel_loc"   --->   Operation 760 'load' 'output_pixel_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i28 %axie4_idx_1" [filter_kernel.cpp:182]   --->   Operation 761 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i5 %byte_offset_1" [filter_kernel.cpp:183]   --->   Operation 762 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 763 [1/1] (1.14ns)   --->   "%br_ln188 = br i1 %cmp2538, void %for.end326, void %for.body311.lr.ph" [filter_kernel.cpp:188]   --->   Operation 763 'br' 'br_ln188' <Predicate = true> <Delay = 1.14>
ST_80 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i5 %byte_offset_1" [filter_kernel.cpp:188]   --->   Operation 764 'sext' 'sext_ln188' <Predicate = (cmp2538)> <Delay = 0.00>
ST_80 : Operation 765 [1/1] (1.46ns)   --->   "%add_ln188 = add i6 %sext_ln188, i6 48" [filter_kernel.cpp:188]   --->   Operation 765 'add' 'add_ln188' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node sub_ln188)   --->   "%empty_55 = trunc i6 %add_ln188" [filter_kernel.cpp:188]   --->   Operation 766 'trunc' 'empty_55' <Predicate = (cmp2538)> <Delay = 0.00>
ST_80 : Operation 767 [1/1] (0.00ns)   --->   "%add_ln188_cast = sext i6 %add_ln188" [filter_kernel.cpp:188]   --->   Operation 767 'sext' 'add_ln188_cast' <Predicate = (cmp2538)> <Delay = 0.00>
ST_80 : Operation 768 [1/1] (1.95ns)   --->   "%empty_56 = icmp_ult  i33 %add_ln188_cast, i33 %sub_ln85_1" [filter_kernel.cpp:188]   --->   Operation 768 'icmp' 'empty_56' <Predicate = (cmp2538)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node sub_ln188)   --->   "%umax1 = select i1 %empty_56, i5 %trunc_ln85_1, i5 %empty_55" [filter_kernel.cpp:188]   --->   Operation 769 'select' 'umax1' <Predicate = (cmp2538)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 770 [1/1] (1.46ns) (out node of the LUT)   --->   "%sub_ln188 = sub i5 0, i5 %umax1" [filter_kernel.cpp:188]   --->   Operation 770 'sub' 'sub_ln188' <Predicate = (cmp2538)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 27> <Delay = 2.77>
ST_81 : Operation 771 [2/2] (2.77ns)   --->   "%call_ln183 = call void @filter_kernel_Pipeline_VITIS_LOOP_188_18, i5 %byte_offset_1, i128 %axie4_data_4, i8 %output_pixel_loc_load, i8 %output_pixel_1_loc_load, i8 %output_pixel_2_loc_load, i5 %sub_ln188, i128 %axie4_data_3_loc" [filter_kernel.cpp:183]   --->   Operation 771 'call' 'call_ln183' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 28> <Delay = 5.49>
ST_82 : Operation 772 [1/2] (5.49ns)   --->   "%call_ln183 = call void @filter_kernel_Pipeline_VITIS_LOOP_188_18, i5 %byte_offset_1, i128 %axie4_data_4, i8 %output_pixel_loc_load, i8 %output_pixel_1_loc_load, i8 %output_pixel_2_loc_load, i5 %sub_ln188, i128 %axie4_data_3_loc" [filter_kernel.cpp:183]   --->   Operation 772 'call' 'call_ln183' <Predicate = true> <Delay = 5.49> <CoreType = "Generic">   --->   Generic Core

State 83 <SV = 29> <Delay = 7.30>
ST_83 : Operation 773 [1/1] (0.00ns)   --->   "%axie4_data_3_loc_load = load i128 %axie4_data_3_loc"   --->   Operation 773 'load' 'axie4_data_3_loc_load' <Predicate = (cmp2538)> <Delay = 0.00>
ST_83 : Operation 774 [1/1] (1.14ns)   --->   "%br_ln0 = br void %for.end326"   --->   Operation 774 'br' 'br_ln0' <Predicate = (cmp2538)> <Delay = 1.14>
ST_83 : Operation 775 [1/1] (7.30ns)   --->   "%gmem1_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr_1, i64 1" [filter_kernel.cpp:197]   --->   Operation 775 'writereq' 'gmem1_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 776 [1/1] (1.91ns)   --->   "%add_ln200 = add i32 %sext_ln183, i32 %channels_read" [filter_kernel.cpp:200]   --->   Operation 776 'add' 'add_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i32 %add_ln200" [filter_kernel.cpp:200]   --->   Operation 777 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 778 [1/1] (1.91ns)   --->   "%icmp_ln200 = icmp_sgt  i32 %add_ln200, i32 16" [filter_kernel.cpp:200]   --->   Operation 778 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 30> <Delay = 7.30>
ST_84 : Operation 779 [1/1] (0.00ns)   --->   "%axie4_data300_0_lcssa = phi i128 %axie4_data_4, void %VITIS_LOOP_160_15, i128 %axie4_data_3_loc_load, void %for.body311.lr.ph"   --->   Operation 779 'phi' 'axie4_data300_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 780 [1/1] (7.30ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr_1, i128 %axie4_data300_0_lcssa, i16 65535" [filter_kernel.cpp:197]   --->   Operation 780 'write' 'write_ln197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 31> <Delay = 7.30>
ST_85 : Operation 781 [5/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 781 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 32> <Delay = 7.30>
ST_86 : Operation 782 [4/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 782 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 33> <Delay = 7.30>
ST_87 : Operation 783 [3/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 783 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 34> <Delay = 7.30>
ST_88 : Operation 784 [2/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 784 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 35> <Delay = 7.30>
ST_89 : Operation 785 [1/5] (7.30ns)   --->   "%gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_1" [filter_kernel.cpp:197]   --->   Operation 785 'writeresp' 'gmem1_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %if.end361, void %for.inc355.lr.ph" [filter_kernel.cpp:200]   --->   Operation 786 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 787 [1/1] (1.84ns)   --->   "%add_ln202 = add i29 %sext_ln182, i29 1" [filter_kernel.cpp:202]   --->   Operation 787 'add' 'add_ln202' <Predicate = (icmp_ln200)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %add_ln202, i4 0" [filter_kernel.cpp:202]   --->   Operation 788 'bitconcatenate' 'shl_ln8' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_89 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i33 %shl_ln8" [filter_kernel.cpp:202]   --->   Operation 789 'sext' 'sext_ln202' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_89 : Operation 790 [1/1] (2.64ns)   --->   "%add_ln202_1 = add i64 %sext_ln202, i64 %output_image_read" [filter_kernel.cpp:202]   --->   Operation 790 'add' 'add_ln202_1' <Predicate = (icmp_ln200)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln202_1, i32 4, i32 63" [filter_kernel.cpp:202]   --->   Operation 791 'partselect' 'trunc_ln2' <Predicate = (icmp_ln200)> <Delay = 0.00>

State 90 <SV = 36> <Delay = 7.30>
ST_90 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln202_1 = sext i60 %trunc_ln2" [filter_kernel.cpp:202]   --->   Operation 792 'sext' 'sext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 793 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i128 %gmem1, i64 %sext_ln202_1" [filter_kernel.cpp:202]   --->   Operation 793 'getelementptr' 'gmem1_addr_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 794 [8/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 794 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 37> <Delay = 7.30>
ST_91 : Operation 795 [7/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 795 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 38> <Delay = 7.30>
ST_92 : Operation 796 [6/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 796 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 39> <Delay = 7.30>
ST_93 : Operation 797 [5/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 797 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 40> <Delay = 7.30>
ST_94 : Operation 798 [4/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 798 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 41> <Delay = 7.30>
ST_95 : Operation 799 [3/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 799 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 42> <Delay = 7.30>
ST_96 : Operation 800 [2/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 800 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 43> <Delay = 7.30>
ST_97 : Operation 801 [1/8] (7.30ns)   --->   "%next_axie4_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:202]   --->   Operation 801 'readreq' 'next_axie4_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 44> <Delay = 7.30>
ST_98 : Operation 802 [1/1] (7.30ns)   --->   "%next_axie4_data = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem1_addr_3" [filter_kernel.cpp:202]   --->   Operation 802 'read' 'next_axie4_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 45> <Delay = 5.71>
ST_99 : Operation 803 [1/1] (1.89ns)   --->   "%remaining_channels_1 = add i31 %trunc_ln200, i31 2147483632" [filter_kernel.cpp:201]   --->   Operation 803 'add' 'remaining_channels_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 804 [1/1] (1.46ns)   --->   "%sub342 = sub i5 16, i5 %byte_offset_1" [filter_kernel.cpp:183]   --->   Operation 804 'sub' 'sub342' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 805 [2/2] (3.81ns)   --->   "%call_ln202 = call void @filter_kernel_Pipeline_VITIS_LOOP_204_19, i128 %next_axie4_data, i31 %remaining_channels_1, i5 %sub342, i8 %output_pixel_2_loc_load, i8 %output_pixel_1_loc_load, i128 %next_axie4_data_1_loc" [filter_kernel.cpp:202]   --->   Operation 805 'call' 'call_ln202' <Predicate = true> <Delay = 3.81> <CoreType = "Generic">   --->   Generic Core

State 100 <SV = 46> <Delay = 4.19>
ST_100 : Operation 806 [1/2] (4.19ns)   --->   "%call_ln202 = call void @filter_kernel_Pipeline_VITIS_LOOP_204_19, i128 %next_axie4_data, i31 %remaining_channels_1, i5 %sub342, i8 %output_pixel_2_loc_load, i8 %output_pixel_1_loc_load, i128 %next_axie4_data_1_loc" [filter_kernel.cpp:202]   --->   Operation 806 'call' 'call_ln202' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Generic Core

State 101 <SV = 47> <Delay = 7.30>
ST_101 : Operation 807 [1/1] (7.30ns)   --->   "%gmem1_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem1_addr_3, i64 1" [filter_kernel.cpp:212]   --->   Operation 807 'writereq' 'gmem1_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 48> <Delay = 7.30>
ST_102 : Operation 808 [1/1] (0.00ns)   --->   "%next_axie4_data_1_loc_load = load i128 %next_axie4_data_1_loc"   --->   Operation 808 'load' 'next_axie4_data_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 809 [1/1] (7.30ns)   --->   "%write_ln212 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem1_addr_3, i128 %next_axie4_data_1_loc_load, i16 65535" [filter_kernel.cpp:212]   --->   Operation 809 'write' 'write_ln212' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 49> <Delay = 7.30>
ST_103 : Operation 810 [5/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 810 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 50> <Delay = 7.30>
ST_104 : Operation 811 [4/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 811 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 51> <Delay = 7.30>
ST_105 : Operation 812 [3/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 812 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 52> <Delay = 7.30>
ST_106 : Operation 813 [2/5] (7.30ns)   --->   "%gmem1_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem1_addr_3" [filter_kernel.cpp:212]   --->   Operation 813 'writeresp' 'gmem1_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.537ns
The critical path consists of the following:
	s_axi read operation ('channels_read') on port 'channels' [21]  (1.000 ns)
	'icmp' operation 1 bit ('cmp2538') [111]  (1.916 ns)
	'select' operation 31 bit ('smax26') [116]  (0.621 ns)

 <State 2>: 6.636ns
The critical path consists of the following:
	'select' operation 31 bit ('smax') [115]  (0.621 ns)
	'mul' operation 62 bit ('mul_ln58', filter_kernel.cpp:58) [120]  (6.014 ns)

 <State 3>: 2.649ns
The critical path consists of the following:
	'sub' operation 64 bit ('sub_ln58', filter_kernel.cpp:58) [123]  (2.649 ns)

 <State 4>: 3.437ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'filter_kernel_Pipeline_VITIS_LOOP_48_1' [101]  (3.437 ns)

 <State 5>: 6.210ns
The critical path consists of the following:
	'mul' operation 63 bit ('bound67', filter_kernel.cpp:58) [138]  (6.210 ns)

 <State 6>: 3.062ns
The critical path consists of the following:
	'load' operation 31 bit ('row', filter_kernel.cpp:85) on local variable 'row', filter_kernel.cpp:85 [150]  (0.000 ns)
	'icmp' operation 1 bit ('cmp155', filter_kernel.cpp:85) [158]  (1.916 ns)
	'and' operation 1 bit ('and_ln155', filter_kernel.cpp:155) [160]  (0.712 ns)
	blocking operation 0.434 ns on control path)

 <State 7>: 3.062ns
The critical path consists of the following:
	'phi' operation 31 bit ('col') with incoming values : ('indvars_iv_next122') [163]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln87', filter_kernel.cpp:87) [165]  (1.916 ns)
	blocking operation 1.146 ns on control path)

 <State 8>: 3.814ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln99', filter_kernel.cpp:99) [325]  (1.898 ns)
	'call' operation 0 bit ('call_ln58', filter_kernel.cpp:58) to 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' [328]  (1.916 ns)

 <State 9>: 4.369ns
The critical path consists of the following:
	'phi' operation 2 bit ('k', filter_kernel.cpp:91) with incoming values : ('add_ln91', filter_kernel.cpp:91) [194]  (0.000 ns)
	'sparsemux' operation 8 bit ('tmp_7', filter_kernel.cpp:93) [226]  (1.146 ns)
	'select' operation 8 bit ('select_ln93_2', filter_kernel.cpp:93) [227]  (0.931 ns)
	'sparsemux' operation 8 bit ('window', filter_kernel.cpp:93) [228]  (1.146 ns)
	'store' operation 0 bit ('store_ln93', filter_kernel.cpp:93) of variable 'window', filter_kernel.cpp:93 on local variable 'window', filter_kernel.cpp:70 [238]  (1.146 ns)

 <State 10>: 1.146ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('phi_ln114', filter_kernel.cpp:114) with incoming values : ('add_ln114_4', filter_kernel.cpp:114) [333]  (1.146 ns)

 <State 11>: 5.277ns
The critical path consists of the following:
	'phi' operation 63 bit ('phi_ln114_1', filter_kernel.cpp:114) with incoming values : ('add_ln114_2', filter_kernel.cpp:114) [336]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln114_2', filter_kernel.cpp:114) [349]  (2.628 ns)
	'select' operation 62 bit ('select_ln114_1', filter_kernel.cpp:114) [350]  (0.000 ns)
	'sub' operation 64 bit ('sub_ln114', filter_kernel.cpp:114) [352]  (2.649 ns)

 <State 12>: 6.210ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln115', filter_kernel.cpp:115) [359]  (6.210 ns)

 <State 13>: 6.411ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln115', filter_kernel.cpp:115) [361]  (1.916 ns)
	'sub' operation 28 bit ('sub_ln115_1', filter_kernel.cpp:115) [363]  (1.846 ns)
	'select' operation 28 bit ('select_ln115', filter_kernel.cpp:115) [365]  (0.000 ns)
	'add' operation 64 bit ('add_ln116', filter_kernel.cpp:116) [368]  (2.649 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem0_addr', filter_kernel.cpp:116) [371]  (0.000 ns)
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_req', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [372]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('axie4_data', filter_kernel.cpp:116) on port 'gmem0' (filter_kernel.cpp:116) [373]  (7.300 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 2.417ns
The critical path consists of the following:
	'load' operation 8 bit ('line_buffer_load', filter_kernel.cpp:139) on array 'line_buffer', filter_kernel.cpp:64 [406]  (2.417 ns)

 <State 25>: 2.417ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('line_buffer_3_addr_2', filter_kernel.cpp:87) [495]  (0.000 ns)
	'load' operation 8 bit ('line_buffer_3_load_1', filter_kernel.cpp:87) on array 'line_buffer', filter_kernel.cpp:64 [498]  (2.417 ns)

 <State 26>: 4.154ns
The critical path consists of the following:
	'phi' operation 31 bit ('k', filter_kernel.cpp:136) with incoming values : ('add_ln136', filter_kernel.cpp:136) [433]  (0.000 ns)
	'sparsemux' operation 8 bit ('tmp_8', filter_kernel.cpp:139) [451]  (1.146 ns)
	'sparsemux' operation 8 bit ('tmp_11', filter_kernel.cpp:139) [453]  (1.146 ns)
	'select' operation 8 bit ('storemerge', filter_kernel.cpp:87) [454]  (0.931 ns)
	'select' operation 8 bit ('storemerge349', filter_kernel.cpp:136) [459]  (0.931 ns)

 <State 27>: 5.479ns
The critical path consists of the following:
	'load' operation 8 bit ('line_buffer_3_load_1', filter_kernel.cpp:87) on array 'line_buffer', filter_kernel.cpp:64 [498]  (2.417 ns)
	'call' operation 0 bit ('call_ln149', filter_kernel.cpp:149) to 'filter_kernel_Pipeline_VITIS_LOOP_147_14' [504]  (3.062 ns)

 <State 28>: 4.208ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln149', filter_kernel.cpp:149) to 'filter_kernel_Pipeline_VITIS_LOOP_147_14' [504]  (4.208 ns)

 <State 29>: 5.672ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln155', filter_kernel.cpp:155) [515]  (1.898 ns)
	'and' operation 1 bit ('and_ln155_2', filter_kernel.cpp:155) [516]  (0.000 ns)
	'and' operation 1 bit ('and_ln155_1', filter_kernel.cpp:155) [517]  (0.712 ns)
	'call' operation 0 bit ('call_ln0') to 'filter_kernel_Pipeline_VITIS_LOOP_160_15' [624]  (3.062 ns)

 <State 30>: 6.210ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln216', filter_kernel.cpp:216) [521]  (6.210 ns)

 <State 31>: 6.934ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln216', filter_kernel.cpp:216) [523]  (1.916 ns)
	'sub' operation 28 bit ('sub_ln216_1', filter_kernel.cpp:216) [525]  (1.846 ns)
	'select' operation 28 bit ('axie4_idx', filter_kernel.cpp:216) [527]  (0.523 ns)
	'add' operation 64 bit ('add_ln219', filter_kernel.cpp:219) [539]  (2.649 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem0_addr_1', filter_kernel.cpp:219) [542]  (0.000 ns)
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('input_axie4_data_req', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [543]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('input_axie4_data', filter_kernel.cpp:219) on port 'gmem0' (filter_kernel.cpp:219) [544]  (7.300 ns)

 <State 41>: 4.838ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln222', filter_kernel.cpp:222) [553]  (1.461 ns)
	'icmp' operation 1 bit ('empty_58', filter_kernel.cpp:222) [556]  (1.916 ns)
	'select' operation 5 bit ('umax', filter_kernel.cpp:222) [557]  (0.000 ns)
	'sub' operation 5 bit ('sub_ln222', filter_kernel.cpp:222) [558]  (1.461 ns)

 <State 42>: 5.990ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln217', filter_kernel.cpp:217) to 'filter_kernel_Pipeline_VITIS_LOOP_222_20' [559]  (5.990 ns)

 <State 43>: 5.497ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln217', filter_kernel.cpp:217) to 'filter_kernel_Pipeline_VITIS_LOOP_222_20' [559]  (5.497 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_addr_req', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [564]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	'phi' operation 128 bit ('output_axie4_data') with incoming values : ('output_axie4_data', filter_kernel.cpp:220) ('output_axie4_data_2_loc_load') [563]  (0.000 ns)
	bus write operation ('write_ln230', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [565]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [566]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [566]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [566]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [566]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_resp', filter_kernel.cpp:230) on port 'gmem1' (filter_kernel.cpp:230) [566]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem0_addr_2', filter_kernel.cpp:234) [579]  (0.000 ns)
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_input_axie4_data_req', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [580]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus read operation ('next_input_axie4_data', filter_kernel.cpp:234) on port 'gmem0' (filter_kernel.cpp:234) [581]  (7.300 ns)

 <State 60>: 5.114ns
The critical path consists of the following:
	'add' operation 31 bit ('remaining_channels', filter_kernel.cpp:233) [572]  (1.898 ns)
	'call' operation 0 bit ('call_ln235', filter_kernel.cpp:235) to 'filter_kernel_Pipeline_VITIS_LOOP_237_21' [588]  (3.215 ns)

 <State 61>: 4.191ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln235', filter_kernel.cpp:235) to 'filter_kernel_Pipeline_VITIS_LOOP_237_21' [588]  (4.191 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_addr_2_req', filter_kernel.cpp:245) on port 'gmem1' (filter_kernel.cpp:245) [590]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	'load' operation 128 bit ('next_output_axie4_data_1_loc_load') on local variable 'next_output_axie4_data_1_loc' [589]  (0.000 ns)
	bus write operation ('write_ln245', filter_kernel.cpp:245) on port 'gmem1' (filter_kernel.cpp:245) [591]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_2_resp', filter_kernel.cpp:245) on port 'gmem1' (filter_kernel.cpp:245) [592]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_2_resp', filter_kernel.cpp:245) on port 'gmem1' (filter_kernel.cpp:245) [592]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_2_resp', filter_kernel.cpp:245) on port 'gmem1' (filter_kernel.cpp:245) [592]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_2_resp', filter_kernel.cpp:245) on port 'gmem1' (filter_kernel.cpp:245) [592]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_3_resp', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [689]  (7.300 ns)

 <State 69>: 6.210ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln182', filter_kernel.cpp:182) [629]  (6.210 ns)

 <State 70>: 6.934ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln182', filter_kernel.cpp:182) [631]  (1.916 ns)
	'sub' operation 28 bit ('sub_ln182_1', filter_kernel.cpp:182) [633]  (1.846 ns)
	'select' operation 28 bit ('axie4_idx', filter_kernel.cpp:182) [635]  (0.523 ns)
	'add' operation 64 bit ('add_ln186', filter_kernel.cpp:186) [646]  (2.649 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem1_addr_1', filter_kernel.cpp:186) [649]  (0.000 ns)
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('axie4_data_1_req', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [650]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus read operation ('axie4_data', filter_kernel.cpp:186) on port 'gmem1' (filter_kernel.cpp:186) [651]  (7.300 ns)

 <State 80>: 4.874ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln188', filter_kernel.cpp:188) [655]  (1.461 ns)
	'icmp' operation 1 bit ('empty_56', filter_kernel.cpp:188) [658]  (1.952 ns)
	'select' operation 5 bit ('umax1', filter_kernel.cpp:188) [659]  (0.000 ns)
	'sub' operation 5 bit ('sub_ln188', filter_kernel.cpp:188) [660]  (1.461 ns)

 <State 81>: 2.775ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln183', filter_kernel.cpp:183) to 'filter_kernel_Pipeline_VITIS_LOOP_188_18' [661]  (2.775 ns)

 <State 82>: 5.497ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln183', filter_kernel.cpp:183) to 'filter_kernel_Pipeline_VITIS_LOOP_188_18' [661]  (5.497 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_addr_1_req', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [666]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	'phi' operation 128 bit ('axie4_data') with incoming values : ('axie4_data', filter_kernel.cpp:186) ('axie4_data_3_loc_load') [665]  (0.000 ns)
	bus write operation ('write_ln197', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [667]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_resp', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [668]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_resp', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [668]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_resp', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [668]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_resp', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [668]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_resp', filter_kernel.cpp:197) on port 'gmem1' (filter_kernel.cpp:197) [668]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem1_addr_3', filter_kernel.cpp:202) [681]  (0.000 ns)
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('next_axie4_data_req', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [682]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus read operation ('next_axie4_data', filter_kernel.cpp:202) on port 'gmem1' (filter_kernel.cpp:202) [683]  (7.300 ns)

 <State 99>: 5.713ns
The critical path consists of the following:
	'add' operation 31 bit ('remaining_channels', filter_kernel.cpp:201) [674]  (1.898 ns)
	'call' operation 0 bit ('call_ln202', filter_kernel.cpp:202) to 'filter_kernel_Pipeline_VITIS_LOOP_204_19' [685]  (3.814 ns)

 <State 100>: 4.191ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln202', filter_kernel.cpp:202) to 'filter_kernel_Pipeline_VITIS_LOOP_204_19' [685]  (4.191 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_addr_3_req', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [687]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	'load' operation 128 bit ('next_axie4_data_1_loc_load') on local variable 'next_axie4_data_1_loc' [686]  (0.000 ns)
	bus write operation ('write_ln212', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [688]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_3_resp', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [689]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_3_resp', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [689]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_3_resp', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [689]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_3_resp', filter_kernel.cpp:212) on port 'gmem1' (filter_kernel.cpp:212) [689]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
