@article{journals/jolpe/HanK07,
  title = {Simulated Annealing Based Temperature Aware Floorplanning},
  pages = {141-155},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.128},
  author = {Yongkui Han and Israel Koren}
}
@article{journals/jolpe/GhoshK14,
  title = {Quantum-Dot Cellular Automata-Implementing Reversible Benchmarks},
  pages = {321-324},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1346},
  author = {Bahniman Ghosh and Abhinay Kumar}
}
@article{journals/jolpe/SelimisKFMK07,
  title = {A Low Power Design for Sbox Cryptographic Primitive of Advanced Encryption Standard for Mobile End-Users},
  pages = {327-336},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.139},
  author = {George N. Selimis and Athanasios P. Kakarountas and Apostolos P. Fournaris and Athanasios Milidonis and Odysseas G. Koufopavlou}
}
@article{journals/jolpe/RajMBRSD11,
  title = {Process Variation Tolerant FinFET Based Robust Low Power SRAM Cell Design at 32 nm Technology},
  pages = {163-171},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1125},
  author = {Balwinder Raj and Jatin Mitra and Deepak Kumar Bihani and V. Rangharajan and Ashok K. Saxena and Sudeb Dasgupta}
}
@article{journals/jolpe/KandalaW10,
  title = {Low-Power Circuit Techniques for Charge-Scaling Successive Approximation Register ADC Design},
  pages = {300-310},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1084},
  author = {Mallik Kandala and Haibo Wang}
}
@article{journals/jolpe/VivetBLZ11,
  title = {On-line Power Optimization of Data Flow Multi-Core Architecture Based on Vdd-Hopping for Local Dynamic Voltage and Frequency Scaling},
  pages = {265-273},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1135},
  author = {Pascal Vivet and Edith Beigné and Hugo Lebreton and Nacer-Eddine Zergainoh}
}
@article{journals/jolpe/KumaravelTVR13,
  title = {A Power Efficient Low Noise Preamplifier for Biomedical Applications},
  pages = {501-509},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1286},
  author = {S. Kumaravel and K. N. Bharadwaj Tirumala and B. Venkataramani and R. Raja}
}
@article{journals/jolpe/CourtayLS10,
  title = {Spatial Switching Data Coding Technique Analysis and Improvements for Interconnect Power Consumption Optimization},
  pages = {32-43},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1054},
  author = {Antoine Courtay and Johann Laurent and Olivier Sentieys}
}
@article{journals/jolpe/NisarC09,
  title = {Environment and Process Adaptive Low Power Wireless Baseband Signal Processing Using Dual Real-Time Feedback},
  pages = {313-325},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1032},
  author = {Muhammad Mudassar Nisar and Abhijit Chatterjee}
}
@article{journals/jolpe/KotheV08,
  title = {A Scan Controller Concept for Low Power Scan Tests},
  pages = {420-428},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.195},
  author = {René Kothe and Heinrich Theodor Vierhaus}
}
@article{journals/jolpe/DandapatKM08,
  title = {Design of a Low Leakage, Low Power and High Performance Search and Read Memory Using CAM and SRAM},
  pages = {158-168},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.267},
  author = {Anup Dandapat and D. Kayal and D. Mukhopadhyay}
}
@article{journals/jolpe/KisslerSHT09,
  title = {Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures},
  pages = {96-105},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1008},
  author = {Dmitrij Kissler and Andreas Strawetz and Frank Hannig and Jürgen Teich}
}
@article{journals/jolpe/SchusterPNF05,
  title = {An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth},
  pages = {3-10},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.006},
  author = {Christian Schuster and Christian Piguet and Jean-Luc Nagel and Pierre-André Farine}
}
@article{journals/jolpe/AhmedT10,
  title = {A Novel IR-Drop Tolerant Transition Delay Fault Test Pattern Generation Procedure},
  pages = {150-159},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1065},
  author = {Nisar Ahmed and Mohammad Tehranipoor}
}
@article{journals/jolpe/UpadhyayC15,
  title = {A High Speed and Low Power 8 Bit × 8 Bit Multiplier Design Using Novel Two Transistor (2T) XOR Gates},
  pages = {37-48},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1362},
  author = {Himani Upadhyay and Shubhajit Roy Chowdhury}
}
@article{journals/jolpe/KhandayPP13,
  title = {Ultra Low-Voltage Ultra Low-Power Sinh-Domain Wavelet Filer for Electrocardiogram Signal Analysis},
  pages = {288-294},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1260},
  author = {Farooq A. Khanday and Evdokia Pilavaki and Costas Psychalinos}
}
@article{journals/jolpe/FernandezSAKG15,
  title = {Variability Characterisation of Nanoscale Si and InGaAs Fin Field-Effect-Transistors at Subthreshold},
  pages = {256-262},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1371},
  author = {Guillermo Indalecio Fernández and Natalia Seoane and Manuel Aldegunde and Karol Kalna and Antonio J. García-Loureiro}
}
@article{journals/jolpe/ChakrabortyR10,
  title = {A Novel Threshold Voltage Assignment for 3D Multicore Designs},
  pages = {436-446},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1091},
  author = {Koushik Chakraborty and Sanghamitra Roy}
}
@article{journals/jolpe/OliveiraSTST11,
  title = {On-Line BIST for Performance Failure Prediction Under NBTI-Induced Aging in Safety-Critical Applications},
  pages = {562-572},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1155},
  author = {R. S. Oliveira and Jorge Semião and Isabel C. Teixeira and Marcelino B. Santos and João Paulo Teixeira}
}
@article{journals/jolpe/SreejithAB09,
  title = {A Workload Based Lookup Table for Minimal Power Operation Under Supply and Body Bias Control},
  pages = {173-184},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1018},
  author = {K. Sreejith and Bharadwaj Amrutur and Ashok Balivada}
}
@article{journals/jolpe/YadavPS15,
  title = {New Topology Approach for Future Process, Voltage and Temperature Aware SRAM Using Independently Controlled Double-Gate FinFET},
  pages = {49-62},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1363},
  author = {Nandakishor Yadav and Manisha Pattanaik and G. K. Sharma}
}
@article{journals/jolpe/BhattacharyaI14,
  title = {Design and Analysis of Robust Spin Transfer Torque Magnetic Random Access Memory Bitcell Using FinFET},
  pages = {220-227},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1319},
  author = {Arundhati Bhattacharya and Aminul Islam}
}
@article{journals/jolpe/Verma11,
  title = {A Special Issue on Low Power Design and Verification Techniques},
  pages = {1},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1111},
  author = {Shireesh Verma}
}
@article{journals/jolpe/GhoshHGBDMP12,
  title = {POWER-SIM: An SOC Simulator for Estimating Power Profiles of Mobile Workloads},
  pages = {293-303},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1193},
  author = {Priyankar Ghosh and Aritra Hazra and Rahul Gonnabhaktula and Niraj Bhilegaonkar and Pallab Dasgupta and Chittaranjan A. Mandal and Krishna Paul}
}
@article{journals/jolpe/MazouffreLBCBD05,
  title = {A 1 V 270 My-W 2 GHz CMOS Synchronized Ring Oscillator Based Prescaler},
  pages = {153-160},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.016},
  author = {Olivier Mazouffre and Hervé Lapuyade and Jean-Baptiste Begueret and Andreia Cathelin and Didier Belot and Yann Deval}
}
@article{journals/jolpe/NiuQ06,
  title = {System Wide Dynamic Power Management for Weakly Hard Real-Time Systems},
  pages = {342-355},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.101},
  author = {Linwei Niu and Gang Quan}
}
@article{journals/jolpe/BalAB13,
  title = {Design and Analysis of Improved Soft Switching DC-DC Boost Converter for Low Power Photovoltaic Applications},
  pages = {303-312},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1267},
  author = {Satarupa Bal and Anup Anurag and B. Chitti Babu}
}
@article{journals/jolpe/CasanovaDAS06,
  title = {Multiclock Domain and Dynamic Frequency Scaling Applied to the Control Unit of a Battery Powered for 1 cm3 Microrobot},
  pages = {291-299},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.067},
  author = {Raimon Casanova and Ángel Dieguez and Anna Arbat and Josep Samitier}
}
@article{journals/jolpe/Talukdar15,
  title = {Power-Aware Automated Pipelining of Combinational Circuits},
  pages = {413-425},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1385},
  author = {Priyankar Talukdar}
}
@article{journals/jolpe/OborilFKT13,
  title = {Negative Bias Temperature Instability-Aware Instruction Scheduling: A Cross-Layer Approach},
  pages = {389-402},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1284},
  author = {Fabian Oboril and Farshad Firouzi and Saman Kiamehr and Mehdi Baradaran Tahoori}
}
@article{journals/jolpe/OrtizIMG09,
  title = {Low-Power Coding for Networks-on-Chip with Virtual Channels},
  pages = {77-84},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1006},
  author = {Alberto García Ortiz and Leandro Soares Indrusiak and Tudor Murgan and Manfred Glesner}
}
@article{journals/jolpe/VosFB12,
  title = {Pushing Adaptive Voltage Scaling Fully on Chip},
  pages = {95-112},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1175},
  author = {Julien De Vos and Denis Flandre and David Bol}
}
@article{journals/jolpe/NajeebGKV07,
  title = {Controllability-Driven Peak Dynamic Power Estimation for VLSI Circuits},
  pages = {280-292},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.140},
  author = {K. Najeeb and Karthik Gururaj and V. Kamakoti and Vivekananda M. Vedula}
}
@article{journals/jolpe/ThakralMPK10,
  title = {DOE-ILP Based Simultaneous Power and Read Stability Optimization in Nano-CMOS SRAM},
  pages = {390-400},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1093},
  author = {Garima Thakral and Saraju P. Mohanty and Dhiraj K. Pradhan and Elias Kougianos}
}
@article{journals/jolpe/KanungoD11,
  title = {An Efficient Single Phase Adiabatic Logic and Its Application to Combinational and Sequential Design},
  pages = {381-392},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1143},
  author = {Jitendra Kanungo and S. Dasgupta}
}
@article{journals/jolpe/WangKGC09,
  title = {Low-Power VLSI Design of LDPC Decoder Using Dynamic Voltage and Frequency Scaling for Additive White Gaussian Noise Channels},
  pages = {303-312},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1031},
  author = {Weihuang Wang and Euncheol Kim and Kiran K. Gunnam and Gwan S. Choi}
}
@article{journals/jolpe/BathilyAHP11,
  title = {Low-Power, Battery-Operated, Large-Bandwidth Analog Integrated DC/DC Step-Down Converters},
  pages = {49-60},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1116},
  author = {Malal Bathily and Bruno Allard and Frederic Hasbani and Vincent Pinon}
}
@article{journals/jolpe/0001BMR15,
  title = {Field Programmable Gate Array and System-on-Chip Based Implementation of Discrete Fast Walsh-Hadamard Transform Domain Image Watermarking Architecture for Real-Time Applications},
  pages = {375-386},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1388},
  author = {Sudip Ghosh 0001 and Arijit Biswas and Santi Prasad Maity and Hafizur Rahaman}
}
@article{journals/jolpe/MoreiraTMC14,
  title = {Spatially Distributed Dual-Spacer Null Convention Logic Design},
  pages = {313-320},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1332},
  author = {Matheus Trevisan Moreira and Guilherme Trojan and Fernando Gehm Moraes and Ney Laert Vilar Calazans}
}
@article{journals/jolpe/JafariDS05,
  title = {Epsilon-Optimal Minimal-Skew Battery Lifetime Routing in Distributed Embedded Systems},
  pages = {97-107},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.031},
  author = {Roozbeh Jafari and Foad Dabiri and Majid Sarrafzadeh}
}
@article{journals/jolpe/TajalliML07,
  title = {Tradeoffs in Design of Low-Power Gated-Oscillator Clock and Data Recovery Circuits},
  pages = {345-354},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.145},
  author = {Armin Tajalli and Paul Muller and Yusuf Leblebici}
}
@article{journals/jolpe/GhoshMKBD13,
  title = {A Novel Design of Seven Segment Decoder Using Cyclic Combinational Technique},
  pages = {421-426},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1274},
  author = {D. Ghosh and P. C. Mondal and D. Kayal and P. Bhattacharyya and Anup Dandapat}
}
@article{journals/jolpe/IdgunjiF08,
  title = {Design and Analysis of a Low Power Multi-Threshold CMOS Based ARM926 System},
  pages = {48-59},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.153},
  author = {Sachin Idgunji and David Flynn}
}
@article{journals/jolpe/DasM09,
  title = {Switched-Capacitor Based Buck Converter Design Using Current Limiter},
  pages = {265-278},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1028},
  author = {Tamal Das and Pradip Mandal}
}
@article{journals/jolpe/LeungCPLGNCSHHMA10,
  title = {RF Module Design of Passive UHF RFID Tag Implemented in CMOS 90-nm Technology},
  pages = {141-149},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1064},
  author = {Ka Nang Leung and Chiu-sing Choy and Kong-Pang Pun and Lincoln Lai Kan Leung and Jianping Guo and Yuen Sum Ng and Chi Fat Chan and Weiwei Shi and Yang Hong and Marco Ho and Ki-Leung Mak and Yanqing Ai}
}
@article{journals/jolpe/Visalli08,
  title = {Fuzzy Control of Coding Schemes for Reducing Energy Dissipation in Off-Chip Buses},
  pages = {169-177},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.257},
  author = {Giuseppe Visalli}
}
@article{journals/jolpe/MabroukiTDB11,
  title = {An Optimum Body Biasing for Gain and Linearity Control in CMOS Low-Noise Amplifiers},
  pages = {199-208},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1128},
  author = {Aya Mabrouki and Thierry Taris and Yann Deval and Jean-Baptiste Begueret}
}
@article{journals/jolpe/NandiC10,
  title = {Design and Analysis of Sub-DT Sub-Domino Logic Circuits for Ultra Low Power Applications},
  pages = {513-520},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1100},
  author = {Ashutosh Nandi and Rajeevan Chandel}
}
@article{journals/jolpe/BhaskarV14,
  title = {Differential Voltage Mode On-Chip Serial Transceiver for Global Interconnects},
  pages = {247-258},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1323},
  author = {M. Bhaskar and B. Venkataramani}
}
@article{journals/jolpe/ChenVSP12,
  title = {Ultra Low Power Asynchronous Charge Sharing Logic},
  pages = {526-534},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1213},
  author = {Jiaoyan Chen and Dilip P. Vasudevan and Michel P. Schellekens and Emanuel M. Popovici}
}
@article{journals/jolpe/Wadhwa09,
  title = {CMOS Proportional-to-Absolute Temperature Current Reference for Low Voltage Operation},
  pages = {257-264},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1027},
  author = {Sanjay Kumar Wadhwa}
}
@article{journals/jolpe/ChenNXZV09,
  title = {Statistical Power Analysis for High-Performance Processors},
  pages = {70-76},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1005},
  author = {Howard Chen and Scott Neely and Jinjun Xiong and Vladimir Zolotov and Chandu Visweswariah}
}
@article{journals/jolpe/RamalingamDP07,
  title = {Wakeup Scheduling in MTCMOS Circuits Using Successive Relaxation to Minimize Ground Bounce},
  pages = {28-35},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.116},
  author = {Anand Ramalingam and Anirudh Devgan and David Z. Pan}
}
@article{journals/jolpe/PyneP15,
  title = {Runtime Leakage Power Reduction Using Loop Unrolling and Fine Grained Power Gating},
  pages = {16-36},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1361},
  author = {Sumanta Pyne and Ajit Pal}
}
@article{journals/jolpe/ElgharbawyGMB07,
  title = {Novel Adaptive Body Biasing Techniques for Energy Efficient Subthreshold CMOS Circuits},
  pages = {175-188},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.131},
  author = {Walid Elgharbawy and Pradeep Golconda and Abdelhamid G. Moursy and Magdy A. Bayoumi}
}
@article{journals/jolpe/GhoshMAB14,
  title = {Impact of High- Spacer on Junctionless Transistor in Sub-Threshold Regime},
  pages = {293-296},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1312},
  author = {Bahniman Ghosh and Partha Mondal and M. W. Akram and Punyasloka Bal}
}
@article{journals/jolpe/GupteA09a,
  title = {Adaptive Global Elimination Algorithm for Low Power Motion Estimation (J. Low Power Electronics 5: 1-16 (2009))},
  pages = {255-256},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1025},
  author = {Ajit Gupte and Bharadwaj Amrutur}
}
@article{journals/jolpe/AmatCCR15,
  title = {Variability Influence on FinFET-Based On-Chip Memory Data Paths},
  pages = {250-255},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1369},
  author = {Esteve Amat and Antonio Calomarde and Ramon Canal and Antonio Rubio}
}
@article{journals/jolpe/MahdoumBB06,
  title = {An Efficient Assignment of Voltages and Optional Cycles for Maximizing Rewards in Real-Time Systems with Energy Constraints},
  pages = {189-200},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.059},
  author = {Ali Mahdoum and Nadjib Badache and Hamid Bessalah}
}
@article{journals/jolpe/ViraraghavanAV08,
  title = {Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks},
  pages = {301-319},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.187},
  author = {Janakiraman Viraraghavan and Bharadwaj Amrutur and V. Visvanathan}
}
@article{journals/jolpe/Polian10,
  title = {Power Supply Noise: Causes, Effects, and Testing},
  pages = {326-338},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1075},
  author = {Ilia Polian}
}
@article{journals/jolpe/Visalli13,
  title = {A Low Power L1 Cache Design Based on Data and Tag Re-Mapping},
  pages = {427-434},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1275},
  author = {Giuseppe Visalli}
}
@article{journals/jolpe/MoitaAS13,
  title = {ActivIC: Design-Based Automatic Characterization of Mixed-Signal Integrated Circuits},
  pages = {73-88},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1242},
  author = {Tiago H. Moita and Carlos B. Almeida and Marcelino Bicho Dos Santos}
}
@article{journals/jolpe/SioziosS08,
  title = {A Power-Aware Placement and Routing Algorithm Targeting 3D FPGAs},
  pages = {275-289},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.184},
  author = {Kostas Siozios and Dimitrios Soudris}
}
@article{journals/jolpe/HajkazemiB14,
  title = {An Alternative Hybrid Power-Aware Adder for High-Performance Processors},
  pages = {38-44},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1292},
  author = {Mohammad Hossein Hajkazemi and Amirali Baniasadi}
}
@article{journals/jolpe/BoseM13,
  title = {Characterization of GaN/(4H)SiC Heterostructure Vertical pn Power Diode},
  pages = {89-96},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1243},
  author = {Srikanta Bose and S. K. Mazumder}
}
@article{journals/jolpe/MehtaSLHHJ06,
  title = {A Low-Energy Reconfigurable Fabric for the SuperCISC Architecture},
  pages = {148-164},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.073},
  author = {Gayatri Mehta and Justin Stander and Joshua M. Lucas and Raymond R. Hoare and Brady Hunsaker and Alex K. Jones}
}
@article{journals/jolpe/TacheBIKA14,
  title = {Enhancing the Static Noise Margins by Upsizing Length for Ultra-Low Voltage/Power/Energy Gates},
  pages = {137-148},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1305},
  author = {Mihai Tache and Valeriu Beiu and Walid Ibrahim and Fekri Kharbash and Massimo Alioto}
}
@article{journals/jolpe/KulkarniGE11,
  title = {Trading Accuracy for Power in a Multiplier Architecture},
  pages = {490-501},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1157},
  author = {Parag Kulkarni and Puneet Gupta and Milos D. Ercegovac}
}
@article{journals/jolpe/ChakrabortyGSMC15,
  title = {Pre-Layout Decoupling Capacitance Estimation and Allocation for Noise-Aware Crypto-System on Chip Applications},
  pages = {333-339},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1397},
  author = {Moumita Chakraborty and Krishnendu Guha and Debasri Saha and Partha Mitra and Amlan Chakrabarti}
}
@article{journals/jolpe/IchihashiLBRBA10,
  title = {An On-Chip Multi-Mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-Power Domain SoC Using a 65-nm Standard CMOS Logic Process},
  pages = {201-210},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1071},
  author = {Motoi Ichihashi and Hélène Lhermet and Edith Beigné and Frédéric Rothan and Marc Belleville and Amara Amara}
}
@article{journals/jolpe/FradjBAP08,
  title = {Low Power Main Memory Configuration and Tasks Allocation},
  pages = {149-157},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.265},
  author = {Hanene Ben Fradj and Cécile Belleudy and Michel Auguin and Alain Pegatoquet}
}
@article{journals/jolpe/JasujaS15,
  title = {A Design Approach for Efficient Multipliers for Wearable Technology},
  pages = {290-297},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1400},
  author = {A. Jasuja and R. K. Sharma}
}
@article{journals/jolpe/Notarangelo0SG07,
  title = {A Low Power, Scalable and Runtime Customizable Microprocessor Architecture for Image Processing},
  pages = {36-42},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.109},
  author = {Giuseppe Notarangelo and Francesco Pappalardo 0002 and Elena Salurso and Elio Guidetti}
}
@article{journals/jolpe/AungLS14,
  title = {Addressing Productivity Challenges in Domain-Specific Reconfigurable Platforms: A Case Study on Extended Kalman Filter-Based Motor Control},
  pages = {455-466},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1342},
  author = {Yan Lin Aung and Siew Kei Lam and Thambipillai Srikanthan}
}
@article{journals/jolpe/RichelliCK13,
  title = {Design of Hybrid Low Voltage DC/DC Converters Based on Power Efficiency},
  pages = {97-102},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1244},
  author = {Anna Richelli and Alessandro Cocchi and Zsolt Miklós Kovács-Vajna}
}
@article{journals/jolpe/HindsSDS13,
  title = {An Asynchronous Advanced Encryption Standard Core Design for Energy Efficiency},
  pages = {175-188},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1251},
  author = {Michael Hinds and Brett Sparkman and Jia Di and Scott Smith}
}
@article{journals/jolpe/TangZFWLFLW11,
  title = {Design Matrix Analysis for Capacitive Interpolation Flash ADC},
  pages = {61-70},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1117},
  author = {He Tang and Hui Zhao and Siqiang Fan and Xin Wang and Lin Lin and Qiang Fang and Jian Liu and Albert Z. Wang}
}
@article{journals/jolpe/0002H15,
  title = {ARTL-Based Hardware Synthesis to Non-Heterogeneous Standard Cell ASIC Technologies},
  pages = {278-289},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1402},
  author = {Péter Horváth 0002 and Gábor Hosszú}
}
@article{journals/jolpe/DesaiR13,
  title = {Using Adaptive Body Biasing for Robust Process Variation Aware DRAM Design},
  pages = {23-36},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1237},
  author = {Satyajit Desai and Sanghamitra Roy}
}
@article{journals/jolpe/ShafikAKE09,
  title = {Soft Error-Aware Voltage Scaling Technique for Power Minimization in Application-Specific Multiprocessor System-on-Chip},
  pages = {145-156},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1016},
  author = {Rishad Ahmed Shafik and Bashir M. Al-Hashimi and Sandip Kundu and Alireza Ejlali}
}
@article{journals/jolpe/RahmaniLPT12,
  title = {Exploring a Low-Cost and Power-Efficient Hybridization Technique for 3D NoC-Bus Hybrid Architecture Using LastZ-Based Routing Algorithms},
  pages = {403-414},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1202},
  author = {Amir-Mohammad Rahmani and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen}
}
@article{journals/jolpe/NairEJ12,
  title = {Probability-Based Optimal Sizing of Power-Gating Transistors in Full Adders for Reduced Leakage and High Performance},
  pages = {464-471},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1207},
  author = {Pradeep Nair and Savithra Eratne and Eugene B. John}
}
@article{journals/jolpe/Pomeranz13,
  title = {Diagnostic Test Sets with Increased Switching Activity for Transition Faults},
  pages = {133-140},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1248},
  author = {Irith Pomeranz}
}
@article{journals/jolpe/KumarT05,
  title = {Low Power Test Generation for Path Delay Faults},
  pages = {194-205},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.019},
  author = {Mahilchi Milir Vaseekar Kumar and Spyros Tragoudas}
}
@article{journals/jolpe/BoroujeniPL13,
  title = {A Scalable and Adaptive Technique for Compensating Process Variations and Controlling Leakage and Delay in the FPGA},
  pages = {1-8},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1235},
  author = {Bahman Kheradmand Boroujeni and Christian Piguet and Yusuf Leblebici}
}
@article{journals/jolpe/ZhangBM11,
  title = {On-Chip Single-Inductor Multiple-Output Power Converter Design with Adaptive Cross Regulation and Supply Variation Control for Power-Efficient VLSI Systems},
  pages = {71-86},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1118},
  author = {Yi Zhang and Rajdeep Bondade and Dongsheng Ma}
}
@article{journals/jolpe/AlluZ06,
  title = {Reducing Instruction Translation Look-Aside Buffer Energy Through Compiler-Directed Resizing},
  pages = {140-147},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.061},
  author = {Bramha Allu and Wei Zhang 0002}
}
@article{journals/jolpe/RahimianPM12,
  title = {Inter-Plane Communication Methods for 3-D ICs},
  pages = {170-181},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1182},
  author = {Somayyeh Rahimian and Vasilis F. Pavlidis and Giovanni De Micheli}
}
@article{journals/jolpe/GhoshBMA14,
  title = {Device Physics of Germanium-Junctionless Tunnel Field Effect Transistor and an Approach to Optimize I on/I off by Drain Engineering and Work Function Engineering},
  pages = {92-100},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1300},
  author = {Bahniman Ghosh and Punyasloka Bal and Partha Mondal and M. W. Akram}
}
@article{journals/jolpe/Navarro-BotelloMN06,
  title = {Low Power and High Performance Arithmetic Circuits in Feedthrough CMOS Logic Family for Low Power Applications},
  pages = {300-307},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.066},
  author = {Victor Navarro-Botello and Juan A. Montiel-Nelson and Saeid Nooshabadi}
}
@article{journals/jolpe/Visalli12,
  title = {A Bus Switch Coding System with Minimal Hardware Demand},
  pages = {415-423},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1203},
  author = {Giuseppe Visalli}
}
@article{journals/jolpe/ShinK06,
  title = {Communication Power Optimization for Network-on-Chip Architectures},
  pages = {165-176},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.069},
  author = {Dongkun Shin and Jihong Kim}
}
@article{journals/jolpe/FreijedoCSRMVTT10,
  title = {Impact of Power Supply Voltage Variations on FPGA-Based Digital Systems Performance},
  pages = {339-349},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1076},
  author = {Judit Freijedo and Lucía Costas and Jorge Semião and Juan J. Rodríguez-Andina and María José Moure and Fabian Vargas and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/jolpe/LavagnoH12,
  title = {Selected Articles from the CDNLive! EMEA 2012 Conference},
  pages = {725},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1231},
  author = {Luciano Lavagno and Patrick Haspel}
}
@article{journals/jolpe/RazafindraibeRM05,
  title = {Compact and Secured Primitives for the Design of Asynchronous Circuits},
  pages = {20-26},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.009},
  author = {Alin Razafindraibe and Michel Robert and Philippe Maurine}
}
@article{journals/jolpe/KimA11,
  title = {Ultra Low Energy CMOS Logic Using Below-Threshold Dual-Voltage Supply},
  pages = {460-470},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1162},
  author = {Kyungseok Kim and Vishwani D. Agrawal}
}
@article{journals/jolpe/ThakkerBP09,
  title = {Automatic Design of Low-Power Low-Voltage Analog Circuits Using Particle Swarm Optimization with Re-Initialization},
  pages = {291-302},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1030},
  author = {Rajesh Amratlal Thakker and Maryam Shojaei Baghini and Mahesh B. Patil}
}
@article{journals/jolpe/KumarA10,
  title = {Power-Yield Enhancement for Field Programmable Gate Arrays Under Process Variations},
  pages = {280-290},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1081},
  author = {Akhilesh Kumar and Mohab Anis}
}
@article{journals/jolpe/Girard05,
  title = {Welcome to the Journal of Low Power Electronics},
  pages = {1-2},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.010},
  author = {Patrick Girard}
}
@article{journals/jolpe/SenthilRN07,
  title = {Low-Power Hierarchical Scan Test for Multiple Clock Domains},
  pages = {106-118},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.117},
  author = {Arasu T. Senthil and C. P. Ravikumar and S. K. Nandy}
}
@article{journals/jolpe/KumarRLS14,
  title = {Low Power and Area Efficient Carry Select Adder},
  pages = {593-601},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1352},
  author = {V. Nithish Kumar and Pani Prithvi Raj and G. Lakshminarayanan and Mathini Sellathurai}
}
@article{journals/jolpe/JacintoMS11,
  title = {Digital Sliding Mode Control of DC-DC Buck Converters},
  pages = {218-233},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1130},
  author = {Bruno Jacinto and Carlos Moreira and Marcelino Santos}
}
@article{journals/jolpe/ShyamalaK14,
  title = {ReMap: A Novel Automated Peephole Optimization Based Approach for Logic, Delay and Power Minimization},
  pages = {20-31},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1291},
  author = {K. Shyamala and V. Kamakoti}
}
@article{journals/jolpe/BhardwajV08,
  title = {Multi-Attribute Optimization with Application to Leakage-Delay Trade-Offs Using Utility Theory},
  pages = {68-80},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.147},
  author = {Sarvesh Bhardwaj and Sarma B. K. Vrudhula}
}
@article{journals/jolpe/Bystrov10,
  title = {Selected Peer-Reviewed Articles from the LPonTR 2009 Workshop},
  pages = {325},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1074},
  author = {Alex Bystrov}
}
@article{journals/jolpe/BachmannGSWH11,
  title = {An Automated Power Emulation Framework for Embedded Software - Detecting Power-Critical Code Regions and Optimizing Software-Induced Power Consumption Peaks},
  pages = {255-264},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1134},
  author = {Christian Bachmann and Andreas Genser and Christian Steger and Reinhold Weiss and Josef Haid}
}
@article{journals/jolpe/HuffenusP15,
  title = {Digitally Assisted Analog: An Anti-Clipping Function for Class-D Audio Amplifier},
  pages = {74-83},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1360},
  author = {Alexandre Huffenus and Gaël Pillonnet}
}
@article{journals/jolpe/WuDBGPVTWA10,
  title = {A Comprehensive Analysis of Transition Fault Coverage and Test Power Dissipation for Launch-Off-Shift and Launch-Off-Capture Schemes},
  pages = {359-374},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1086},
  author = {Fangmei Wu and Luigi Dilillo and Alberto Bosio and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Mohammad Tehranipoor and Xiaoqing Wen and Nisar Ahmed}
}
@article{journals/jolpe/BernardVBLB14,
  title = {A Robust and Energy Efficient Pulse-Triggered Flip-Flop Design for Ultra Low Voltage Operations},
  pages = {118-126},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1303},
  author = {Sebastien Bernard and Alexandre Valentian and David Bol and Jean-Didier Legat and Marc Belleville}
}
@article{journals/jolpe/VemishettyJAMJA15,
  title = {A Robust Reliable and Low Complexity on Chip f-QRS Detection and Identification Architecture for Remote Personalized Health Care Applications},
  pages = {387-400},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1387},
  author = {Naresh Vemishetty and Arpit Jain and Aashish Amber and Sidharth Maheshwari and Agathya Jagirdar and Amit Acharyya}
}
@article{journals/jolpe/HicksK11,
  title = {Hybrid Subthreshold and Nearthreshold Design Methodology for Energy Minimization},
  pages = {172-184},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1126},
  author = {J. Kevin Hicks and Dhireesha Kudithipudi}
}
@article{journals/jolpe/MukherjeeGDP13,
  title = {An Integrated Approach for Fine-Grained Power and Peak Temperature Management During High-Level Synthesis},
  pages = {350-362},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1262},
  author = {Rajdeep Mukherjee and Priyankar Ghosh and Pallab Dasgupta and Ajit Pal}
}
@article{journals/jolpe/PotluriCK12,
  title = {Interconnect Aware Test Power Reduction},
  pages = {516-525},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1212},
  author = {Seetal Potluri and Nitin Chandrachoodan and V. Kamakoti}
}
@article{journals/jolpe/DattaSR13,
  title = {Particle Swarm Optimization Based Reversible Circuit Synthesis Using Mixed Control Toffoli Gates},
  pages = {363-372},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1261},
  author = {Kamalika Datta and Indranil Sengupta and Hafizur Rahaman}
}
@article{journals/jolpe/BartoliniHCB14,
  title = {Message Passing-Aware Power Management on Many-Core Systems},
  pages = {531-549},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1359},
  author = {Andrea Bartolini and Can Hankendi and Ayse Kivilcim Coskun and Luca Benini}
}
@article{journals/jolpe/CourtaySLJ08,
  title = {High-Level Interconnect Delay and Power Estimation},
  pages = {21-33},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.152},
  author = {Antoine Courtay and Olivier Sentieys and Johann Laurent and Nathalie Julien}
}
@article{journals/jolpe/OuP05,
  title = {Arithmetic-Level Instruction Based Energy Estimation for FPGA based Soft Processors},
  pages = {161-171},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.033},
  author = {Jingzhao Ou and Viktor K. Prasanna}
}
@article{journals/jolpe/AzemardH14,
  title = {Selected Peer-Reviewed Articles from the 4th European Workshop on CMOS Variability, Karlsruhe, Germany, September 9-11, 2013},
  pages = {116-117},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1310},
  author = {Nadine Azémard and Jörg Henkel}
}
@article{journals/jolpe/ButzenBRR10,
  title = {Leakage Analysis Considering the Effect of Inter-Cell Wire Resistance for Nanoscaled CMOS Circuits},
  pages = {192-200},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1070},
  author = {Paulo F. Butzen and Vinícius Dal Bem and André Inácio Reis and Renato P. Ribas}
}
@article{journals/jolpe/AminiJKB12,
  title = {A Low-Power Parallel Architecture for Finite Galois Field GF(2m) Arithmetic Operations for Elliptic Curve Cryptography},
  pages = {440-451},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1205},
  author = {Esmaeil Amini and Zahra Jeddi and Ahmed Khattab and Magdy Bayoumi}
}
@article{journals/jolpe/PiguetNPGSMM08,
  title = {Low-Power Heterogeneous Systems-on-Chips},
  pages = {111-126},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.273},
  author = {Christian Piguet and Jean-Luc Nagel and Vincent Peiris and Steve Gyger and Daniel Séverac and Marc-Nicolas Morgan and Jean-Marc Masgonty}
}
@article{journals/jolpe/DaneshtalabKEMAP12,
  title = {Adaptive Input-Output Selection Based On-Chip Router Architecture},
  pages = {11-29},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1165},
  author = {Masoud Daneshtalab and Masoumeh Kamali and Masoumeh Ebrahimi and Siamak Mohammadi and Ali Afzali-Kusha and Juha Plosila}
}
@article{journals/jolpe/TsirimokouLP13,
  title = {Tinnitus Detector Realization Using Sinh-Domain Circuits},
  pages = {458-470},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1272},
  author = {Georgia Tsirimokou and Costas Laoudias and Costas Psychalinos}
}
@article{journals/jolpe/Ghiasi06,
  title = {An Effective Combinatorial Algorithm for Gate-Level Threshold Voltage Assignment},
  pages = {365-377},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.095},
  author = {Soheil Ghiasi}
}
@article{journals/jolpe/QianHYC11,
  title = {Cyber-Physical Thermal Management of 3D Multi-Core Cache-Processor System with Microfluidic Cooling},
  pages = {110-121},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1121},
  author = {Hanhua Qian and Xiwei Huang and Hao Yu and Chip-Hong Chang}
}
@article{journals/jolpe/KudithipudiJ07,
  title = {Static Power Analysis and Estimation in Ternary Content Addressable Memory Cells},
  pages = {293-301},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.144},
  author = {Dhireesha Kudithipudi and Eugene John}
}
@article{journals/jolpe/AvinashEPP13,
  title = {Designing Energy-Efficient Arithmetic Operators Using Inexact Computing},
  pages = {141-153},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1249},
  author = {Lingamneni Avinash and Christian C. Enz and Krishna V. Palem and Christian Piguet}
}
@article{journals/jolpe/JagadishB15,
  title = {Low Energy and Area Efficient Nonbinary Capacitor Array Based Successive Approximation Register Analog-to-Digital Converter},
  pages = {436-443},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1389},
  author = {D. N. Jagadish and M. S. Bhat}
}
@article{journals/jolpe/DegrenneABALVM12,
  title = {A 140 mV Self-Starting 10 mW DC/DC Converter for Powering Low-Power Electronic Devices from Low-Voltage Microbial Fuel Cells},
  pages = {485-497},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1209},
  author = {Nicolas Degrenne and Bruno Allard and François Buret and Salah-Eddine Adami and Denis Labrousse and Christian Vollaire and Florent Morel}
}
@article{journals/jolpe/LeeL07,
  title = {Design and Chip Implementation of the Segment Weighted Random BIST for Low Power Testing},
  pages = {206-216},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.121},
  author = {Chun-Yi Lee and James Chien-Mo Li}
}
@article{journals/jolpe/DoornS10,
  title = {Robust Low Power Embedded SRAM: From System Considerations to Cell Design},
  pages = {161-172},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1067},
  author = {Toby Doorn and Roelof Salters}
}
@article{journals/jolpe/MisraQ14,
  title = {Impact of Collector Length on the Performance of NPN SiGe HBT on Thin Film SOI},
  pages = {392-398},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1326},
  author = {Prasanna Kumar Misra and S. Qureshi}
}
@article{journals/jolpe/SaiOM12b,
  title = {Serial Data Driven Cyclic Redundancy Check Generator for Low Power RFID Applications},
  pages = {636-641},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1221},
  author = {Vyasa Sai and Ajay Ogirala and Marlin H. Mickle}
}
@article{journals/jolpe/BeniniBBMMNPP10,
  title = {A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits},
  pages = {44-55},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1055},
  author = {Luca Benini and Alberto Bocca and Alberto Bonanno and Alberto Macii and Enrico Macii and Jean-Luc Nagel and Christian Piguet and Massimo Poncino}
}
@article{journals/jolpe/ChenN12,
  title = {Optimization of On-Chip Interconnect Signaling for Low Energy and High Performance},
  pages = {30-38},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1168},
  author = {Ge Chen and Saeid Nooshabadi}
}
@article{journals/jolpe/PomeranzR10,
  title = {Test Sequences with Reduced and Increased Switching Activity},
  pages = {350-358},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1077},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/jolpe/AsaduzzamanG12,
  title = {A Way Cache Locking Scheme Supported by Knowledge Based Smart Preload Effective for Low-Power Multicore Electronics},
  pages = {552-564},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1215},
  author = {Abu Asaduzzaman and Govipalagodage H. Gunasekara}
}
@article{journals/jolpe/CalomardeRS05,
  title = {Selective Clock-Gating for Low-Power Synchronous Counters},
  pages = {217-225},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.043},
  author = {Arindam Calomarde and Antonio Rubio and Jordi Saludes}
}
@article{journals/jolpe/RajaramRPG10,
  title = {Design of Low Power Systems Using Inexact Logic Circuits},
  pages = {401-414},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1095},
  author = {Bharghava Rajaram and Abinesh Ramachandran and Suresh Purini and R. Govindatajulu}
}
@article{journals/jolpe/TuckerRWM07,
  title = {Design Techniques for Micro-Power Algorithmic Analog-to-Digital Converters},
  pages = {60-69},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.114},
  author = {Steven D. Tucker and Arun Ravindran and Christopher Wichman and Arindam Mukherjee}
}
@article{journals/jolpe/LamoureuxW05,
  title = {On the Interaction between Power-Aware Computer-Aided Design Algorithms for Field-Programmable Gate Arrays},
  pages = {119-132},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.023},
  author = {Julien Lamoureux and Steven J. E. Wilton}
}
@article{journals/jolpe/TengT10,
  title = {Look-Up Table Based Low Power Rotary Traveling Wave Oscillator Design Considering the Skin Effect},
  pages = {491-502},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1098},
  author = {Ying Teng and Baris Taskin}
}
@article{journals/jolpe/RongP08,
  title = {Energy-Aware Task Scheduling and Dynamic Voltage Scaling in a Real-Time System},
  pages = {1-10},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.154},
  author = {Peng Rong and Massoud Pedram}
}
@article{journals/jolpe/DebDS14,
  title = {A Modular Design to Synthesize Symmetric Functions Using Quantum Quaternary Logic},
  pages = {443-454},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1340},
  author = {Arighna Deb and Debesh Kumar Das and Susmita Sur-Kolay}
}
@article{journals/jolpe/LuA06,
  title = {CMOS Leakage and Glitch Minimization for Power-Performance Tradeoff},
  pages = {378-387},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.100},
  author = {Yuanlin Lu and Vishwani D. Agrawal}
}
@article{journals/jolpe/DhouibSDBL09,
  title = {Energy and Power Consumption Estimation for Embedded Applications and Operating Systems},
  pages = {416-428},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1041},
  author = {Saadia Dhouib and Eric Senn and Jean-Philippe Diguet and Dominique Blouin and Johann Laurent}
}
@article{journals/jolpe/SharmaAP12,
  title = {2.4-/5.2-GHz Concurrent Dual-Band Wireless Local Area Network Transmitter},
  pages = {329-335},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1196},
  author = {Vivek Sharma and Zubair Akhter and Nagendra P. Pathak}
}
@article{journals/jolpe/ParveenA08,
  title = {Simple Single Time Constant Circuits Using Low Voltage Operational Floating Conveyor},
  pages = {202-207},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.255},
  author = {T. Parveen and M. T. Ahmed}
}
@article{journals/jolpe/DhabuSV14,
  title = {Design of Reconfigurable Filter Bank Architecture Using Improved Coefficient Decimation-Interpolation-Masking Technique for Multi-Standard Wireless Communication Receivers},
  pages = {417-428},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1338},
  author = {Sumedh Dhabu and Kavallur Gopi Smitha and A. Prasad Vinod}
}
@article{journals/jolpe/ZjajoML13,
  title = {Adaptive Thermal Monitoring of Deep-Submicron CMOS VLSI Circuits},
  pages = {403-413},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1279},
  author = {Amir Zjajo and Nick van der Meijs and Rene van Leuken}
}
@article{journals/jolpe/Azemard10,
  title = {Selected Peer-Reviewed Articles from the VARI 2010 Workshop},
  pages = {563},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1105},
  author = {Nadine Azémard}
}
@article{journals/jolpe/PatraCC11,
  title = {An Efficient Methodology for Full Chip Signal ElectroMigration Analysis for Advanced Technology Node Designs},
  pages = {420-425},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1151},
  author = {Biswajit Patra and Nayan Chandak and Amlan Chakrabarti}
}
@article{journals/jolpe/PomeranzR08,
  title = {Functional Broadside Tests with Minimum and Maximum Switching Activity},
  pages = {429-437},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.196},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/jolpe/GhoshG14a,
  title = {Effect of Nanoribbon Width and Strain on the Electronic Properties of the WS2 Nanoribbon},
  pages = {368-372},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1345},
  author = {Bahniman Ghosh and Aayush Gupta}
}
@article{journals/jolpe/BisdounisBMNZ06,
  title = {Implementation Strategy and Results of an Energy-Aware System-on-Chip for 5 GHz WLAN Applications},
  pages = {18-26},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.003},
  author = {Labros Bisdounis and Spyros Blionas and Enrico Macii and Spiridon Nikolaidis and Roberto Zafalon}
}
@article{journals/jolpe/SalamMNS12,
  title = {Low-Power Circuit Techniques for Epileptic Seizures Detection and Subsequent Neurostimulation},
  pages = {133-145},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1179},
  author = {Muhammad Tariqus Salam and Fayçal Mounaïm and Dang Khoa Nguyen and Mohamad Sawan}
}
@article{journals/jolpe/SilB11,
  title = {A Bit-Interleaved 2-Port Subthreshold 6T SRAM Array with High Write-Ability and SNM-Free Read in 90 nm},
  pages = {96-109},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1120},
  author = {Abhijit Sil and Magdy Bayoumi}
}
@article{journals/jolpe/GhoshA14,
  title = {2-Bit Full Adder Implementation Using Single Spin Logic Paradigm},
  pages = {214-219},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1313},
  author = {Bahniman Ghosh and A. Ajay}
}
@article{journals/jolpe/BernardiCSRBDVG13,
  title = {Fast Power Evaluation for Effective Generation of Test Programs Maximizing Peak Power Consumption},
  pages = {253-263},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1259},
  author = {Paolo Bernardi and Mauricio de Carvalho and Ernesto Sánchez and Matteo Sonza Reorda and Alberto Bosio and Luigi Dilillo and Miroslav Valka and Patrick Girard}
}
@article{journals/jolpe/CaiPN12,
  title = {A Hierarchical Reliability Simulation Methodology for AMS Integrated Circuits and Systems},
  pages = {697-705},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1228},
  author = {Hao Cai and Hervé Petit and Jean-François Naviner}
}
@article{journals/jolpe/DhillonDC07,
  title = {Delay-Assignment-Variation Based Optimization of Digital CMOS Circuits for Low Power Consumption},
  pages = {78-95},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.119},
  author = {Yuvraj Singh Dhillon and Abdulkadir Utku Diril and Abhijit Chatterjee}
}
@article{journals/jolpe/NikoubinGM10,
  title = {Cell Design Methodology Based on Transmission Gate for Low-Power High-Speed Balanced XOR-XNOR Circuits in Hybrid-CMOS Logic Style},
  pages = {503-512},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1099},
  author = {Tooraj Nikoubin and Mahdieh Grailoo and Sayyed Hasan Mozafari}
}
@article{journals/jolpe/AlmukhaizimAS11,
  title = {Test Power Reduction via Deterministic Alignment of Stimulus and Response Bits},
  pages = {573-584},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1152},
  author = {Sobeeh Almukhaizim and Eman AlQuraishi and Ozgur Sinanoglu}
}
@article{journals/jolpe/ScarpazzaB06,
  title = {A Fast, Dynamic, Fine-Detail, Source Level Technique to Estimate the Energy Consumed by Embedded Software on Single-Issue Processor Cores},
  pages = {129-139},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.058},
  author = {Daniele Paolo Scarpazza and Carlo Brandolese}
}
@article{journals/jolpe/WangO07,
  title = {Estimation of Leakage Power Consumption and Parametric Yield Based on Realistic Probabilistic Descriptions of Parameters},
  pages = {1-12},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.115},
  author = {Wei-Shen Wang and Michael Orshansky}
}
@article{journals/jolpe/TimarR13,
  title = {High Resolution Temperature Dependent Timing Model in Digital Standard Cell Designs},
  pages = {414-420},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1282},
  author = {András Timár and Márta Rencz}
}
@article{journals/jolpe/XuJV10,
  title = {Tuning Vth Hopping for Aggressive Runtime Leakage Control},
  pages = {447-456},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1094},
  author = {Hao Xu and Wen-Ben Jone and Ranga Vemuri}
}
@article{journals/jolpe/TawfikK09,
  title = {Robust FinFET Memory Circuits with P-Type Data Access Transistors for Higher Integration Density and Reduced Leakage Power},
  pages = {497-508},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1048},
  author = {Sherif A. Tawfik and Volkan Kursun}
}
@article{journals/jolpe/TanLJWT08,
  title = {A Fast Architecture-Level Thermal Analysis Method for Runtime Thermal Regulation},
  pages = {139-148},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.272},
  author = {Sheldon X.-D. Tan and Pu Liu and Lin Jiang and Wei Wu and Murli Tirumala}
}
@article{journals/jolpe/ChenCC06,
  title = {Subthreshold to Above Threshold Level Shifter Design},
  pages = {251-258},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.071},
  author = {Tai-Hua Chen and Jinhui Chen and Lawrence T. Clark}
}
@article{journals/jolpe/PatraCC14,
  title = {Post Optimization of a Clock Tree for Dynamic Clock Tree Power Reduction in 45 nm and Below Technology Nodes},
  pages = {32-37},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1309},
  author = {Biswajit Patra and Amlan Chakrabarti and Sanatan Chattopadhyay}
}
@article{journals/jolpe/AbidE06,
  title = {Defect Tolerant Voter Designs Based on Transistor Redundancy},
  pages = {456-463},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.090},
  author = {Zine Abid and Hayssam El-Razouk}
}
@article{journals/jolpe/LeeT08,
  title = {Layout-Aware Transition-Delay Fault Pattern Generation with Evenly Distributed Switching Activity},
  pages = {360-371},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.179},
  author = {Jeremy Lee and Mohammad Tehranipoor}
}
@article{journals/jolpe/AlarconLPR07,
  title = {Exploring Very Low-Energy Logic: A Case Study},
  pages = {223-233},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.136},
  author = {Louis P. Alarcón and Tsung-Te Liu and Matthew D. Pierson and Jan M. Rabaey}
}
@article{journals/jolpe/SaiOM10,
  title = {Low Power Radio Frequency Identification Design Using Custom Asynchronous Passive Computer},
  pages = {545-550},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1103},
  author = {Vyasa Sai and Ajay Ogirala and Marlin H. Mickle}
}
@article{journals/jolpe/JayaramanA14,
  title = {A Four-Transistor Level Converter for Dual-Voltage Low-Power Design},
  pages = {617-628},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1356},
  author = {Karthik Naishathrala Jayaraman and Vishwani D. Agrawal}
}
@article{journals/jolpe/DurraniR07,
  title = {Architectural Power Analysis for Intellectual Property-Based Digital System},
  pages = {271-279},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.143},
  author = {Yaseer A. Durrani and Teresa Riesgo}
}
@article{journals/jolpe/AkgunL08,
  title = {Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime},
  pages = {320-336},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.185},
  author = {Omer Can Akgun and Yusuf Leblebici}
}
@article{journals/jolpe/RekikSHS08,
  title = {Programmable Current Source Design Dedicated to an Advanced Cochlear Implant Micro-Stimulator},
  pages = {228-239},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.266},
  author = {Neila Rekik and Sinda Shabou and Ahmed Ben Hamida and Mounir Samet}
}
@article{journals/jolpe/DiY06,
  title = {Energy-Aware Dual-Rail Bit-Wise Completion Pipelined Arithmetic Circuit Design},
  pages = {201-216},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.063},
  author = {Jia Di and Jiann S. Yuan}
}
@article{journals/jolpe/BandanBPM14,
  title = {Energy Efficient Lifetime Reliability-Aware Checkpointing for Real-Time System},
  pages = {401-416},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1343},
  author = {Mohamad Imran Bin Bandan and Subhasis Bhattacharjee and Dhiraj K. Pradhan and Jimson Mathew}
}
@article{journals/jolpe/KudithipudiJ05,
  title = {Implementation of Low Power Digital Multipliers using 10 -Transistor Adder Blocks},
  pages = {286-296},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.046},
  author = {Dhireesha Kudithipudi and Eugene John}
}
@article{journals/jolpe/ChaudhuryRC09,
  title = {State Assignment and Polarity Selection for Low Dynamic Power and Testable Finite State Machine Synthesis},
  pages = {464-473},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1045},
  author = {Saurabh Chaudhury and J. Srinivasa Rao and Santanu Chattopadhyay}
}
@article{journals/jolpe/AzemardB12,
  title = {Selected Articles from the VARI 2011 Workshop},
  pages = {82},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1178},
  author = {Nadine Azémard and Marc Belleville}
}
@article{journals/jolpe/SunMPM12,
  title = {Enhanced Statistical Blockade Approaches for Fast Robustness Estimation and Compensation of Nano-CMOS Circuits},
  pages = {270-282},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1191},
  author = {Luo Sun and Jimson Mathew and Dhiraj K. Pradhan and Saraju P. Mohanty}
}
@article{journals/jolpe/UzzamanKSIA09,
  title = {Automatic Handling of Programmable On-Product Clock Generation (OPCG) Circuitry for Low Power Aware Delay Test},
  pages = {520-528},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1050},
  author = {Anis Uzzaman and Brion L. Keller and Thomas J. Snethen and Kazuhiko Iwasaki and Masayuki Arai}
}
@article{journals/jolpe/LeungCHPO10,
  title = {A 1.9 µW Transient-Enhanced Low-Dropout Regulator with Voltage-Spike Suppression},
  pages = {126-132},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1062},
  author = {Ka Nang Leung and Felix Kok Man Cheung and Marco Ho and Hiu Ching Poon and Pui Ying Or}
}
@article{journals/jolpe/AlidashO10,
  title = {Low-Power Soft Error Hardened Latch},
  pages = {218-226},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1073},
  author = {Hossein Karimiyan Alidash and Vojin G. Oklobdzija}
}
@article{journals/jolpe/JangJH13,
  title = {Experimental RF Characteristics of Hot-Carrier-Stressed p-core Dual-Band VCO},
  pages = {247-252},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1258},
  author = {Sheng-Lyang Jang and Sanjeev Jain and Jhin-Fang Huang}
}
@article{journals/jolpe/TrinadhPBBK14,
  title = {XStat: Statistical X-Filling Algorithm for Peak Capture Power Reduction in Scan Tests},
  pages = {107-115},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1302},
  author = {Satya Trinadh and Seetal Potluri and Shankar Balachandran and Ch. Sobhan Babu and V. Kamakoti}
}
@article{journals/jolpe/MengGKS05,
  title = {Algorithm/Architecture Co-exploration for Designing Energy Efficient Wireless Channel Estimator},
  pages = {238-248},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.049},
  author = {Yan Meng and Wenrui Gong and Ryan Kastner and Timothy Sherwood}
}
@article{journals/jolpe/AngiziABN14,
  title = {Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata},
  pages = {259-271},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1320},
  author = {Shaahin Angizi and Esam Alkaldy and Nader Bagherzadeh and Keivan Navi}
}
@article{journals/jolpe/Bhunia10,
  title = {A Special Issue on 23rd IEEE International Conference on VLSI Design, Bangalore, India, 3-7 January 2010},
  pages = {375},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1087},
  author = {Swarup Bhunia}
}
@article{journals/jolpe/MaityGM12,
  title = {Design and Implementation of an Area and Power Efficient Switched-Capacitor Based Embedded DC-DC Converter},
  pages = {207-222},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1185},
  author = {Biswajit Maity and Soumya Gangula and Pradip Mandal}
}
@article{journals/jolpe/BanerjeeMMPC11,
  title = {A Variation-Aware Taylor Expansion Diagram-Based Approach for Nano-CMOS Register-Transfer Level Leakage Optimization},
  pages = {471-481},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1160},
  author = {Shibaji Banerjee and Jimson Mathew and Saraju P. Mohanty and Dhiraj K. Pradhan and Maciej J. Ciesielski}
}
@article{journals/jolpe/BleakleyCR06,
  title = {Software Level Power Consumption Models and Power Saving Techniques for Embedded DSP Processors},
  pages = {281-290},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  url = {http://www.ingentaconnect.com/content/asp/jolpe/2006/00000002/00000002/art00014},
  author = {Chris J. Bleakley and Miguel Casas-Sanchez and Jose Rizo-Morente}
}
@article{journals/jolpe/PurohitLPCM09,
  title = {Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable Computing Systems},
  pages = {326-338},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1033},
  author = {Sohan Purohit and Marco Lanuzza and Stefania Perri and Pasquale Corsonello and Martin Margala}
}
@article{journals/jolpe/KangP05,
  title = {A Leakage-aware Low Power Technology Mapping Algorithm Considering the Hot-Carrier Effect},
  pages = {133-144},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.014},
  author = {Chang Woo Kang and Massoud Pedram}
}
@article{journals/jolpe/WeglarzSL06,
  title = {Energy Estimation of the Memory Subsystem in Multiprocessor Systems},
  pages = {325-332},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.086},
  author = {Eric F. Weglarz and Kewal K. Saluja and Mikko H. Lipasti}
}
@article{journals/jolpe/LaurentRS12,
  title = {MemExplorer: From C Code to Memory Allocation},
  pages = {394-402},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1201},
  author = {Johann Laurent and André Rossi and Marc Sevaux}
}
@article{journals/jolpe/YuL10,
  title = {Exploring Circuit Adaptation for Yield Optimization of Low-Power All-Digital Phase-Locked Loops},
  pages = {115-125},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1061},
  author = {Guo Yu and Peng Li}
}
@article{journals/jolpe/SuryaNDACGPSR12,
  title = {A Low-Power Instrumentation System for Nano-Electro-Mechanical-Sensors for Environmental and Healthcare Applications},
  pages = {346-352},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1198},
  author = {Sandeep Goud Surya and Sudip Nag and Nikhil M. Duragkar and Dilip Agarwal and Gaurav Chatterjee and Sahir Gandhi and Sheetal Patil and Dinesh Kumar Sharma and V. Ramgopal Rao}
}
@article{journals/jolpe/KumarNLS15,
  title = {An Improved Reconfigurable Finite Impulse Response Filter Using Common Subexpression Elimination Algorithm for Cognitive Radio},
  pages = {181-189},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1375},
  author = {V. Nithish Kumar and Koteswara Rao Nalluri and G. Lakshminarayanan and Mathini Sellathurai}
}
@article{journals/jolpe/DevanathanRK06,
  title = {On Reducing Peak Capture Power of Transition Delay Fault Test for SoCs with Unwrapped Cores},
  pages = {464-476},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.098},
  author = {V. R. Devanathan and C. P. Ravikumar and V. Kamakoti}
}
@article{journals/jolpe/HassanO14,
  title = {Thermal Model with Metal Consideration for System-on-Chip Testing},
  pages = {325-333},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1330},
  author = {Hasliza Hassan and Chia Yee Ooi}
}
@article{journals/jolpe/PalkovicBVCC06,
  title = {Systematic Preprocessing of Data Dependent Constructs for Embedded Systems},
  pages = {9-1},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.002},
  author = {Martin Palkovic and Erik Brockmeyer and Peter Vanbroekhoven and Henk Corporaal and Francky Catthoor}
}
@article{journals/jolpe/GeZMWQ12,
  title = {Low Power Task Scheduling and Mapping for Applications with Conditional Branches on Heterogeneous Multi-Processor System},
  pages = {535-551},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1214},
  author = {Yang Ge and Yukan Zhang and Parth Malani and Qing Wu and Qinru Qiu}
}
@article{journals/jolpe/SankarU14,
  title = {Ternary Flip-Flops Based on Emerging Sub-32 nm Technology Nodes},
  pages = {602-616},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1355},
  author = {P. A. Gowri Sankar and K. Udhayakumar}
}
@article{journals/jolpe/OudjidaCBL13,
  title = {A New High Radix-2r (r ≥ 8) Multibit Recoding Algorithm for Large Operand Size (N ≥ 32) Multipliers},
  pages = {50-62},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1240},
  author = {Abdelkrim Kamel Oudjida and Nicolas Chaillet and Mohamed Lamine Berrandjia and Ahmed Liacha}
}
@article{journals/jolpe/AnveshaB13,
  title = {A Versatile High-Swing Gm-C Filter with Process and Temperature Invariant Bandwidth and Gain for Neuro-Potential Signal Conditioning and Recording},
  pages = {229-246},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1257},
  author = {Amaravati Anvesha and Maryam Shojaei Baghini}
}
@article{journals/jolpe/WangH12,
  title = {A 45 nm 10T Dual-Port SRAM with Shared Bit-Line Scheme for Low Power Operation},
  pages = {472-484},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1208},
  author = {Dao-Ping Wang and Wei Hwang}
}
@article{journals/jolpe/SemiaoFRVSTT08,
  title = {Time Management for Low-Power Design of Digital Systems},
  pages = {410-419},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.194},
  author = {Jorge Semião and Judit Freijedo and Juan J. Rodríguez-Andina and Fabian Vargas and Marcelino B. Santos and Isabel C. Teixeira and Paulo J. Teixeira}
}
@article{journals/jolpe/VuLQTTN14,
  title = {Sleep Mode and Wakeup Method for OpenFlow Switches},
  pages = {347-353},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1328},
  author = {T. H. Vu and V. C. Luc and N. T. Quan and T. Thanh and N. H. Thanh and P. N. Nam}
}
@article{journals/jolpe/MahorP15,
  title = {Novel NBTI Aware Approach for Low Power FinFET Based Wide Fan-In Domino Logic},
  pages = {225-235},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1382},
  author = {Vikas Mahor and Manisha Pattanaik}
}
@article{journals/jolpe/FreijedoVCMRSVTT11,
  title = {Lower VDD Operation of FPGA-Based Digital Circuits Through Delay Modeling and Time Borrowing},
  pages = {185-198},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1127},
  author = {Judit Freijedo and María Dolores Valdés and Lucía Costas and María José Moure and Juan J. Rodríguez-Andina and Jorge Semião and Fabian Vargas and Isabel C. Teixeira and João Paulo Teixeira}
}
@article{journals/jolpe/GargS15,
  title = {PAID: Process Aware Imprecise DCT Architecture Trading Quality for Energy Efficiency},
  pages = {121-132},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1381},
  author = {Bharat Garg and G. K. Sharma}
}
@article{journals/jolpe/KarolakTDBM14,
  title = {Design of High Sensitivity Radiofrequency Energy Harvesters Dedicated to Low-Power Applications},
  pages = {72-83},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1297},
  author = {Dean Karolak and Thierry Taris and Yann Deval and Jean-Baptiste Begueret and Andre A. Mariano}
}
@article{journals/jolpe/SarkhelMS14,
  title = {A Compact Two Dimensional Analytical Modeling of Nanoscale Fully Depleted Dual Material Gate Strained SOI/SON MOSFETs for Subdued SCEs},
  pages = {383-391},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1331},
  author = {Saheli Sarkhel and Bibhas Manna and Subir Kumar Sarkar}
}
@article{journals/jolpe/RoumeliotiTP15,
  title = {Ultra-Low Voltage Analog Pre-Processing Stage for Realizing the Pan-Tompkins Algorithm},
  pages = {308-315},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1394},
  author = {Konstantina Roumelioti and Georgia Tsirimokou and Costas Psychalinos}
}
@article{journals/jolpe/QianA07,
  title = {Timing-Aware Power Minimization via Extended Timing Graph Methods},
  pages = {318-326},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.137},
  author = {Haifeng Qian and Emrah Acar}
}
@article{journals/jolpe/AngiziDSSBN15,
  title = {An Ultra-High Speed and Low Complexity Quantum-Dot Cellular Automata Full Adder},
  pages = {173-180},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1378},
  author = {Shaahin Angizi and Fahimeh Danehdaran and Soheil Sarmadi and Shadi Sheikhfaal and Nader Bagherzadeh and Keivan Navi}
}
@article{journals/jolpe/HanKK07,
  title = {TILTS: A Fast Architectural-Level Transient Thermal Simulation Method},
  pages = {13-21},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.106},
  author = {Yongkui Han and Israel Koren and C. Mani Krishna}
}
@article{journals/jolpe/YeNDX14,
  title = {A Profile for GPS Data Reliable Transmission Based on Bluetooth Low Energy},
  pages = {194-200},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1318},
  author = {Peng Ye and Youcong Ni and Xin Du and Datong Xie}
}
@article{journals/jolpe/RahimianPTM13,
  title = {An Enhanced Design Methodology for Resonant Clock Trees},
  pages = {198-206},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1250},
  author = {Somayyeh Rahimian and Vasilis F. Pavlidis and Xifan Tang and Giovanni De Micheli}
}
@article{journals/jolpe/PalkovicDADA12,
  title = {Power Estimation at Different Abstraction Levels for Wireless Baseband Processors},
  pages = {726-738},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1232},
  author = {Martin Palkovic and Peter Debacker and Prabhat Avasare and Steven Dupont and Tom Vander Aa}
}
@article{journals/jolpe/CellierF15,
  title = {A 0.35 um CMOS Operational Amplifier Using Multi-Path Frequency Compensation},
  pages = {84-92},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1367},
  author = {Remy Cellier and Pawel Fiedorow}
}
@article{journals/jolpe/BongJMK11,
  title = {Oxide-Tunneling Leakage Suppressed SRAM for Sub-65-nm Very Large Scale Integrated Circuits},
  pages = {87-95},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1119},
  author = {Ji-Hye Bong and Kwan-Hee Jo and Kyeong-Sik Min and Sung-Mo Kang}
}
@article{journals/jolpe/DevanathanRMK08,
  title = {A Novel Power-Managed Scan Architecture for Test Power and Test Time Reduction},
  pages = {101-110},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.150},
  author = {V. R. Devanathan and C. P. Ravikumar and Rajat Mehrotra and V. Kamakoti}
}
@article{journals/jolpe/BaekKKK07,
  title = {A Measurement-Based Automatic Energy Optimization Technique for Embedded Applications},
  pages = {124-132},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.123},
  author = {Woongki Baek and Young-Jin Kim and Jinhyo Kim and Jihong Kim}
}
@article{journals/jolpe/SrinivasanB08,
  title = {Optimisation of Gate-Drain/Source Overlap in 90 nm NMOSFETs for Low Noise Amplifier Performance},
  pages = {240-246},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.256},
  author = {R. Srinivasan and Navakanta Bhat}
}
@article{journals/jolpe/ChanderAG12,
  title = {Design and Implementation of Field Programmable Gate Array based Digital Pulse Width Modulator for Synchronous Buck Converter},
  pages = {158-169},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1181},
  author = {Subhash Chander and Pramod Agarwal and Indra Gupta}
}
@article{journals/jolpe/SenjaniGOM13,
  title = {A Semi-Analytical Approach to Study the Energy Consumption of On-Chip Networks Testing},
  pages = {189-197},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1253},
  author = {Mahdieh Nadi Senjani and Mahdiar Hosein Ghadiry and Chia Yee Ooi and Muhammad N. Marsono}
}
@article{journals/jolpe/GoswamiTAG13,
  title = {Junctionless Tunnel Field Effect Transistor with Enhanced Performance Using III-V Semiconductor},
  pages = {496-500},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1281},
  author = {Yogesh Goswami and Ball Mukund Mani Tripathi and Pranav Kumar Asthana and Bahniman Ghosh}
}
@article{journals/jolpe/ChoiKP05,
  title = {Energy-Aware MPEG-4 FGS Streaming},
  pages = {44-51},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe2005.002},
  author = {Kihwan Choi and Kwanho Kim and Massoud Pedram}
}
@article{journals/jolpe/ChangLH12,
  title = {A 0.4 V 520 nW 990 μm2 Fully Integrated Frequency-Domain Smart Temperature Sensor in 65 nm CMOS},
  pages = {63-72},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1177},
  author = {Ming-Hung Chang and Shang-Yuan Lin and Wei Hwang}
}
@article{journals/jolpe/ChongZ12,
  title = {Ćuk Step-Down Converter Design for Optimum Transient Performance and Minimum Ripple},
  pages = {642-653},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1222},
  author = {Benjamin V. P. Chong and Li Zhang}
}
@article{journals/jolpe/KoliosP14,
  title = {Ultra-Low Voltage Realization of the Tau-Cell and Its Application for Filtering Electrocardiogram Signals},
  pages = {228-235},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1322},
  author = {Vasilis Kolios and Costas Psychalinos}
}
@article{journals/jolpe/LeungMZC09,
  title = {A Multi-Stage Low-Dropout Regulator with 1 pF Compensation Capacitor for System-on-Chip Applications},
  pages = {223-228},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1022},
  author = {Wing Yan Leung and Tsz Yin Man and Dongwei Zhang and Mansun Chan}
}
@article{journals/jolpe/LiLA12,
  title = {Low Power Digital Alternative to Analog Control of Step-Down Converter},
  pages = {654-666},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1223},
  author = {Bo Li and Xuefang Lin-Shi and Bruno Allard}
}
@article{journals/jolpe/DattaB11,
  title = {Temperature Effects on Practical Energy Optimization of Sub-Threshold Circuits in Deep Nanometer Technologies},
  pages = {403-419},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1148},
  author = {Basab Datta and Wayne Burleson}
}
@article{journals/jolpe/HempsteadLBW08,
  title = {Survey of Hardware Systems for Wireless Sensor Networks},
  pages = {11-20},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.156},
  author = {Mark Hempstead and Michael J. Lyons and David M. Brooks and Gu-Yeon Wei}
}
@article{journals/jolpe/AssaadMGM15,
  title = {A 3-Bit Pseudo Flash ADC Based Low-Power CMOS Interface Circuit Design for Optical Sensor},
  pages = {93-102},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1365},
  author = {Maher Assaad and Mousa S. Mohsen and Dominique Ginhac and Fabrice Mériaudeau}
}
@article{journals/jolpe/TrinadhPBK13,
  title = {An Efficient Heuristic for Peak Capture Power Minimization During Scan-Based Test},
  pages = {264-274},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1255},
  author = {Satya Trinadh and Seetal Potluri and Ch. Sobhan Babu and V. Kamakoti}
}
@article{journals/jolpe/YangDS12,
  title = {Design of a High Efficiency, Wide Input Range 500 kHz 25 W LLC Resonant Converter},
  pages = {498-508},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1210},
  author = {Gang Yang and Patrick Dubus and Daniel Sadarnac}
}
@article{journals/jolpe/DirilDCS05,
  title = {Pseudo Dual Supply Voltage Domino Logic Design},
  pages = {145-152},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.021},
  author = {Abdulkadir Utku Diril and Yuvraj Singh Dhillon and Abhijit Chatterjee and Adit D. Singh}
}
@article{journals/jolpe/SongZYZZ15,
  title = {An Optimized Super-Junction VDMOS with Breakdown Voltage Over 600 V},
  pages = {217-224},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1379},
  author = {Jian-Jun Song and He Zhu and Chao Yang and Li-Xia Zhao and He-Ming Zhang}
}
@article{journals/jolpe/AdimulamVS09,
  title = {A Novel Low Power, Variable Resolution Flash Analog-to-Digital Converter},
  pages = {279-290},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1029},
  author = {Mahesh Kumar Adimulam and Sreehari Veeramachaneni and M. B. Srinivas}
}
@article{journals/jolpe/ColleRHC05,
  title = {Power and Design for Test: A Design Automation Perspective},
  pages = {73-84},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.008},
  author = {Aurelia De Colle and Sanjay Ramnath and Mokhtar Hirech and Subramanian Chebiyam}
}
@article{journals/jolpe/OudjidaCLB12,
  title = {A New Recursive Multibit Recoding Algorithm for High-Speed and Low-Power Multiplier},
  pages = {579-594},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1217},
  author = {Abdelkrim Kamel Oudjida and Nicolas Chaillet and Ahmed Liacha and Mohamed Lamine Berrandjia}
}
@article{journals/jolpe/SharifiJHAN06,
  title = {Scan-Based Structure with Reduced Static and Dynamic Power Consumption},
  pages = {477-487},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  url = {http://www.ingentaconnect.com/content/asp/jolpe/2006/00000002/00000003/art00015},
  author = {Shervin Sharifi and Javid Jaffari and Mohammad Hosseinabady and Ali Afzali-Kusha and Zainalabedin Navabi}
}
@article{journals/jolpe/KisslerHT11,
  title = {Efficient Evaluation of Power/Area/Latency Design Trade-Offs for Coarse-Grained Reconfigurable Processor Arrays},
  pages = {29-40},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1114},
  author = {Dmitrij Kissler and Frank Hannig and Jürgen Teich}
}
@article{journals/jolpe/JacobJM13,
  title = {Cellular Automata Approach for a Low Power Fusion Center to Evaluate Spectrum Status and Coverage Area in Cognitive Radios},
  pages = {332-339},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1264},
  author = {Jaison Jacob and Babita R. Jose and Jimson Mathew}
}
@article{journals/jolpe/SahooRB14,
  title = {On the Suitability of Single-Walled Carbon Nanotube Bundle Interconnects for High-Speed and Power-Efficient Applications},
  pages = {479-494},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1339},
  author = {Manodipan Sahoo and Hafizur Rahaman and Bhargab B. Bhattacharya}
}
@article{journals/jolpe/ZitoPN07,
  title = {RFID Systems: Passive versus Active and a Novel Low-Power RF Transceiver for IEEE 802.15.4 (ZigBee) Standard Based Applications},
  pages = {96-105},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.107},
  author = {Domenico Zito and Domenico Pepe and Bruno Neri}
}
@article{journals/jolpe/GhoshSAT14,
  title = {In0 25Ga0 75As Channel Double Gate Junctionless Transistor},
  pages = {101-106},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1301},
  author = {Bahniman Ghosh and Neelam Surana and M. W. Akram and Ball Mukund Mani Tripathi}
}
@article{journals/jolpe/KimSYKM05,
  title = {Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems},
  pages = {207-216},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.047},
  author = {Woonseok Kim and Dongkun Shin and Han-Saem Yun and Jihong Kim and Sang Lyul Min}
}
@article{journals/jolpe/KhanGA13,
  title = {Effect of Self Heating on Selective Buried Oxide and Silicon on Insulator Based Junctionless Transistors},
  pages = {295-301},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1268},
  author = {Uzma Khan and Bahniman Ghosh and M. W. Akram}
}
@article{journals/jolpe/RahajandraibeHACP14,
  title = {Low Power Radio Frequency Transceiver with Built-In-Tuning of the Local Oscillator for Open Loop Modulation},
  pages = {173-181},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1308},
  author = {Wenceslas Rahajandraibe and Fayrouz Haddad and Hassen Aziza and Karine Coulié-Castellani and Jean Michel Portal}
}
@article{journals/jolpe/SioziosST08,
  title = {Designing a General-Purpose Interconnection Architecture for Field Programmable Gate Arrays},
  pages = {34-47},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.149},
  author = {Kostas Siozios and Dimitrios Soudris and Antonios Thanailakis}
}
@article{journals/jolpe/GhoshG14,
  title = {Spin Transport in Single Layer Germanene: The Role of Electron Electron Scattering},
  pages = {365-367},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1347},
  author = {Bahniman Ghosh and Aayush Gupta}
}
@article{journals/jolpe/WangLO06,
  title = {Analysis of Leakage Power Reduction in Dual-Vth Technologies in the Presence of Large Threshold Voltage Variation},
  pages = {1-7},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.001},
  author = {Wei-Shen Wang and Michael Liu and Michael Orshansky}
}
@article{journals/jolpe/SainiKVS10,
  title = {An Alternate Approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects},
  pages = {429-435},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1090},
  author = {Sandeep Saini and A. Mahesh Kumar and Sreehari Veeramachaneni and M. B. Srinivas}
}
@article{journals/jolpe/GomezM10,
  title = {Lithography Aware Regular Cell Design Based on a Predictive Technology Model},
  pages = {588-600},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1108},
  author = {Sergio Gómez and Francesc Moll}
}
@article{journals/jolpe/LeungMZHC10,
  title = {A High Power Switch-Mode LED Driver with an Efficient Current Sensing Scheme},
  pages = {133-140},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1063},
  author = {Wing Yan Leung and Tsz Yin Man and Dongwei Zhang and Jin He and Mansun Chan}
}
@article{journals/jolpe/KapurFNCRWWAKFNU07,
  title = {DFT MAX and Power},
  pages = {199-205},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.125},
  author = {Rohit Kapur and T. Finklea and Felix Ng and Anshuman Chandra and Sanjay Ramnath and Peter Wohl and Thomas W. Williams and Ashok Anbalan and Sandeep S. Kulkarni and Tammy Fernandes and Pramod Notiyath and Rajesh Uppuluri}
}
@article{journals/jolpe/PiliadoCJG14,
  title = {Characterization Methodology for MOSFET Local Systematic Variability in Presence of Statistical Variability},
  pages = {127-136},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1304},
  author = {Omar Jonani Franco Piliado and Giancarlo Castaneda and Andre Juge and Gérard Ghibaudo}
}
@article{journals/jolpe/PyneP12,
  title = {Branch Target Buffer Energy Reduction Through Efficient Multiway Branch Translation Techniques},
  pages = {604-623},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1219},
  author = {Sumanta Pyne and Ajit Pal}
}
@article{journals/jolpe/ChoiCP05,
  title = {Frame-Based Dynamic Voltage and Frequency Scaling for an MPEG Player},
  pages = {27-43},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.005},
  author = {Kihwan Choi and Wei-Chung Cheng and Massoud Pedram}
}
@article{journals/jolpe/AzizaBPG08,
  title = {A Novel Low Power Oriented Design Methodology for Analog Blocks},
  pages = {60-67},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.151},
  author = {Hassen Aziza and Emmanuel Bergeret and Jean Michel Portal and Olivier Ginez}
}
@article{journals/jolpe/MishraLCM13,
  title = {Energy Aware Spectrum Decision Framework for Cognitive Radio Network: A Spectrum Decision Framework for Cognitive Radio Network with Energy Awareness},
  pages = {313-321},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1266},
  author = {Vishram Mishra and Chiew Tong Lau and Syin Chan and Jimson Mathew}
}
@article{journals/jolpe/PyneP15a,
  title = {Energy Efficient Array Computations Using Loop Unrolling with Partial Gray Code Sequence},
  pages = {149-172},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1376},
  author = {Sumanta Pyne and Ajit Pal}
}
@article{journals/jolpe/BollapalliGGK09,
  title = {Selective Forward Body Bias for High Speed and Low Power SRAMs},
  pages = {185-195},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1019},
  author = {Kalyana C. Bollapalli and Rajesh Garg and Kanupriya Gulati and Sunil P. Khatri}
}
@article{journals/jolpe/RahmaniDAP09,
  title = {Forecasting-Based Dynamic Virtual Channel Management for Power Reduction in Network-on-Chips},
  pages = {385-395},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1038},
  author = {Amir-Mohammad Rahmani and Masoud Daneshtalab and Ali Afzali-Kusha and Massoud Pedram}
}
@article{journals/jolpe/KimK07,
  title = {Energy-Efficient Techniques for Disk-Based Mobile Systems},
  pages = {302-317},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.142},
  author = {Young-Jin Kim and Jihong Kim}
}
@article{journals/jolpe/ZjajoAG12,
  title = {Digital Adaptive Calibration of Multi-Step Analog to Digital Converters},
  pages = {182-196},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1183},
  author = {Amir Zjajo and Manuel J. Barragan Asian and José Pineda de Gyvez}
}
@article{journals/jolpe/TangJJB05,
  title = {High-Level Synthesis for Low Power Hardware Implementation of Unscheduled Data-Dominated Circuits},
  pages = {259-272},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.050},
  author = {Xiaoyong Tang and Tianyi Jiang and Alex K. Jones and Prithviraj Banerjee}
}
@article{journals/jolpe/KimR09,
  title = {Achieving High Efficiency Under Micro-Watt Loads with Switching Buck DC-DC Converters},
  pages = {229-240},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1023},
  author = {Suhwan Kim and Gabriel A. Rincón-Mora}
}
@article{journals/jolpe/NigamTZBM10,
  title = {Statistical Moment Estimation of Delay and Power in Circuit Simulation},
  pages = {578-587},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1107},
  author = {Ashish Nigam and Qin Tang and Amir Zjajo and Michel Berkelaar and Nick van der Meijs}
}
@article{journals/jolpe/RaviPS08,
  title = {Low Power Test for Nanometer System-on-Chips (SoCs)},
  pages = {81-100},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2008.155},
  author = {Srivaths Ravi and Rubin A. Parekhji and Jayashree Saxena}
}
@article{journals/jolpe/Musoll08,
  title = {Power Gating Clustered Many-Core Architectures},
  pages = {290-300},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.189},
  author = {Enric Musoll}
}
@article{journals/jolpe/DhimanC12,
  title = {Sub-Threshold Delay and Power Analysis of Complementary Metal-Oxide Semiconductor Buffer Driven Interconnect Load for Ultra Low Power Applications},
  pages = {39-46},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1171},
  author = {Rohit Dhiman and Rajeevan Chandel}
}
@article{journals/jolpe/WienerKV09,
  title = {Intelligate: An Algorithm for Learning Boolean Functions for Dynamic Power Reduction},
  pages = {106-112},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1009},
  author = {Roni Wiener and Gila Kamhi and Moshe Y. Vardi}
}
@article{journals/jolpe/BadghareMDP09,
  title = {Design of Low Power Parallel Multiplier},
  pages = {31-39},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1002},
  author = {Rahul M. Badghare and Sanjiv Kumar Mangal and Raghavendra B. Deshmukh and Rajendra M. Patrikar}
}
@article{journals/jolpe/GalanCRLR06,
  title = {Super Class AB OTAs Based on Low-Power Adaptive Techniques at the Input Stage and the Active Load},
  pages = {317-324},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.060},
  author = {Juan Antonio Gómez Galán and Ramón González Carvajal and Jaime Ramírez-Angulo and Antonio J. López-Martín and Carlos Rubia-Marcos}
}
@article{journals/jolpe/PadmawarRC11,
  title = {Microprocessor Power Supply Noise Aware Floorplanning Using a Circuit-Architectural Framework},
  pages = {303-313},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1140},
  author = {Mandar Padmawar and Sanghamitra Roy and Koushik Chakraborty}
}
@article{journals/jolpe/ChandrachoodanB11,
  title = {24th "IEEE International Conference on VLSI Design" Chennai, India, 2-7 January 2011},
  pages = {459},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1163},
  author = {Nitin Chandrachoodan and Shankar Balachandran}
}
@article{journals/jolpe/CalvoGDPSVAM11,
  title = {A Multi-Processing Systems-on-Chip Native Simulation Framework for Power and Thermal-Aware Design},
  pages = {2-16},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1112},
  author = {Daniel Calvo and Pablo González and Luis Diaz and Hector Posadas and Pablo Sánchez and Eugenio Villar and Andrea Acquaviva and Enrico Macii}
}
@article{journals/jolpe/LimDJMR14,
  title = {A Compact CMOS Electrochemical Sensor Readout Circuit for a Conductometric Sensor Array},
  pages = {635-639},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1354},
  author = {Cheolhwan Lim and Sujith S. Dermal and Sungyong Jung and Nosang Myung and Kwang-Ki Ryoo}
}
@article{journals/jolpe/ChenNM10,
  title = {The Effect of Dynamic Power Management on Mid-Frequency and Low-Frequency Power Supply Noise},
  pages = {173-180},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1068},
  author = {Howard Chen and Indira Nair and Benjamin Mashak}
}
@article{journals/jolpe/TajalliL10,
  title = {Nanowatt Range Folding-Interpolating Analog-to-Digital Converter Using Subthreshold Source-Coupled Circuits},
  pages = {211-217},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1072},
  author = {Armin Tajalli and Yusuf Leblebici}
}
@article{journals/jolpe/GolaniB06,
  title = {Back-Annotation in High-Speed Asynchronous Design},
  pages = {37-44},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.005},
  author = {Pankaj Golani and Peter A. Beerel}
}
@article{journals/jolpe/AndrikosLCP10,
  title = {Improving Electro-Magnetic Interference of Embedded Systems Through Jittered-Delay Desynchronization},
  pages = {607-615},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1110},
  author = {Nikolaos Andrikos and Luciano Lavagno and Fabio Campi and Davide Pandini}
}
@article{journals/jolpe/MathewP13,
  title = {Selected Articles from the IEEE ISED 2012 Conference},
  pages = {302},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1270},
  author = {Jimson Mathew and Priyadarsan Patra}
}
@article{journals/jolpe/GuptaBHVZM12,
  title = {Impact of Power Consumption and Temperature on Processor Lifetime Reliability},
  pages = {83-94},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1174},
  author = {Tushar Gupta and Clement Bertolini and Olivier Héron and Nicolas Ventroux and Thomas Zimmer and François Marc}
}
@article{journals/jolpe/NandaM11,
  title = {Energy-Efficient Retiming and Scheduling of Datapath-Dominant Digital Systems},
  pages = {341-349},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1147},
  author = {Rashmi Nanda and Dejan Markovic}
}
@article{journals/jolpe/HuangCLQ12,
  title = {Leakage Aware Scheduling on Maximum Temperature Minimization for Periodic Hard Real-Time Systems},
  pages = {378-393},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1200},
  author = {Huang Huang and Vivek Chaturvedi and Guanglei Liu and Gang Quan}
}
@article{journals/jolpe/PrakashKK13,
  title = {Low Cost Dynamic Architecture Adaptation Schemes for Drowsy Cache Management},
  pages = {373-388},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1288},
  author = {Nitin Prakash and Israel Koren and C. Mani Krishna}
}
@article{journals/jolpe/GeZQ14,
  title = {Distributed Task Migration in a Homogeneous Many-Core System for Leakage and Fan Power Reduction},
  pages = {550-565},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1357},
  author = {Yang Ge and Yukan Zhang and Qinru Qiu}
}
@article{journals/jolpe/MoubdiMWEADB10,
  title = {On-Chip Process Variability Monitoring Flow},
  pages = {601-606},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1109},
  author = {Nabila Moubdi and Philippe Maurine and Robin Wilson and Sylvain Engels and Nadine Azémard and Vincent Dumettier and Pierre Busson}
}
@article{journals/jolpe/KafeP14,
  title = {0.5 V RMS-to-DC Converter Topologies Suitable for Implantable Biomedical Devices},
  pages = {373-382},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1325},
  author = {Filomila Kafe and Costas Psychalinos}
}
@article{journals/jolpe/ShyamalaVK09,
  title = {Novel SAT-Based Peak Dynamic Power Estimation for Digital Circuits},
  pages = {429-438},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1042},
  author = {K. Shyamala and J. Vimalkumar and V. Kamakoti}
}
@article{journals/jolpe/AhujaMLS09,
  title = {SCoPE: Statistical Regression Based Power Models for Co-Processors Power Estimation},
  pages = {407-415},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1040},
  author = {Sumit Ahuja and Deepak Mathaikutty and Avinash Lakshminarayana and Sandeep K. Shukla}
}
@article{journals/jolpe/QinVTCR06,
  title = {SRAM Cell Optimization for Ultra-Low Power Standby},
  pages = {401-411},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.097},
  author = {Huifang Qin and Rakesh Vattikonda and Thuan Trinh and Yu Cao and Jan M. Rabaey}
}
@article{journals/jolpe/RavikumarHW08,
  title = {Test Strategies for Low-Power Devices},
  pages = {127-138},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.274},
  author = {C. P. Ravikumar and Mokhtar Hirech and Xiaoqing Wen}
}
@article{journals/jolpe/LiaoH05,
  title = {Microarchitecture Level Interconnect Modeling Considering Layout Optimization},
  pages = {297-308},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.036},
  author = {Weiping Liao and Lei He}
}
@article{journals/jolpe/FaisalJAB11,
  title = {A Flexible Architecture for Finite Field Galois Fields(2m) Arithmetic Processor},
  pages = {314-327},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1150},
  author = {Md. Ibrahim Faisal and Zahra Jeddi and Esmaeil Amini and Magdy Bayoumi}
}
@article{journals/jolpe/DeKKPSMTS13,
  title = {Design Analysis and Implementation of a Dynamic Voltage Restorer},
  pages = {340-349},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1263},
  author = {Anirban De and S. Kumari and V. K. Khare and S. S. Pal and A. Sadhukhan and V. K. Meshram and S. K. Thakur and S. Saha}
}
@article{journals/jolpe/BasakG14,
  title = {Effect of Traps on the Performance of Nanowire Si Junctionless Tunnel FET},
  pages = {629-634},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1351},
  author = {Shibir Basak and Bahniman Ghosh}
}
@article{journals/jolpe/WangLH13,
  title = {A Two-Write and Two-Read Multi-Port SRAM with Shared Write Bit-Line Scheme and Selective Read Path for Low Power Operation},
  pages = {9-22},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1236},
  author = {Dao-Ping Wang and Hon-Jarn Lin and Wei Hwang}
}
@article{journals/jolpe/VaddiDA10,
  title = {Robust and Ultra Low Power Subthreshold Logic Circuits with Symmetric, Asymmetric, 3T, 4T DGFinFETs},
  pages = {103-114},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1060},
  author = {Ramesh Vaddi and Sudeb Dasgupta and R. P. Agarwal}
}
@article{journals/jolpe/SharmaP14,
  title = {Process, Voltage and Temperature Variations Aware Low Leakage Approach for Nanoscale CMOS Circuits},
  pages = {45-52},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1293},
  author = {Vijay Kumar Sharma and Manisha Pattanaik}
}
@article{journals/jolpe/PrakashJ14,
  title = {A Low Cost Design of Time Division Multiplexing Based 3rd Order Continuous-Time Incremental ΣΔ Modulator with Excess Loop Delay},
  pages = {495-505},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1341},
  author = {Jos A. V. Prakash and Babita R. Jose}
}
@article{journals/jolpe/AdamiDHTLCALCPV13,
  title = {Ultra-Low Power, Low Voltage, Self-Powered Resonant DC-DC Converter for Energy Harvesting},
  pages = {103-117},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1245},
  author = {Salah-Eddine Adami and Nicolas Degrenne and Walid Haboubi and Hakim Takhedmit and Denis Labrousse and François Costa and Bruno Allard and Jean-Daniel Lan Sun Luk and Laurent Cirio and Odile Picon and Christian Vollaire}
}
@article{journals/jolpe/LimGKJR14,
  title = {A CMOS Switched Capacitor Based Low Power Amperometric Readout Circuit for Microneedle Glucose Sensor},
  pages = {279-285},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1317},
  author = {Cheolhwan Lim and Sunil Govardhan and Hyoungsoo Kim and Sungyong Jung and Kwangki Ryoo}
}
@article{journals/jolpe/JoshiLFDJBG12,
  title = {Statistical Estimation of Dominant Physical Parameters for Leakage Variability in 32 Nanometer CMOS, Under Supply Voltage Variations},
  pages = {113-124},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1166},
  author = {Smriti Joshi and Anne Lombardot and Philippe Flatresse and Carmelo D'agostino and Andre Juge and Edith Beigné and Stéphane Girard}
}
@article{journals/jolpe/RichelliCK13a,
  title = {A New Simple P-MOS Charge Pump for Low Voltage Operations},
  pages = {479-483},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1277},
  author = {Anna Richelli and Luigi Colalongo and Zsolt Miklós Kovács-Vajna}
}
@article{journals/jolpe/LeeC05,
  title = {Low-Energy Heterogeneous Non-Volatile Memory Systems for Mobile Systems},
  pages = {52-62},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.001},
  author = {Hyung Gyu Lee and Naehyuck Chang}
}
@article{journals/jolpe/SinghSS09,
  title = {A Formally Verified Peak-Power Reduction Technique for Hardware Synthesis from Concurrent Action-Oriented Specifications},
  pages = {135-144},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1015},
  author = {Gaurav Singh and Jacob B. Schwartz and Sandeep K. Shukla}
}
@article{journals/jolpe/SadioRMS12,
  title = {Modeling of Inherent Losses of Fully Integrated Switched Capacitor DC-DC Converters},
  pages = {667-673},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1224},
  author = {Valter Sádio and Fabian Rein and Christian Münker and Marcelino Santos}
}
@article{journals/jolpe/SreedharKK12,
  title = {On Reliability Trojan Injection and Detection},
  pages = {674-683},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1225},
  author = {Aswin Sreedhar and Sandip Kundu and Israel Koren}
}
@article{journals/jolpe/PomeranzR11,
  title = {Transparent-Segmented-Scan without the Routing Overhead of Segmented-Scan},
  pages = {245-253},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1132},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/jolpe/RichelliCK15,
  title = {A 30 mV-2.5 V DC/DC Converter for Energy Harvesting},
  pages = {190-195},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1372},
  author = {Anna Richelli and Luigi Colalongo and Zsolt Miklós Kovács-Vajna}
}
@article{journals/jolpe/SudharshanSSD09,
  title = {Design of Low Power Adiabatic SRAM Using DTGAL, CPAL and ACPL: A Comparative Study},
  pages = {40-49},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1012},
  author = {Y. K. Sudharshan and D. Sreenu and Ashok K. Saxena and Sudeb Dasgupta}
}
@article{journals/jolpe/MidullaA08,
  title = {Test Power Analysis at Register Transfer Level},
  pages = {402-409},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.193},
  author = {Ivano Midulla and Chouki Aktouf}
}
@article{journals/jolpe/PoolLS11,
  title = {Power-Gated Arithmetic Circuits for Energy-Precision Tradeoffs in Mobile Graphics Processing Units},
  pages = {148-162},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1124},
  author = {Jeff Pool and Anselmo Lastra and Montek Singh}
}
@article{journals/jolpe/GirardB05,
  title = {Low Power Scan Chain Design: A Solution for an Efficient Tradeoff Between Test Power and Scan Routing},
  pages = {85-95},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.004},
  author = {Patrick Girard and Yannick Bonhomme}
}
@article{journals/jolpe/GhoshSB14,
  title = {Domain Wall Dynamics Due to Voltage Controlled Magnetic Anisotropy},
  pages = {88-91},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1299},
  author = {Bahniman Ghosh and Gaurav S. Solanki and Abhishek B. Banerjee}
}
@article{journals/jolpe/RiusMP06,
  title = {An Activity Monitor for Power/Performance Tuning of CMOS Digital Circuits},
  pages = {80-86},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.009},
  author = {Josep Rius and Maurice Meijer and José Pineda de Gyvez}
}
@article{journals/jolpe/JainSPR11,
  title = {Design Techniques with Multiple Scan Compression CoDecs for Low Power and High Quality Scan Test},
  pages = {502-515},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1161},
  author = {Arvind Jain and Sundarrajan Subramanian and Rubin A. Parekhji and Srivaths Ravi}
}
@article{journals/jolpe/FonsecaFLJ14,
  title = {Low Power 28 nm Fully Depleted Silicon on Insulator 2.45 GHz Phase Locked Loop},
  pages = {149-162},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1306},
  author = {Alexandre Fonseca and Emeric de Foucauld and Philippe Lorenzini and Gilles Jacquemod}
}
@article{journals/jolpe/MathewRPP15,
  title = {Selected Articles from the IEEE ISED 2014 Conference},
  pages = {373-374},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1405},
  author = {Jimson Mathew and Hafizur Rahaman and Priyadarsan Patra and Dhiraj K. Pradhan}
}
@article{journals/jolpe/MachadoTR08,
  title = {A Binary Decision Diagram Structure for Probabilistic Switching Activity Estimation},
  pages = {247-262},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.180},
  author = {Felipe Machado and Yago Torroja and Teresa Riesgo}
}
@article{journals/jolpe/JoshiKA15,
  title = {Modeling and Optimization of Nano-Scale Sensing Shorted Gate FinFET D Flip-Flop Using AVL},
  pages = {298-307},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1401},
  author = {Pooja Joshi and Saurabh Khandelwal and Shyam Akashe}
}
@article{journals/jolpe/AcharyyaASSA14,
  title = {Energy-Efficient and High-Speed Robust System Design for Remote Cardiac Health Monitoring},
  pages = {519-530},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1333},
  author = {Amit Acharyya and Abhinav Agarwal and Abhijeet Singh and Rishad A. Shafik and Shaikh Rafi Ahamed}
}
@article{journals/jolpe/SwainASPS15,
  title = {Effect of Channel Thickness and Doping Concentration on Sub-Threshold Performance of Graded Channel and Gate Stack DG MOSFETs},
  pages = {366-372},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1395},
  author = {Sanjit Kumar Swain and Sarosij Adak and Bikash Sharma and Sudhansu Kumar Pati and Chandan Kumar Sarkar}
}
@article{journals/jolpe/CoskunSMML06,
  title = {Analysis and Optimization of MPSoC Reliability},
  pages = {56-69},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.007},
  author = {Ayse Kivilcim Coskun and Tajana Simunic and Kresimir Mihic and Giovanni De Micheli and Yusuf Leblebici}
}
@article{journals/jolpe/ElakkumananPS05,
  title = {Low Power SER Tolerant Design to Mitigate Single Event Transients in Nanoscale Circuits},
  pages = {182-193},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.022},
  author = {Praveen Elakkumanan and Kishan Prasad and Ramalingam Sridhar}
}
@article{journals/jolpe/XuHZZS07,
  title = {Heuristic on a Novel Power Management System Cooperating with Compiler},
  pages = {22-27},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.112},
  author = {Yang Xu and Hu He and Zhou Zhixiong and Yanjun Zhang and Yihe Sun}
}
@article{journals/jolpe/NikoubinEBN09,
  title = {A New Cell Design Methodology for Balanced XOR-XNOR Circuits for Hybrid-CMOS Logic},
  pages = {474-483},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1046},
  author = {Tooraj Nikoubin and Fatemeh Eslami and Amirali Baniasadi and Keivan Navi}
}
@article{journals/jolpe/CalimeraDSSBMMP08,
  title = {Thermal-Aware Design Techniques for Nanometer CMOS Circuits},
  pages = {374-384},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.190},
  author = {Andrea Calimera and Karthik Duraisami and Ashoka Visweswara Sathanur and Prassanna Sithambaram and R. Iris Bahar and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/jolpe/SteinfeldOBFV15,
  title = {Smart Coulomb Counter for Self-Metering Wireless Sensor Nodes Consumption},
  pages = {236-248},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1370},
  author = {Leonardo Steinfeld and Julian Oreggioni and Diego A. Bouvier and Carlos A. Fernández and Jorge Villaverde}
}
@article{journals/jolpe/AtoofianBA07,
  title = {Exploiting Speculation Cost Prediction in Power-Aware Applications},
  pages = {43-53},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.110},
  author = {Ehsan Atoofian and Amirali Baniasadi and Kaveh Aasaraai}
}
@article{journals/jolpe/Rios-ArambulaBSR06,
  title = {On the Use of Feedback Systems to Dynamically Control the Supply Voltage of Low-Power Circuits},
  pages = {45-55},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.006},
  author = {David Rios-Arambula and Aurélien Buhrig and Gilles Sicard and Marc Renaudin}
}
@article{journals/jolpe/WuH11,
  title = {Near-Threshold Computing of Clocked Adiabatic Logic with Complementary Pass-Transistor Logic Circuits},
  pages = {393-402},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1144},
  author = {Yangbo Wu and Jianping Hu}
}
@article{journals/jolpe/CorneliusTT11,
  title = {Power-Efficient Application of Sleep Transistors to Enhance the Reliability of Integrated Circuits},
  pages = {552-561},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1154},
  author = {Claas Cornelius and Frank Sill Torres and Dirk Timmermann}
}
@article{journals/jolpe/ZhouXYWC12,
  title = {Test Pattern Generation Based on Multi-TRC Scan Architecture for Reducing Test Cost},
  pages = {73-81},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1167},
  author = {Bin Zhou and Liyi Xiao and Yizheng Ye and Xin-chun Wu and Bei Cao}
}
@article{journals/jolpe/KtariA09,
  title = {A Low Power Design Space Exploration Methodology Based on High Level Models and Confidence Intervals},
  pages = {17-30},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1003},
  author = {Jalel Ktari and Mohamed Abid}
}
@article{journals/jolpe/GhavamiPN10,
  title = {An Efficient Energy Estimation Methodology for Quasi Delay Insensitive Template-Based Asynchronous Circuits},
  pages = {1-9},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1051},
  author = {Behnam Ghavami and Hossein Pedram and Mahtab Niknahad}
}
@article{journals/jolpe/WuXD08,
  title = {A Parallel and Randomized Algorithm for Large-Scale Discrete Dual-Vt Assignment and Continuous Gate Sizing},
  pages = {191-201},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.271},
  author = {Tai-Hsuan Wu and Lin Xie and Azadeh Davoodi}
}
@article{journals/jolpe/AcarDN05,
  title = {Leakage and Leakage Sensitivity Computation for Combinational Circuits},
  pages = {172-181},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.026},
  author = {Emrah Acar and Anirudh Devgan and Sani R. Nassif}
}
@article{journals/jolpe/KursunMM05,
  title = {Early Quality Assessment for Low Power Behavioral Synthesis},
  pages = {273-285},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.028},
  author = {Eren Kursun and Rajarshi Mukherjee and Seda Ogrenci Memik}
}
@article{journals/jolpe/VisalliG07,
  title = {An Ultra-Low Power Data Aggregation System for Wireless Micro Sensor Networks},
  pages = {133-140},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.124},
  author = {Giuseppe Visalli and Elio Guidetti}
}
@article{journals/jolpe/MohamedAB07,
  title = {Lethargic Cache: A Low Leakage Direct Mapped Cache},
  pages = {119-123},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.122},
  author = {Nagm Eldin Mohamed and Adil Akaaboune and Nazeih Botros}
}
@article{journals/jolpe/ChenSXB10,
  title = {PVT: Unified Reduction of Test Power, Volume, and Test Time Using Double-Tree Scan Architecture},
  pages = {457-468},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1088},
  author = {Zhen Chen and Sharad C. Seth and Dong Xiang and Bhargab B. Bhattacharya}
}
@article{journals/jolpe/BsoulW14,
  title = {A Configurable Architecture to Limit Inrush Current in Power-Gated Reconfigurable Devices},
  pages = {1-15},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1289},
  author = {Assem A. M. Bsoul and Steven J. E. Wilton}
}
@article{journals/jolpe/SunMPPS14,
  title = {Design and Analysis of Binary Tree Static Random Access Memory for Low Power Embedded Systems},
  pages = {467-478},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1336},
  author = {Luo Sun and Jimson Mathew and Samuel N. Pagliarini and Dhiraj K. Pradhan and Ioannis Sourdis}
}
@article{journals/jolpe/GaoH06,
  title = {Gate Sizing and Vt Assignment for Active-Mode Leakage Power Reduction},
  pages = {230-239},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.056},
  author = {Feng Gao and John P. Hayes}
}
@article{journals/jolpe/JayaramanST10,
  title = {Scan Shift Power Reduction by Gating Internal Nodes},
  pages = {311-319},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1085},
  author = {Dheepakkumaran Jayaraman and Rajamani Sethuram and Spyros Tragoudas}
}
@article{journals/jolpe/GupteA09,
  title = {Adaptive Global Elimination Algorithm for Low Power Motion Estimation},
  pages = {1-16},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1010},
  author = {Ajit Gupte and Bharadwaj Amrutur}
}
@article{journals/jolpe/RamakrishnanWJ10,
  title = {Design and Analysis of Location Caches in a NoC-Based Chip Multiprocessor System},
  pages = {240-262},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1079},
  author = {D. Ramakrishnan and Y. L. Wu and W. B. Jone}
}
@article{journals/jolpe/BadrudduzaSC06,
  title = {Static Random Access Memory Cells with Intrinsically High Read Stability and Low Standby Power},
  pages = {412-424},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.102},
  author = {Sayeed A. Badrudduza and Giby Samson and Lawrence T. Clark}
}
@article{journals/jolpe/SinghSAS07,
  title = {Techniques for Power-Aware Hardware Synthesis from Concurrent Action Oriented Specifications},
  pages = {156-166},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.134},
  author = {Gaurav Singh and Jacob B. Schwartz and Sumit Ahuja and Sandeep K. Shukla}
}
@article{journals/jolpe/VermaKS13,
  title = {A Low Power Novel Encoding Technique for RC Modelled VLSI Interconnects},
  pages = {471-478},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1271},
  author = {Shashi Kant Verma and Brajesh Kumar Kaushik and Sanjay Kumar Soni}
}
@article{journals/jolpe/SabbavarapuRSAM14,
  title = {A Novel Integrated Circuit Design Methodology Using Dynamic Library Concept with Reduced Non-Recurring Engineering Cost and Time-to-Market},
  pages = {429-442},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1334},
  author = {Srinivas Sabbavarapu and Basireddy Karunakar Reddy and N. Srinivasulu and Amit Acharyya and Jimson Mathew}
}
@article{journals/jolpe/ParraAJV05,
  title = {Selective Clock-Gating for Low-Power Synchronous Counters},
  pages = {11-19},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.003},
  author = {Pilar Parra and Antonio J. Acosta and Raúl Jiménez and Manuel Valencia}
}
@article{journals/jolpe/HuangLCLH10,
  title = {A Low Power Differential Cascode Voltage Switch with Pass Gate Pulsed Latch for Viterbi Decoder},
  pages = {551-562},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1104},
  author = {Po-Tsang Huang and Xin-Ru Lee and Hsie-Chia Chang and Chen-Yi Lee and Wei Hwang}
}
@article{journals/jolpe/VarshneyGSS14,
  title = {Low Power-Variable Resolution Analog-to-Digital Converter},
  pages = {236-246},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1316},
  author = {Saloni Varshney and Manish Goswami and B. R. Singh and A. Srivastava}
}
@article{journals/jolpe/AasaraaiB06,
  title = {Low-Power Perceptron Branch Predictor},
  pages = {333-341},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.089},
  author = {Kaveh Aasaraai and Amirali Baniasadi}
}
@article{journals/jolpe/BurignatV14a,
  title = {A Technology Based Complexity Model for Reversible Cuccaro Ripple-Carry Adder},
  pages = {584-592},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1353},
  author = {Stéphane Burignat and Alexis De Vos}
}
@article{journals/jolpe/BazSXY11,
  title = {Self-Timed SRAM for Energy Harvesting Systems},
  pages = {274-284},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1136},
  author = {Abdullah Baz and Delong Shang and Fei Xia and Alexandre Yakovlev}
}
@article{journals/jolpe/GhoshBA14,
  title = {Performance Improvement in Nanoscale Ge-GaAs Heterojunction Junctionless Tunnel FET Using a Dual Material Gate},
  pages = {354-360},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1348},
  author = {Bahniman Ghosh and Shibir Basak and Pranav Kumar Asthana}
}
@article{journals/jolpe/JayaramanB09,
  title = {Performance Analysis of Subthreshold Cascode Current Mirror in 130 nm CMOS Technology},
  pages = {484-496},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1047},
  author = {Balaji Jayaraman and Navakanta Bhat}
}
@article{journals/jolpe/HuangYO14,
  title = {Accurate Energy-Aware Workload Distribution for Wireless Sensor Networks Using a Detailed Communication Energy Cost Model},
  pages = {183-193},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1315},
  author = {Yanqiu Huang and Wanli Yu and Alberto García Ortiz}
}
@article{journals/jolpe/OlivieriST05,
  title = {Design and Test of a Novel Programmable Clock Generator Semi-Custom Core for Energy-Efficient Systems-on-Chips},
  pages = {309-318},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.041},
  author = {Mauro Olivieri and Simone Smorfa and Alessandro Trifiletti}
}
@article{journals/jolpe/BoroujeniPL11,
  title = {Optimal Logic Architecture and Supply Voltage Selection Method to Reduce the Impact of the Threshold Voltage Variation on the Timing},
  pages = {285-293},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1137},
  author = {Bahman Kheradmand Boroujeni and Christian Piguet and Yusuf Leblebici}
}
@article{journals/jolpe/BhardwajCV06,
  title = {Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, Threshold Voltage Selection},
  pages = {240-250},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.065},
  author = {Sarvesh Bhardwaj and Yu Cao and Sarma B. K. Vrudhula}
}
@article{journals/jolpe/BanerjeeR07,
  title = {Computation Partitioning and Reuse for Power Efficient High Performance Digital Signal Processing},
  pages = {254-270},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.141},
  author = {Nilanjan Banerjee and Kaushik Roy}
}
@article{journals/jolpe/OrtizMG07,
  title = {Signal Activity Analysis for High-Level Power Estimation in Time-Shared Linear Systems},
  pages = {189-198},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.133},
  author = {Alberto García Ortiz and Tudor Murgan and Manfred Glesner}
}
@article{journals/jolpe/VermaGAK14,
  title = {Ab-Initio Modeling of Effect of Boron and Phosphorus Doping in CoFe/MgO Magnetic Tunnel Junctions},
  pages = {361-364},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1349},
  author = {Ankit Kumar Verma and Bahniman Ghosh and Bhaskar Awadhiya and Tangudu Bharat Kumar}
}
@article{journals/jolpe/Monteiro10,
  title = {Selected Articles from the PATMOS 2009 Workshop},
  pages = {160},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1066},
  author = {José Monteiro}
}
@article{journals/jolpe/ZhaoTC12,
  title = {Ensuring Power-Safe Application of Test Patterns Using an Effective Gating Approach Considering Current Limits},
  pages = {235-247},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1187},
  author = {Wei Zhao and Mohammad Tehranipoor and Sreejit Chakravarty}
}
@article{journals/jolpe/EkambavananGKN09,
  title = {Encoding Serial Graphical Data for Energy-Delay Product/Energy Minimization},
  pages = {157-172},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1017},
  author = {Sasidharan Ekambavanan and Rajesh Garg and Sunil P. Khatri and Krishna R. Narayanan}
}
@article{journals/jolpe/LazzariFFM11,
  title = {Low Power Multiple-Value Voltage-Mode Look-Up Table for Quaternary Field Programmable Gate Arrays},
  pages = {294-301},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1138},
  author = {Cristiano Lazzari and Jorge R. Fernandes and Paulo F. Flores and José Monteiro}
}
@article{journals/jolpe/DililloRAG06,
  title = {Reducing Power Dissipation in SRAM during Test},
  pages = {271-280},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.062},
  author = {Luigi Dilillo and Paul M. Rosinger and Bashir M. Al-Hashimi and Patrick Girard}
}
@article{journals/jolpe/RochaSC11,
  title = {Smart Control of Internal Supply Voltage Spikes in a Low Voltage DC-DC Buck Converter},
  pages = {426-443},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1146},
  author = {José F. da Rocha and Marcelino Bicho Dos Santos and José M. Dores Costa}
}
@article{journals/jolpe/ManetABBL06,
  title = {Low Power Techniques Applied to a 80C51 Microcontroller for High Temperature Applications},
  pages = {95-104},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.011},
  author = {Philippe Manet and Renaud Ambroise and David Bol and Marc Baltus and Jean-Didier Legat}
}
@article{journals/jolpe/VounckxP06,
  title = {Editorial},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.015},
  author = {Johan Vounckx and Vassilis Paliouras}
}
@article{journals/jolpe/GhorbelHST06,
  title = {An Advanced Low Power and Versatile CMOS Current Driver for Multi-Electrode Cochlear Implant Microstimulator},
  pages = {442-455},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.094},
  author = {Mohamed Ghorbel and Ahmed Ben Hamida and Mounir Samet and Jean Thomas}
}
@article{journals/jolpe/DiasSMBN09,
  title = {Gate Driver Voltage Optimization for Multi-Mode Low Power DC-DC Conversion},
  pages = {241-254},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1024},
  author = {Nuno Dias and Marcelino B. Santos and Angelo Monteiro and Pedro Braga and Alexandre Neves}
}
@article{journals/jolpe/CasaleiroOF15,
  title = {Amplitude and Quadrature Errors of Two-Integrator Oscillator},
  pages = {340-348},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1403},
  author = {João Casaleiro and Luís B. Oliveira and Igor M. Filanovsky}
}
@article{journals/jolpe/SoundararajanS12,
  title = {A Programmable Oversampling CMOS Delta-Sigma Analog-to-Digital Converter for Low-Power Interface Electronics},
  pages = {336-346},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1197},
  author = {Rajiv Soundararajan and Ashok Srivastava}
}
@article{journals/jolpe/GoelSG15,
  title = {Replica Tracked Post Silicon Trimming Enabled Negative Bit Line Voltage Based Write Assist Scheme in SRAM Design},
  pages = {359-365},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1404},
  author = {Ankur Goel and R. K. Sharma and A. K. Gupta}
}
@article{journals/jolpe/WenSKMMWS05,
  title = {Efficient Test Set Modification for Capture Power Reduction},
  pages = {319-330},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.042},
  author = {Xiaoqing Wen and Tatsuya Suzuki and Seiji Kajihara and Kohei Miyase and Yoshihiro Minamoto and Laung-Terng Wang and Kewal K. Saluja}
}
@article{journals/jolpe/SaripalliLDN10,
  title = {Energy-Delay Performance of Nanoscale Transistors Exhibiting Single Electron Behavior and Associated Logic Circuits},
  pages = {415-428},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1089},
  author = {Vinay Saripalli and Lu Liu and Suman Datta and Vijaykrishnan Narayanan}
}
@article{journals/jolpe/LaoudiasP13,
  title = {Ultra Low-Voltage Low-Power Realization of Non-Linear Energy Operator for Spike Detection},
  pages = {45-49},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1239},
  author = {Costas Laoudias and Costas Psychalinos}
}
@article{journals/jolpe/EratneNJ15,
  title = {A Thermal-Aware Scheduling Algorithm for Core Migration in Multicore Processors},
  pages = {103-111},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1373},
  author = {Savithra Eratne and Pradeep Nair and Eugene John}
}
@article{journals/jolpe/ColemanD10,
  title = {Analysis and Improvement of Delay-Insensitive Asynchronous Circuits Operating in Subthreshold Regime},
  pages = {320-324},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1083},
  author = {David Coleman and Jia Di}
}
@article{journals/jolpe/GaritselovMK12,
  title = {Accurate Polynomial Metamodeling-Based Ultra-Fast Bee Colony Optimization of a Nano-CMOS Phase-Locked Loop},
  pages = {317-328},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1195},
  author = {Oleg Garitselov and Saraju P. Mohanty and Elias Kougianos}
}
@article{journals/jolpe/PoehlsR14,
  title = {Selected Peer-Reviewed Articles from the 14th IEEE Latin-American Test Workshop, Cordoba, Argentina, April 3-5, 2013},
  pages = {163-164},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1311},
  author = {Letícia Maria Bolzani Poehls and Matteo Sonza Reorda}
}
@article{journals/jolpe/AzemardG15,
  title = {Selected Articles from the 5th European Workshop on CMOS Variability, Palma (Mallorca), Spain, September 29-October 1, 2014},
  pages = {249},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1368},
  author = {Nadine Azémard and Eugeni García-Moreno}
}
@article{journals/jolpe/SasilathaR09,
  title = {Modified Design and Analysis of a Performance Optimized Common Gate LNA for Low Power Wireless Sensor Network Applications},
  pages = {50-57},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1011},
  author = {T. Sasilatha and J. Raja}
}
@article{journals/jolpe/TerrassonBB09,
  title = {A Design Technique for Power Constrained CMOS Low-Noise Amplifier Dedicated to Wireless Sensor Networks},
  pages = {196-205},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1020},
  author = {Guillaume Terrasson and Renaud Briand and Skandar Basrour}
}
@article{journals/jolpe/ChandelSC07,
  title = {Investigations on Short-Circuit Power Dissipation in Repeater Loaded VLSI Interconnects},
  pages = {337-344},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.135},
  author = {Rajeevan Chandel and Sankar Sarkar and Ashwani Kumar Chandel}
}
@article{journals/jolpe/RoyP10,
  title = {A New Technique for Runtime Leakage Reduction and Its Sensitivity and Parametric Yield Analysis Under Effective Channel-Length Variation},
  pages = {80-92},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1058},
  author = {Sudip Roy 0001 and Ajit Pal}
}
@article{journals/jolpe/ViswanathMSN12,
  title = {Power Management Methods: From Specification and Modeling, to Techniques and Verification},
  pages = {353-377},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1199},
  author = {Vinod Viswanath and Rajeev Muralidhar and Harinarayanan Seshadri and Ananth S. Narayan}
}
@article{journals/jolpe/KantKP14,
  title = {0.5V Sinh-Domain Design of Activation Functions and Neural Networks},
  pages = {201-213},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1321},
  author = {N. A. Kant and Farooq A. Khanday and Costas Psychalinos}
}
@article{journals/jolpe/TovinakereSD11,
  title = {A Polynomial Based Approach to Wakeup Time and Energy Estimation in Power-Gated Logic Clusters},
  pages = {482-489},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1159},
  author = {Vivek D. Tovinakere and Olivier Sentieys and Steven Derrien}
}
@article{journals/jolpe/MathewVP14,
  title = {Selected Articles from the IEEE ISED 2013 Conference},
  pages = {399-400},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1344},
  author = {Jimson Mathew and A. Prasad Vinod and Priyadarsan Patra}
}
@article{journals/jolpe/Mohanty12,
  title = {A Special Issue on Power, Parasitics, and Process-Variation (P3) Awareness in Mixed-Signal Design},
  pages = {259-260},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1189},
  author = {Saraju P. Mohanty}
}
@article{journals/jolpe/ZhouWSWX13,
  title = {A Low Power Built-in Self-Test Scheme Based on Overlapping Bit Swapping Linear Feedback Shift Register},
  pages = {519-526},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1273},
  author = {Bin Zhou and Xin-chun Wu and Yu Sun and Tianqi Wang and Liyi Xiao}
}
@article{journals/jolpe/RaghavendranB14,
  title = {Performance Improvement of Soft Switching DC-DC Boost Converter for Photovoltaic (PV) Applications},
  pages = {58-64},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1295},
  author = {S. Raghavendran and B. Chitti Babu}
}
@article{journals/jolpe/JustMROPPM12,
  title = {Effects of Lightly Doped Drain and Channel Doping Variations on Flash Memory Performances and Reliability},
  pages = {717-724},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1230},
  author = {Guillaume Just and Vincenzo Della Marca and Arnaud Régnier and Jean-Luc Ogier and Jérémy Postel-Pellerin and Jean Michel Portal and Pascal Masson}
}
@article{journals/jolpe/MohantyM13,
  title = {Efficient-Block-Processing Parallel Architecture for Multilevel Lifting 2-D DWT},
  pages = {37-44},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1238},
  author = {Basant K. Mohanty and Anurag Mahajan}
}
@article{journals/jolpe/SreedharK08,
  title = {Lithography Simulation Basics and a Study on Impact of Lithographic Process Window on Gate and Path Delays},
  pages = {392-401},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.192},
  author = {Aswin Sreedhar and Sandip Kundu}
}
@article{journals/jolpe/Leuken11,
  title = {Selected Articles from the PATMOS 2010 Workshop},
  pages = {254},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1133},
  author = {René van Leuken}
}
@article{journals/jolpe/MansouriBPTCS10,
  title = {Dynamic Energy Optimization in Network-on-Chip-Based System-on-Chips},
  pages = {564-577},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1106},
  author = {Imen Mansouri and Pascal Benoit and Diego Puschini and Lionel Torres and Fabien Clermidy and Gilles Sassatelli}
}
@article{journals/jolpe/TavvaK10,
  title = {Characterization of Variation Aware Nanoscale Static Random Access Memory Designs},
  pages = {56-65},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1056},
  author = {Sreeharsha Tavva and Dhireesha Kudithipudi}
}
@article{journals/jolpe/PortalBDM12,
  title = {Non-Volatile Flip-Flop Based on Unipolar ReRAM for Power-Down Applications},
  pages = {1-10},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1172},
  author = {Jean Michel Portal and Marc Bocquet and Damien Deleruyelle and Christophe Muller}
}
@article{journals/jolpe/FernandesO15,
  title = {Wideband CMOS Receiver with Integrated Filtering and a Current-Mode Sigma-Delta Analog-to-Digital Converter},
  pages = {208-216},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1374},
  author = {Miguel D. Fernandes and Luis B. Oliveira}
}
@article{journals/jolpe/ShenQ15,
  title = {Chip Multiprocessor Performance Modeling for Contention Aware Task Migration and Frequency Scaling},
  pages = {263-277},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1398},
  author = {Hao Shen and Qinru Qiu}
}
@article{journals/jolpe/KomerathPK12,
  title = {An Architecture Using Lighter-Than-Air Platforms for Retail Power Beaming and Communications},
  pages = {261-269},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1190},
  author = {Narayanan M. Komerath and Rajkumar Pant and Aravinda Kar}
}
@article{journals/jolpe/AminiJKB15,
  title = {Performance Evaluation and Design Optimization for Flexible Multiple Instruction Multiple Data Elliptic Curve Cryptography Crypto Architecture},
  pages = {1-15},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1364},
  author = {Esmaeil Amini and Zahra Jeddi and Ahmed Khattab and Madgy Bayoumi}
}
@article{journals/jolpe/PandaP09,
  title = {A Special Issue on the "22nd IEEE International Conference on VLSI Design" New Delhi, India, 5-9 January 2009},
  pages = {255-256},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1026},
  author = {Rajendran Panda and Preeti Ranjan Panda}
}
@article{journals/jolpe/PandeyC07,
  title = {Precision Low Voltage and Current References},
  pages = {167-174},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.127},
  author = {Brajesh Pandey and Arun N. Chandorkar}
}
@article{journals/jolpe/GomesBC05,
  title = {Trading Time and Space on Low Power Embedded Architectures with Dynamic Instruction Merging},
  pages = {249-258},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.055},
  author = {Victor F. Gomes and Antonio Carlos Schneider Beck and Luigi Carro}
}
@article{journals/jolpe/AkramG14,
  title = {Junctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor},
  pages = {286-292},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1324},
  author = {M. W. Akram and Bahniman Ghosh}
}
@article{journals/jolpe/GandhiDVPK13,
  title = {Supply and Body-Bias Voltage Assignment Based Technique for Power and Temperature Control on a Chip at Iso-Performance Conditions},
  pages = {207-228},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1254},
  author = {Virat Gandhi and V. R. Devanathan and V. Visvanathan and Milan Patnaik and V. Kamakoti}
}
@article{journals/jolpe/PenolazziHB09,
  title = {A General Approach to High-Level Energy and Performance Estimation in System-on-Chip Architectures},
  pages = {373-384},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1037},
  author = {Sandro Penolazzi and Ahmed Hemani and Luca Bolognino}
}
@article{journals/jolpe/KrsticKFG10,
  title = {Reducing Electromagnetic Interference Using Globally Asynchronous Locally Synchronous Approach},
  pages = {181-191},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1069},
  author = {Milos Krstic and Tomasz Król and Xin Fan and Eckhard Grass}
}
@article{journals/jolpe/VaiarelloTLVJ12,
  title = {Ultra-Low-Power Audio Communication System for Cochlear Implant Application},
  pages = {706-716},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1229},
  author = {Yannick Vaiarello and William Tatinian and Yves Leduc and Nicolas Veau and Gilles Jacquemod}
}
@article{journals/jolpe/AzemardJ12,
  title = {Selected Articles from the VARI 2012 Workshop},
  pages = {696},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1227},
  author = {Nadine Azémard and Gilles Jacquemod}
}
@article{journals/jolpe/Ykman-CouvreurCVFL05,
  title = {Energy-aware Dynamic Task Scheduling Applied to a Real-time Multimedia Application on an Xscale Board},
  pages = {226-237},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2005.037},
  author = {Chantal Ykman-Couvreur and Francky Catthoor and Johan Vounckx and Andy Folens and Filip Louagie}
}
@article{journals/jolpe/MatsMZSBFRBBULS15,
  title = {A Paradigm Shift in Passive Radio Frequency Identification Tag Development and Manufacturing Flexibility to Provide Active Tag Functionality},
  pages = {323-332},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1399},
  author = {Leonid Mats and Marlin H. Mickle and Ziqun Zhou and Joshua R. Stachel and Kara Bocan and Nicholas G. Franconi and Michael R. Rothfuss and Lee Berger and Tim Butler and Chris Ubinger and Scott Lauer and Vyasa Sai and Ervin Sejdic}
}
@article{journals/jolpe/FreijedoSRVTT08,
  title = {Delay Modeling for Power Noise and Temperature-Aware Design and Test of Digital Systems},
  pages = {385-391},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.191},
  author = {Judit Freijedo and Jorge Semião and Juan J. Rodríguez-Andina and Fabian Vargas and Isabel C. Teixeira and Paulo J. Teixeira}
}
@article{journals/jolpe/LiuS12,
  title = {CMOS Phase-Locked Loop Circuits and Hot Carrier Effects},
  pages = {304-316},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1194},
  author = {Yang Liu and Ashok Srivastava}
}
@article{journals/jolpe/HuLCW11,
  title = {Spintronic Memristor: Compact Model and Statistical Analysis},
  pages = {234-244},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1131},
  author = {Miao Hu and Hai Helen Li and Yiran Chen and Xiaobin Wang}
}
@article{journals/jolpe/ShahidiSB12,
  title = {Heterogeneous Interconnect for Low-Power Snoop-Based Chip Multiprocessors},
  pages = {624-635},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1220},
  author = {Narges Shahidi and Ali Shafiee and Amirali Baniasadi}
}
@article{journals/jolpe/GuerreroMJBROV11,
  title = {Studying the Viability of Static Complementary Metal-Oxide-Semiconductor Gates with a Large Number of Inputs When Using Separate Transistor Wells},
  pages = {444-452},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1145},
  author = {David Guerrero and Alejandro Millán and Jorge Juan and Manuel J. Bellido and Paulino Ruiz-de-Clavijo and Enrique Ostúa and Julian Viejo}
}
@article{journals/jolpe/LiangXWQ14,
  title = {A Novel Low Power Three-Input OR/XNOR Gate Design},
  pages = {342-346},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1337},
  author = {Hao Liang and Yinshui Xia and Shiheng Wang and Libo Qian}
}
@article{journals/jolpe/ChoudhuryP12,
  title = {An Approach for Low Power Design of Power Gated Finite State Machines Considering Partitioning and State Encoding Together},
  pages = {452-463},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1206},
  author = {Priyanka Choudhury and Sambhu Nath Pradhan}
}
@article{journals/jolpe/StelmachSH12,
  title = {Automation of Switch Insertion and Power Network Generation in 28 nm Power-Switched Designs},
  pages = {739-745},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1234},
  author = {Shane Stelmach and Kaijian Shi and Anthony Hill}
}
@article{journals/jolpe/KellerM09,
  title = {Low Energy ASIC Elliptic Curve Processor},
  pages = {85-95},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1007},
  author = {Maurice Keller and William P. Marnane}
}
@article{journals/jolpe/ViswanathA12,
  title = {Automatic and Correct Register Transfer Level Annotations for Low Power Microprocessor Design},
  pages = {424-439},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1204},
  author = {Vinod Viswanath and Jacob A. Abraham}
}
@article{journals/jolpe/HuangG09,
  title = {Energy-Aware Compilation for Embedded Processors with Technology Scaling Considerations},
  pages = {439-453},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1043},
  author = {Po-Kuan Huang and Soheil Ghiasi}
}
@article{journals/jolpe/GoedersW14,
  title = {Power Aware Architecture Exploration for Field Programmable Gate Arrays},
  pages = {297-312},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1327},
  author = {Jeffrey B. Goeders and Steven J. E. Wilton}
}
@article{journals/jolpe/Druilhe14,
  title = {A Simplified Mathematical Toolbox for Thermal Runaway Analysis},
  pages = {16-19},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1290},
  author = {Francois Druilhe}
}
@article{journals/jolpe/BeerelR07,
  title = {Low Power and Energy Efficient Asynchronous Design},
  pages = {234-253},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2007.138},
  author = {Peter A. Beerel and Marly Roncken}
}
@article{journals/jolpe/SathanurBMMP09,
  title = {Exploiting Temporal Discharge Current Information to Improve the Efficiency of Clustered Power-Gating},
  pages = {113-121},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1004},
  author = {Ashoka Visweswara Sathanur and Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/jolpe/AllaouiHSBL15,
  title = {Thermal Modeling of an Integrated Inductor in a Micro-Converter},
  pages = {63-73},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2015.1366},
  author = {A. Allaoui and A. Hamid and P. Spiteri and V. Bley and Thierry Lebey}
}
@article{journals/jolpe/TimarR11,
  title = {Studying the Influence of Chip Temperatures on Timing Integrity Using Improved Power Modeling},
  pages = {531-540},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1153},
  author = {András Timár and Márta Rencz}
}
@article{journals/jolpe/DolwinY07,
  title = {Evaluation of an Adaptive Dynamic Voltage Scaling Scheme for Hard Real-Time Applications},
  pages = {217-221},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2007.129},
  author = {Craig A. Dolwin and Hatem Yassine}
}
@article{journals/jolpe/MericliOHM11,
  title = {A Passive Radio Frequency Amplifier for Radio Frequency Identification Tags},
  pages = {453-458},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1139},
  author = {Benjamin S. Mericli and Ajay Ogirala and Peter J. Hawrylak and Marlin H. Mickle}
}
@article{journals/jolpe/MohanRBM06,
  title = {Power Optimized Design of CMOS Programmable Gain Amplifiers},
  pages = {259-270},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.057},
  author = {Srikanth S. Mohan and Arun Ravindran and David M. Binkley and Arindam Mukherjee}
}
@article{journals/jolpe/Ruiz-de-ClavijoJDMGOV06,
  title = {Accurate Logic-Level Current Estimation for Digital CMOS Circuits},
  pages = {87-94},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.010},
  author = {Paulino Ruiz-de-Clavijo and Jorge Juan-Chico and Manuel Jesús Bellido Díaz and Alejandro Millán and David Guerrero and Enrique Ostúa and Julian Viejo}
}
@article{journals/jolpe/BroussevT11,
  title = {Evaluation of Parasitic Components in LC Oscillators by Time-Varying Root-Locus},
  pages = {209-217},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1129},
  author = {Svetozar S. Broussev and Nikolay T. Tchamov}
}
@article{journals/jolpe/AlbeaPVPBL11,
  title = {Architecture and Robust Control of a Digital Frequency-Locked Loop for Fine-Grain Dynamic Voltage and Frequency Scaling in Globally Asynchronous Locally Synchronous Structures},
  pages = {328-340},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1141},
  author = {Carolina Albea and Diego Puschini and Pascal Vivet and Ivan Miro Panades and Edith Beigné and Suzanne Lesecq}
}
@article{journals/jolpe/JoseA15,
  title = {Improving Energy Efficiency of Virtual Machines with Timer Tick Variations},
  pages = {401-405},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1386},
  author = {Bijoy A. Jose and Abhishek Agrawal}
}
@article{journals/jolpe/MugishaCRC15,
  title = {Resilient Cache Design for Mobile Processors in the Near-Threshold Regime},
  pages = {112-120},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1380},
  author = {Dieudonne Manzi Mugisha and Hu Chen and Sanghamitra Roy and Koushik Chakraborty}
}
@article{journals/jolpe/Bystrov13,
  title = {Selected Articles from the IEEE LPonTR 2012 Workshop},
  pages = {118},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1246},
  author = {Alexander Bystrov}
}
@article{journals/jolpe/KatariaBHS09,
  title = {Metric Based Multi-Timescale Control for Reducing Power in Embedded Systems},
  pages = {354-362},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1035},
  author = {Nitin Kataria and Forrest Brewer and João Pedro Hespanha and Timothy Sherwood}
}
@article{journals/jolpe/ReginiLR11,
  title = {Resource Management in Heterogeneous Wireless Sensor Networks},
  pages = {123-140},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1122},
  author = {Edoardo Regini and Daeseob Lim and Tajana Simunic Rosing}
}
@article{journals/jolpe/Lanuzza13,
  title = {A Simple Circuit Approach to Improve Speed and Power Consumption in Pulse-Triggered Flip-Flops},
  pages = {445-451},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1276},
  author = {Marco Lanuzza}
}
@article{journals/jolpe/LabbeA15,
  title = {An On-Board Step-Down DC/DC Converter for System-On-Chip Power-Supply Strategy},
  pages = {196-207},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1383},
  author = {Benoit Labbe and Bruno Allard}
}
@article{journals/jolpe/GuerreroMJDROV07,
  title = {Improving the Performance of Static CMOS Gates by Using Independent Bodies},
  pages = {70-77},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.120},
  author = {David Guerrero and Alejandro Millán and Jorge Juan-Chico and Manuel Jesús Bellido Díaz and Paulino Ruiz-de-Clavijo and Enrique Ostúa and Julian Viejo}
}
@article{journals/jolpe/LiuFQQ12,
  title = {On-Line Predictive Thermal Management Under Peak Temperature Constraints for Practical Multi-Core Platforms},
  pages = {565-578},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1216},
  author = {Guanglei Liu and Ming Fan and Gang Quan and Meikang Qiu}
}
@article{journals/jolpe/JayaseelanM09,
  title = {Temperature Aware Scheduling for Embedded Processors},
  pages = {363-372},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1036},
  author = {Ramkumar Jayaseelan and Tulika Mitra}
}
@article{journals/jolpe/DurraniR13,
  title = {High-Level Power Analysis for Intellectual Property-Based Digital Systems},
  pages = {435-444},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1283},
  author = {Yaseer A. Durrani and Teresa Riesgo}
}
@article{journals/jolpe/BystrovT08,
  title = {Selected Peer-Reviewed Articles from the LPonTR 2008 Workshop},
  pages = {372-373},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.176a},
  author = {Alex Bystrov and João Paulo Teixeira}
}
@article{journals/jolpe/XuHS09,
  title = {A Novel Low Energy Scheduling Algorithm for Clustered Very Long Instruction Word Architectures},
  pages = {123-134},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1014},
  author = {Yang Xu and Hu He and Yihe Sun}
}
@article{journals/jolpe/FenkesGL07,
  title = {Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process},
  pages = {54-59},
  year = {2007},
  volume = {3},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2007.113},
  author = {Joachim Fenkes and Tobias Gemmeke and Jens Leenstra}
}
@article{journals/jolpe/RathodSD10,
  title = {Robust Double Gate FinFET Based Sense Amplifier Design Using Independent Gate Control},
  pages = {533-544},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1102},
  author = {Surendra S. Rathod and Ashok K. Saxena and Sudeb Dasgupta}
}
@article{journals/jolpe/JazairliF15,
  title = {A 65 nm CMOS Ultra-Low-Power Impulse Radio-Ultra-Wideband Emitter for Short-Range Indoor Localization},
  pages = {349-358},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1393},
  author = {Mohamad Al Kadi Jazairli and Denis Flandre}
}
@article{journals/jolpe/SaiOM12a,
  title = {Implementation of an Asynchronous Low-Power Small-Area Passive Radio Frequency Identification Design Using Synchronous Tools for Automation Applications},
  pages = {509-515},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2012.1211},
  author = {Vyasa Sai and Ajay Ogirala and Marlin H. Mickle}
}
@article{journals/jolpe/SwaminathanLK13,
  title = {High Speed Low Power Ping Pong Buffering Based Network Interface for Network on Chip},
  pages = {322-331},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1265},
  author = {K. Swaminathan and G. Lakshminarayanan and Seok-Bum Ko}
}
@article{journals/jolpe/PasumarthiDVPK12,
  title = {Thermal-Safe Dynamic Test Scheduling Method Using On-Chip Temperature Sensors for 3D MPSoCs},
  pages = {684-695},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1226},
  author = {Rama Kumar Pasumarthi and V. R. Devanathan and V. Visvanathan and Seetal Potluri and V. Kamakoti}
}
@article{journals/jolpe/Gimmler-DumontMW13,
  title = {Cross-Layer Error Resilience and Its Application to Wireless Communication Systems},
  pages = {119-132},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1247},
  author = {Christina Gimmler-Dumont and Matthias May and Norbert Wehn}
}
@article{journals/jolpe/JangH13,
  title = {Radio-Frequency Performance Degradation in CMOS Divide-by-3 Injection-Locked Frequency Divider Due to Hot Carrier Effects},
  pages = {484-489},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1278},
  author = {Sheng-Lyang Jang and Jen-Hsiang Hsieh}
}
@article{journals/jolpe/AllaniA13,
  title = {Energy-Efficient Dual-Voltage Design Using Topological Constraints},
  pages = {275-287},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2013.1269},
  author = {Mridula Allani and Vishwani D. Agrawal}
}
@article{journals/jolpe/XuHT12,
  title = {Energy Consumption Optimized Scheduling Algorithm for Clustered VLIW Architectures},
  pages = {146-157},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1180},
  author = {Yang Xu and Hu He and Zhizhong Tang}
}
@article{journals/jolpe/SchweizerFKR10,
  title = {Charge Recycling in Voltage-Dithered Circuits},
  pages = {291-299},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1082},
  author = {Thomas Schweizer and Julio A. de Oliveira Filho and Tommy Kuhn and Wolfgang Rosenstiel}
}
@article{journals/jolpe/KhoshbakhtB12,
  title = {Leakage-Aware Speculative Branch Target Buffer},
  pages = {595-603},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {5},
  doi = {10.1166/jolpe.2012.1218},
  author = {Saman Khoshbakht and Amirali Baniasadi}
}
@article{journals/jolpe/KeungT10,
  title = {State Space Reconfigurability: A Low Energy Implementation Architecture for Self Modifying Finite Automata},
  pages = {18-31},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1053},
  author = {Ka-Ming Keung and Akhilesh Tyagi}
}
@article{journals/jolpe/BaileyZFDS08,
  title = {Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power},
  pages = {337-348},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.181},
  author = {Andrew Bailey and Ahmad Al Zahrani and Guoyuan Fu and Jia Di and Scott C. Smith}
}
@article{journals/jolpe/Ul-HaqCS14,
  title = {Hybrid Fuel Cell Power System for Electric Vehicles Application},
  pages = {65-71},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1296},
  author = {Azhar Ul-Haq and Marium Jalal Chaudhry and Farhat Saleemi}
}
@article{journals/jolpe/DayalLH10,
  title = {Robust SRAM Design via Joint Sizing and Voltage Optimization Under Dynamic Stability Constraints},
  pages = {66-79},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1057},
  author = {Akshit Dayal and Peng Li and Garng M. Huang}
}
@article{journals/jolpe/PurohitLM10,
  title = {Design Space Exploration of Split-Path Data Driven Dynamic Full Adder},
  pages = {469-481},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1096},
  author = {Sohan Purohit and Marco Lanuzza and Martin Margala}
}
@article{journals/jolpe/MauryaC11,
  title = {A Specialized Static Content Addressable Memory for Longest Prefix Matching in Internet Protocol Routing},
  pages = {350-363},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1142},
  author = {Satendra Kumar Maurya and Lawrence T. Clark}
}
@article{journals/jolpe/KalaNNN15,
  title = {Scalable and Energy Efficient, Dynamically Reconfigurable Fast Fourier Transform Architecture},
  pages = {426-435},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1390},
  author = {S. Kala and S. Nalesh and S. K. Nandy and Ranjani Narayan}
}
@article{journals/jolpe/MenD14,
  title = {Asynchronous Parallel Platforms with Balanced Performance and Energy},
  pages = {566-579},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1350},
  author = {Liang Men and Jia Di}
}
@article{journals/jolpe/KulkarniS06,
  title = {Power Distribution Techniques for Dual VDD Circuits},
  pages = {217-229},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.068},
  author = {Sarvesh H. Kulkarni and Dennis Sylvester}
}
@article{journals/jolpe/GalaDVK15,
  title = {Best is the Enemy of Good: Design Techniques for Low Power Tunable Approximate Application Specific Integrated Chips Targeting Media-Based Applications},
  pages = {133-148},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2015.1377},
  author = {Neel Gala and V. R. Devanathan and V. Visvanathan and V. Kamakoti}
}
@article{journals/jolpe/PaynterK08,
  title = {Design and Implementation of Low-Power Bloom Filters for Deep Packet Inspection},
  pages = {349-359},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.178},
  author = {Michael Paynter and Taskin Koçak}
}
@article{journals/jolpe/HaddadGF12,
  title = {Design of an Ultra-Low-Power Multi-Stage AC/DC Voltage Rectifier and Multiplier Using a Fully-Automated and Portable Design Methodology},
  pages = {197-206},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1184},
  author = {Pierre-Antoine Haddad and Geoffroy Gosset and Denis Flandre}
}
@article{journals/jolpe/BhakerSG14,
  title = {Simulation of 2 Bit by 2 Bit Binary Multiplier Using Magnetic Tunnel Junction Device},
  pages = {580-583},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2014.1358},
  author = {Yuvaneet Bhaker and Princepreet Singh and Bahniman Ghosh}
}
@article{journals/jolpe/GhoshKTA13,
  title = {Ultrathin Compound Semiconductor in Bulk Planar Junctionless Transistor for High-Performance Nanoscale Transistors},
  pages = {490-495},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1280},
  author = {Bahniman Ghosh and Uzma Khan and Ball Mukund Mani Tripathi and M. W. Akram}
}
@article{journals/jolpe/SaiOM12,
  title = {Low-Power Data Driven Symbol Decoder for a UHF Passive RFID Tag},
  pages = {58-62},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1169},
  author = {Vyasa Sai and Ajay Ogirala and Marlin H. Mickle}
}
@article{journals/jolpe/MeijerGK10,
  title = {Ultra-Low-Power Digital Design with Body Biasing for Low Area and Performance-Efficient Operation},
  pages = {521-532},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1101},
  author = {Maurice Meijer and José Pineda de Gyvez and Ajay Kapoor}
}
@article{journals/jolpe/BhattacharyyaM12,
  title = {Improvement of Performance of Dynamically Reconfigurable Switched Capacitor Based Non-Overlap Rotational Time Interleaved Embedded DC-DC Converter},
  pages = {223-234},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1186},
  author = {Kaushik Bhattacharyya and Pradip Mandal}
}
@article{journals/jolpe/Forghani-zadehR06,
  title = {Low-Power CMOS Ramp Generator Circuit for DC-DC Converters},
  pages = {437-441},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.084},
  author = {H. Pooya Forghani-zadeh and Gabriel A. Rincón-Mora}
}
@article{journals/jolpe/WangM11,
  title = {Dynamic Reconfiguration of Two-Level Cache Hierarchy in Real-Time Embedded Systems},
  pages = {17-28},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1113},
  author = {Weixun Wang and Prabhat Mishra}
}
@article{journals/jolpe/GhoshSS13,
  title = {A Novel Approach of Full Adder and Arithmetic Logic Unit Design in Quantum Dot Cellular Automata},
  pages = {452-457},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1285},
  author = {Bahniman Ghosh and Chandramauli Singh and Akshay Kumar Salimath}
}
@article{journals/jolpe/BhaaskaranR08,
  title = {Differential Cascode Adiabatic Logic Structure for Low Power},
  pages = {178-190},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.264},
  author = {V. S. Kanchana Bhaaskaran and J. P. Raina}
}
@article{journals/jolpe/GomathisankaranT06,
  title = {WARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays},
  pages = {388-400},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.091},
  author = {Mahadevan Gomathisankaran and Akhilesh Tyagi}
}
@article{journals/jolpe/EvansGP06,
  title = {Low-Voltage Low-Power Broadband CMOS Analogue Circuit for White Gaussian Noise Generation},
  pages = {308-316},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.064},
  author = {Guiomar Evans and João Goes and Nuno F. Paulino}
}
@article{journals/jolpe/AnveshaB13a,
  title = {A Versatile High Swing Current Mode Instrumentation Amplifier with an Integrated Band-Pass Filter for Bio-Potential Signal Acquisition},
  pages = {510-518},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2013.1287},
  author = {Amaravati Anvesha and Maryam Shojaei Baghini}
}
@article{journals/jolpe/MallikM05,
  title = {Low Power Correlating Caches for Network Processors},
  pages = {108-118},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2005.032},
  author = {Arindam Mallik and Gokhan Memik}
}
@article{journals/jolpe/Svensson09,
  title = {Selected Peer-Reviewed Articles from the PATMOS 2008 Workshop},
  pages = {69},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1013},
  author = {Lars Svensson}
}
@article{journals/jolpe/KapoorV11,
  title = {Power Management Design and Verification},
  pages = {41-48},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2011.1115},
  author = {Bhanu Kapoor and Shireesh Verma}
}
@article{journals/jolpe/KakarountasZTMS06,
  title = {Power Management Through Dynamic Frequency Scaling for Low and Medium Bit-Rate Digital Receivers},
  pages = {356-364},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.083},
  author = {Athanasios Kakarountas and Nikolaos D. Zervas and George Theodoridis and Haralambos Michail and Dimitrios Soudris}
}
@article{journals/jolpe/MonteiroSND09,
  title = {Noise Minimization for Low Power Bandgap Reference and Low Dropout Regulator Cores},
  pages = {206-222},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2009.1021},
  author = {Angelo Monteiro and Marcelino B. Santos and Alexandre Neves and Nuno Dias}
}
@article{journals/jolpe/Majzoub11,
  title = {Instruction-Based Voltage Scaling for Power Reduction in SIMD MPSoCs},
  pages = {141-147},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2011.1123},
  author = {Sohaib Majzoub}
}
@article{journals/jolpe/BoyerD14,
  title = {Effect of Aging on Power Integrity and Conducted Emission of Digital Integrated Circuits},
  pages = {165-172},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1307},
  author = {Alexandre Boyer and Sonia Ben Dhia}
}
@article{journals/jolpe/AbrahamJM15,
  title = {A Multiple Input Variable Output Switched Capacitor DC-DC Converter for Harnessing Renewable Energy and Powering LEDs},
  pages = {444-454},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1392},
  author = {Chikku Abraham and Babita Roslind Jose and Jimson Mathew}
}
@article{journals/jolpe/ShresthaP15,
  title = {VLSI Design and Hardware Implementation of High-Speed Energy-Efficient Logarithmic-MAP Decoder},
  pages = {406-412},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1391},
  author = {Rahul Shrestha and Roy P. Paily}
}
@article{journals/jolpe/HarishBP08,
  title = {Hybrid-CV Modeling for Estimating the Variability in Dynamic Power},
  pages = {263-274},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2008.177},
  author = {B. P. Harish and Navakanta Bhat and Mahesh B. Patil}
}
@article{journals/jolpe/JiaoK10,
  title = {Low-Leakage and Compact Registers with Easy-Sleep Mode},
  pages = {263-279},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1080},
  author = {Hailong Jiao and Volkan Kursun}
}
@article{journals/jolpe/RahmaniAP09,
  title = {A Novel Synthetic Traffic Pattern for Power/Performance Analysis of Network-on-Chips Using Negative Exponential Distribution},
  pages = {396-405},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1039},
  author = {Amir-Mohammad Rahmani and Ali Afzali-Kusha and Massoud Pedram}
}
@article{journals/jolpe/CastroCPPHT06,
  title = {A Load-Store Queue Design Based on Predictive State Filtering},
  pages = {27-36},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.004},
  author = {Fernando Castro and Daniel Chaver and Luis Piñuel and Manuel Prieto and Michael C. Huang and Francisco Tirado}
}
@article{journals/jolpe/ForzanPG06,
  title = {Power Supply Selective Mapping for Accurate Timing Analysis},
  pages = {105-112},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.012},
  author = {Cristiano Forzan and Davide Pandini and Mariagrazia Graziano}
}
@article{journals/jolpe/NajeebGKM06,
  title = {Temporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses},
  pages = {425-436},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2006.099},
  author = {K. Najeeb and Vishal Gupta and V. Kamakoti and Madhu Mutyam}
}
@article{journals/jolpe/ChenC09,
  title = {An Optimal Resource Binding Algorithm with Inter-Transition Switching Activities for Low Power},
  pages = {454-463},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1044},
  author = {Deming Chen and Scott Cromar}
}
@article{journals/jolpe/BurignatV14,
  title = {Energy Consumption by Reversible ircuits in the 130 nm and 65 nm Nodes},
  pages = {334-341},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1329},
  author = {Stéphane Burignat and Alexis De Vos}
}
@article{journals/jolpe/ChampacKPVZ11,
  title = {12th "IEEE Latin-American Test Workshop" Porto de Galinhas, Brazil, 27-30 March 2011},
  pages = {529-530},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1164},
  author = {Víctor H. Champac and Fernanda Gusmão de Lima Kastensmidt and Letícia Maria Veiras Bolzani Poehls and Fabian Vargas and Yervant Zorian}
}
@article{journals/jolpe/RoyBGC14,
  title = {An Optimal Two-Mixer Dilution Engine with Digital Microfluidics for Low-Power Applications},
  pages = {506-518},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2014.1335},
  author = {Sudip Roy 0001 and Bhargab B. Bhattacharya and Sarmishtha Ghoshal and Krishnendu Chakrabarty}
}
@article{journals/jolpe/JohnASJ10,
  title = {Impact of Operating System Behavior on Battery Life},
  pages = {10-17},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1052},
  author = {Binu P. John and Abhishek Agrawal and Bob Steigerwald and Eugene B. John}
}
@article{journals/jolpe/MeganathanMSBP08,
  title = {A 52.6 mW 10-bit, 100 MS/s Pipelined CMOS Analog-To-Digital Converter},
  pages = {208-227},
  year = {2008},
  volume = {4},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2008.254},
  author = {D. Meganathan and S. Moorthi and Amrith Sukumaran and M. M. Dinesh Babu and J. Raja Paul Perinbam}
}
@article{journals/jolpe/BabuSK12,
  title = {Implementation of Smart Battery Charger with Low Power Photo-Voltaic Energy System Using Synchronous Buck Converter},
  pages = {283-292},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2012.1192},
  author = {B. Chitti Babu and S. R. Samantaray and M. V. Ashwin Kumar}
}
@article{journals/jolpe/PradhanMS15,
  title = {Design Equivalent Scaling on Double Gate FinFET Towards Analog and RF Figures of Merits: A Technology Computer Aided Design Estimation},
  pages = {316-322},
  year = {2015},
  volume = {11},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2015.1396},
  author = {K. P. Pradhan and S. K. Mohapatra and P. K. Sahu}
}
@article{journals/jolpe/ZlatanoviciN06,
  title = {Power - Performance Optimization for Custom Digital Circuits},
  pages = {113-120},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.013},
  author = {Radu Zlatanovici and Borivoje Nikolic}
}
@article{journals/jolpe/Rincon-MoraBV12,
  title = {A 1.3-μW, 0.6-μm CMOS Current-Frequency Analog-Digital Converter for Implantable Blood-Glucose Monitors},
  pages = {47-57},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1170},
  author = {Gabriel A. Rincón-Mora and Andres A. Blanco and Justin P. Vogt}
}
@article{journals/jolpe/BousquetCS11,
  title = {Inclusion of Power Consumption Information in High-Level Modeling of Linear Analog Blocks},
  pages = {541-551},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1156},
  author = {Laurent Bousquet and Fabio Cenni and Emmanuel Simeu}
}
@article{journals/jolpe/MillanBJGRV10,
  title = {Comprehensive Analysis on the Internal Power Dissipation of Static CMOS Cells in Ultra-Deep Sub-Micron Technologies},
  pages = {93-102},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2010.1059},
  author = {Alejandro Millán and Manuel J. Bellido and Jorge Juan and David Guerrero and Paulino Ruiz-de-Clavijo and Julian Viejo}
}
@article{journals/jolpe/GhoshBT05,
  title = {Selecting Error Correcting Codes to Minimize Power in Memory Checker Circuits},
  pages = {63-72},
  year = {2005},
  volume = {1},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2005.007},
  author = {Shalini Ghosh and Sugato Basu and Nur A. Touba}
}
@article{journals/jolpe/AgheraYZKCR13,
  title = {Energy Management in Wireless Mobile Systems Using Dynamic Task Assignment},
  pages = {198-217},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2013.1256},
  author = {Priti Aghera and Jinseok Yang and Piero Zappi and Dilip Krishnaswamy and Ayse Kivilcim Coskun and Tajana Simunic Rosing}
}
@article{journals/jolpe/KunduP11,
  title = {Analyzing and Improving Performance and Energy Efficiency of Android},
  pages = {516-528},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2011.1158},
  author = {Tapas Kumar Kundu and Kolin Paul}
}
@article{journals/jolpe/DengL06,
  title = {Temperature-Aware Floorplanning of 3-D ICs Considering Thermally Dependent Leakage Power},
  pages = {177-188},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2006.072},
  author = {Yangdong Deng and Peng Li}
}
@article{journals/jolpe/ChaddhaC10,
  title = {Design and Analysis of a Modified Low Power CMOS Full Adder Using Gate-Diffusion Input Technique},
  pages = {482-490},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2010.1097},
  author = {Kiran K. Chaddha and Rajeevan Chandel}
}
@article{journals/jolpe/NandaAP14,
  title = {Low Noise and Fast Locking Phase Locked Loop Using a Variable Delay Element in the Phase Frequency Detector},
  pages = {53-57},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1294},
  author = {Umakanta Nanda and Debiprasad Priyabrata Acharya and Sarat Kumar Patra}
}
@article{journals/jolpe/ViswanathVA09,
  title = {Dedicated Rewriting: Automatic Verification of Low Power Transformations in Register Transfer Level},
  pages = {339-353},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2009.1034},
  author = {Vinod Viswanath and Shobha Vasudevan and Jacob A. Abraham}
}
@article{journals/jolpe/MehrotraESHP11,
  title = {Timing-Driven Power Optimisation and Power-Driven Timing Optimisation of Combinational Circuits},
  pages = {364-380},
  year = {2011},
  volume = {7},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2011.1149},
  author = {Rashmi Mehrotra and Tom English and Michel P. Schellekens and Steve Hollands and Emanuel M. Popovici}
}
@article{journals/jolpe/PatelMPB06,
  title = {Energy-Efficient Value Based Selective Refresh for Embedded DRAMS},
  pages = {70-79},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.008},
  author = {Kimish Patel and Enrico Macii and Massimo Poncino and Luca Benini}
}
@article{journals/jolpe/NgB09,
  title = {An Asynchronous Sigma Delta Analog to Digital Converter for Broadband Wireless Receiver with Adaptive Digital Filtering Technique},
  pages = {509-519},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {4},
  doi = {10.1166/jolpe.2009.1049},
  author = {Simon Sheung Yan Ng and Steven B. Bibyk}
}
@article{journals/jolpe/AhujaZLS10,
  title = {Power Aware High Level Synthesis of Hardware Coprocessors},
  pages = {376-389},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {3},
  doi = {10.1166/jolpe.2010.1092},
  author = {Sumit Ahuja and Wei Zhang and Avinash Lakshminarayana and Sandeep K. Shukla}
}
@article{journals/jolpe/MazurierWATTANBFP12,
  title = {Ultra-Thin Body and Buried Oxide (UTBB) FDSOI Technology with Low Variability and Power Management Capability for 22 nm Node and Below},
  pages = {125-132},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2012.1173},
  author = {J. Mazurier and Olivier Weber and François Andrieu and Alain Toffoli and Olivier Thomas and Fabienne Allain and Jean-Philippe Noel and Marc Belleville and Olivier Faynot and T. Poiroux}
}
@article{journals/jolpe/ChandraSG14,
  title = {Clocking Scheme Implementation for Multi-Layered Quantum Dot Cellular Automata Design},
  pages = {272-278},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2014.1314},
  author = {Jangam Siva Chandra and Kandula Suresh and Bahniman Ghosh}
}
@article{journals/jolpe/SalmaniZTCGW12,
  title = {Layout-Aware Pattern Evaluation and Analysis for Power-Safe Application of Transition Delay Fault Patterns},
  pages = {248-258},
  year = {2012},
  volume = {8},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2012.1188},
  author = {Hassan Salmani and Wei Zhao and Mohammad Tehranipoor and Sreejit Chakravarty and Patrick Girard and Xiaoqing Wen}
}
@article{journals/jolpe/AssaadAB13,
  title = {Design and Characterization of Low Power and Low Noise Truly All-Digital Clock and Data Recovery Circuit for SERDES Devices},
  pages = {63-72},
  year = {2013},
  volume = {9},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2013.1241},
  author = {Maher Assaad and Mohammed H. Alser and Amine Bermak}
}
@article{journals/jolpe/RongP10,
  title = {A Markovian Decision-Based Approach for Extending the Lifetime of a Network of Battery-Powered Mobile Devices by Remote Processing},
  pages = {227-239},
  year = {2010},
  volume = {6},
  journal = {J. Low Power Electronics},
  number = {2},
  doi = {10.1166/jolpe.2010.1078},
  author = {Peng Rong and Massoud Pedram}
}
@article{journals/jolpe/RajaAB06,
  title = {Transistor Sizing of Logic Gates to Maximize Input Delay Variability},
  pages = {121-128},
  year = {2006},
  volume = {2},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2006.014},
  author = {Tezaswi Raja and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/jolpe/SharmaASG14,
  title = {Read and Write Analysis for Balanced Pattern Memristor Crossbar Array},
  pages = {84-87},
  year = {2014},
  volume = {10},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2014.1298},
  author = {Arun Kant Sharma and Shiva Asapu and Akshay Kumar Salimath and Bahniman Ghosh}
}
@article{journals/jolpe/KurianRPKR09,
  title = {Test Power Reduction Using Integrated Scan Cell and Test Vector Reordering Techniques on Linear Scan and Double Tree Scan Architectures},
  pages = {58-68},
  year = {2009},
  volume = {5},
  journal = {J. Low Power Electronics},
  number = {1},
  doi = {10.1166/jolpe.2009.1001},
  author = {George Kurian and Narayana Rao and Virendra Patidar and V. Kamakoti and Srivaths Ravi}
}
