Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul  3 00:30:43 2023
| Host         : DESKTOP-OU2JQNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pulse_Detector_timing_summary_routed.rpt -pb Pulse_Detector_timing_summary_routed.pb -rpx Pulse_Detector_timing_summary_routed.rpx -warn_on_violation
| Design       : Pulse_Detector
| Device       : 7z035-fbg676
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.104        0.000                      0                17929        0.082        0.000                      0                17929        1.708        0.000                       0                  2517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.104        0.000                      0                17929        0.082        0.000                      0                17929        1.708        0.000                       0                  2517  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.361ns (8.221%)  route 4.030ns (91.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.533     5.063    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/intdelay_reg
    DSP48_X3Y33          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/clk
    DSP48_X3Y33          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y33          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.361ns (8.221%)  route 4.030ns (91.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.533     5.063    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/intdelay_reg
    DSP48_X3Y33          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/clk
    DSP48_X3Y33          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y33          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.361ns (8.417%)  route 3.928ns (91.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.431     4.961    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/intdelay_reg
    DSP48_X3Y38          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/clk
    DSP48_X3Y38          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.361ns (8.417%)  route 3.928ns (91.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.431     4.961    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/intdelay_reg
    DSP48_X3Y38          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/clk
    DSP48_X3Y38          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.361ns (8.425%)  route 3.924ns (91.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.427     4.957    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/intdelay_reg
    DSP48_X3Y32          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/clk
    DSP48_X3Y32          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.361ns (8.425%)  route 3.924ns (91.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.427     4.957    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/intdelay_reg
    DSP48_X3Y32          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/clk
    DSP48_X3Y32          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.361ns (8.222%)  route 4.029ns (91.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.533     5.062    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/intdelay_reg
    DSP48_X3Y33          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/clk
    DSP48_X3Y33          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y33          DSP48E1 (Setup_dsp48e1_CLK_CEM)
                                                     -0.324     5.279    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.361ns (8.473%)  route 3.899ns (91.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.403     4.932    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/intdelay_reg
    DSP48_X3Y38          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/clk
    DSP48_X3Y38          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.444     5.159    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.361ns (8.473%)  route 3.899ns (91.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.403     4.932    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/intdelay_reg
    DSP48_X3Y39          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/clk
    DSP48_X3Y39          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y39          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.444     5.159    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.361ns (8.469%)  route 3.902ns (91.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.672     0.672    u_Discrete_FIR_Filter/u_FilterBank/clk
    SLICE_X12Y164        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg/Q
                         net (fo=4, routed)           0.497     1.477    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/dinReg2Vld
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.053     1.530 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_i_1/O
                         net (fo=2851, routed)        3.405     4.935    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/intdelay_reg
    DSP48_X3Y40          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=2516, unset)         0.638     5.638    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/clk
    DSP48_X3Y40          DSP48E1                                      r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg/CLK
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    DSP48_X3Y40          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.436     5.167    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/clk
    SLICE_X11Y216        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y216        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.440    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg1_reg_n_0_[6]
    SLICE_X10Y216        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/clk
    SLICE_X10Y216        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y216        FDRE (Hold_fdre_C_D)         0.059     0.357    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_53/fTap_din_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/clk
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     0.438    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg_n_0_[1]
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/clk
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.047     0.345    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/clk
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     0.438    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg_n_0_[4]
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/clk
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.047     0.345    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/clk
    SLICE_X11Y229        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y229        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.438    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg1_reg_n_0_[6]
    SLICE_X11Y229        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/clk
    SLICE_X11Y229        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y229        FDRE (Hold_fdre_C_D)         0.047     0.345    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_58/fTap_din_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/clk
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.438    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg_n_0_[3]
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/clk
    SLICE_X11Y90         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.044     0.342    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/clk
    SLICE_X18Y109        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y109        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.456    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg1_reg_n_0_[3]
    SLICE_X18Y109        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/clk
    SLICE_X18Y109        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg2_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y109        FDRE (Hold_fdre_C_D)         0.042     0.340    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/clk
    SLICE_X10Y211        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.456    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg1_reg_n_0_[6]
    SLICE_X10Y211        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/clk
    SLICE_X10Y211        FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y211        FDRE (Hold_fdre_C_D)         0.042     0.340    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_51/fTap_din_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 delayMatch_reg_reg_r/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayMatch_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    clk
    SLICE_X12Y217        FDRE                                         r  delayMatch_reg_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y217        FDRE (Prop_fdre_C_Q)         0.107     0.390 r  delayMatch_reg_reg_r/Q
                         net (fo=1, routed)           0.055     0.445    delayMatch_reg_reg_r_n_0
    SLICE_X12Y217        LUT2 (Prop_lut2_I1_O)        0.064     0.509 r  delayMatch_reg_reg_gate/O
                         net (fo=1, routed)           0.000     0.509    delayMatch_reg_reg_gate_n_0
    SLICE_X12Y217        FDRE                                         r  delayMatch_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    clk
    SLICE_X12Y217        FDRE                                         r  delayMatch_reg_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y217        FDRE (Hold_fdre_C_D)         0.087     0.385    delayMatch_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.301%)  route 0.103ns (50.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/clk
    SLICE_X19Y95         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg1_reg[6]/Q
                         net (fo=1, routed)           0.103     0.486    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg1_reg_n_0_[6]
    SLICE_X18Y96         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/clk
    SLICE_X18Y96         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y96         FDRE (Hold_fdre_C_D)         0.059     0.357    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.557%)  route 0.102ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.283     0.283    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/clk
    SLICE_X11Y85         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg1_reg[0]/Q
                         net (fo=1, routed)           0.102     0.485    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg1_reg_n_0_[0]
    SLICE_X11Y86         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2516, unset)         0.298     0.298    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/clk
    SLICE_X11Y86         FDRE                                         r  u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg2_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.049     0.347    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         5.000       1.708      DSP48_X2Y82    u_Compute_Power/Product_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y33    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y62    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_31/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y74    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_43/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y86    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_55/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X3Y40    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X1Y51    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_20/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X1Y63    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_32/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X1Y75    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_44/fTap_addout_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         5.000       3.175      DSP48_X1Y87    u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_56/fTap_addout_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.500       1.720      SLICE_X10Y217  Delay4_out1_reg_srl3___Delay4_out1_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         2.500       1.720      SLICE_X10Y217  Delay4_out1_reg_srl3___Delay4_out1_reg_r/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X14Y85   Delay_out1_re_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.500       1.720      SLICE_X10Y217  Delay4_out1_reg_srl3___Delay4_out1_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         2.500       1.720      SLICE_X10Y217  Delay4_out1_reg_srl3___Delay4_out1_reg_r/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X18Y226  Add_out1_i_1/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X18Y226  Add_out1_i_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X14Y89   Delay1_out1_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X14Y89   Delay1_out1_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X14Y212  Delay2_out1_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X14Y212  Delay2_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X14Y212  Delay2_out1_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X14Y212  Delay2_out1_reg[1]/C



