#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 23 10:54:20 2019
# Process ID: 5428
# Current directory: F:/ZYNQ/领航者7020/ov5640_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1484 F:\ZYNQ\领航者7020\ov5640_hdmi\ov5640_hdmi.xpr
# Log file: F:/ZYNQ/领航者7020/ov5640_hdmi/vivado.log
# Journal file: F:/ZYNQ/领航者7020/ov5640_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/领航者7020/ov5640_hdmi/ov5640_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Navigator/Nav_code_7020__PS/ov5640_hdmi' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/领航者7020/ov5640_hdmi/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/EDA/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 934.949 ; gain = 102.164
update_compile_order -fileset sources_1
set_property part xc7z010clg400-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_processing_system7_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vdma_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_vdma_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_vid_in_axi4s_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_v_vid_in_axi4s_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_tc_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_v_tc_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_dynclk_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_dynclk_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_v_axi4s_vid_out_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_v_axi4s_vid_out_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_axi_smc_0' do not match.
* IP 'design_1_axi_smc_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_ov5640_capture_data_0_1' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_ov5640_capture_data_0_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_DVI_Transmitter_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_DVI_Transmitter_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_xbar_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_auto_pc_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_bd_design {F:/ZYNQ/领航者7020/ov5640_hdmi/ov5640_hdmi.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_0/cmos_frame_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /DVI_Transmitter_0/reset_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
Successfully read diagram <design_1> from BD file <F:/ZYNQ/领航者7020/ov5640_hdmi/ov5640_hdmi.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
open_bd_design {F:/ZYNQ/领航者7020/ov5640_hdmi/ov5640_hdmi.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files F:/ZYNQ/领航者7020/ov5640_hdmi/ov5640_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_processing_system7_0_0
design_1_axi_vdma_0_0
design_1_axi_dynclk_0_0
design_1_v_vid_in_axi4s_0_0
design_1_v_tc_0_0
design_1_v_axi4s_vid_out_0_0
design_1_rst_ps7_0_50M_0
design_1_axi_smc_0
design_1_ps7_0_axi_periph_0
design_1_ov5640_capture_data_0_1
design_1_DVI_Transmitter_0_0
design_1_xbar_0
design_1_auto_pc_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 10:58:38 2019...
