<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxvga</spirit:name>
  <spirit:version>2.3</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>video</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="video" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="video_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rgb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>csync_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>csync_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vsync_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vsync_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>hsync_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hsync_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scanlines</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scanlines</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scandouble</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scandouble</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>machine_timing</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_video</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_video</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>vga_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>634ad9e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>vga_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fdf201bb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_video</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csync_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>machine_timing</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scandouble</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scanlines</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_hs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_vs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/vga_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_vga</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/front_porch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/scandoubler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_front_porch_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_s_fix_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_s_fix_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_scan_convert_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_scandoubler_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/video_cleaner.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dpram2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/scan_convert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ecd62688</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/vga/front_porch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/video_cleaner.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/ZXNext/ram/dpram2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/ZXNext/vga/scan_convert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/vga/scandoubler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/synth/vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/vga_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_vga</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/hdl/vga_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9c0220df</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/front_porch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/scandoubler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/video_cleaner.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dpram2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/scan_convert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_front_porch_0_0/sim/vga_front_porch_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_s_fix_0_0/sim/vga_s_fix_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_s_fix_1_0/sim/vga_s_fix_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_scan_convert_0_0/sim/vga_scan_convert_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/ip/vga_scandoubler_0_0/sim/vga_scandoubler_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/vga/front_porch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/video_cleaner.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/ZXNext/ram/dpram2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/ZXNext/vga/scan_convert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/vga/scandoubler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/sim/vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/vga/hdl/vga_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxvga_v2_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxvga_v2_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vga_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/specnext</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxvga_v2_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>specnext.com:specnext:vga_wrapper:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-12-24T14:49:36Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f3773de_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11dc41b2_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b51b10_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3901e1cb_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@792f135f_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@352b2580_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30a2d159_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e12b797_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d6341c_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4891665c_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff2c2e2_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b5708fc_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b95b4e_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@121c2bf7_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7140ecc2_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e5a5d33_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c560354_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@770d13e5_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1064f984_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470afcc2_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b58d474_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70508ba_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@914d99e_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50730b40_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3743c84a_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429bf19c_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45d53e5_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56f46a8f_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cfd65d9_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bd362ea_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52534d4f_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62afeff_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@288f75e3_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@382139d2_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@243b00d6_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c5f05ea_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb561f5_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e3c98c_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a26197f_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c264b58_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa3ffed_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b6c8f_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a5c0b1_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6df77e87_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3777841e_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f31b50f_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342d5199_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e4ae37c_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@555ba1e9_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25727e8d_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44cc1d25_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19318b8_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3511b4dd_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b4f8d3d_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180ab7e9_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c308318_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca5d820_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2976392c_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c0ccbe8_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77efa92d_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209c3370_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d939598_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71674818_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c202b53_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d4772e1_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af56fb9_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac08bdc_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2164d97_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@592151f9_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a16f549_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@684d130d_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc8c585_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@664fd599_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4496c824_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56d9d958_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51de9b76_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1117eb74_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d2eee1b_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9f9e45_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b647996_ARCHIVE_LOCATION">v:/ip/zxvga</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3494c1e5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c0222d8c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3d43ed90"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c46ec8ce"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
