// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "05/15/2020 16:27:44"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regFile (
	CLK,
	reset,
	regWr,
	RsAddr,
	RtAddr,
	WriteAddr,
	WriteData,
	RsData,
	RtData);
input 	CLK;
input 	reset;
input 	regWr;
input 	[4:0] RsAddr;
input 	[4:0] RtAddr;
input 	[4:0] WriteAddr;
input 	[31:0] WriteData;
output 	[31:0] RsData;
output 	[31:0] RtData;

// Design Ports Information
// RsAddr[3]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RsAddr[4]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RtAddr[3]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RtAddr[4]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RsData[0]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[1]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[4]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[5]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[8]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[9]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[10]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[11]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[12]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[13]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[14]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[15]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[16]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[17]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[18]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[19]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[20]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[21]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[22]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[23]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[24]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[25]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[26]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[27]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[28]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[29]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[30]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsData[31]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[0]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[2]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[9]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[10]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[11]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[12]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[13]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[14]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[15]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[16]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[17]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[18]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[19]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[20]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[21]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[22]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[23]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[24]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[25]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[26]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[27]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[28]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[29]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[30]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RtData[31]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RsAddr[2]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RsAddr[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RsAddr[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RtAddr[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RtAddr[0]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RtAddr[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAddr[0]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAddr[2]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// regWr	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAddr[1]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAddr[3]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAddr[4]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("regFile_v.sdo");
// synopsys translate_on

wire \Mux31~1_combout ;
wire \RF[3][1]~regout ;
wire \RF[1][2]~regout ;
wire \RF[0][2]~regout ;
wire \Mux29~1_combout ;
wire \RF[1][3]~regout ;
wire \RF[0][3]~regout ;
wire \Mux28~1_combout ;
wire \RF[3][4]~regout ;
wire \RF[4][5]~regout ;
wire \RF[2][5]~regout ;
wire \RF[3][6]~regout ;
wire \RF[3][7]~regout ;
wire \RF[2][11]~regout ;
wire \RF[0][11]~regout ;
wire \RF[1][12]~regout ;
wire \RF[2][16]~regout ;
wire \RF[1][16]~regout ;
wire \RF[0][17]~regout ;
wire \Mux14~1_combout ;
wire \RF[0][18]~regout ;
wire \Mux12~1_combout ;
wire \RF[4][20]~regout ;
wire \RF[1][22]~regout ;
wire \RF[3][23]~regout ;
wire \RF[1][24]~regout ;
wire \RF[0][24]~regout ;
wire \Mux7~1_combout ;
wire \RF[4][25]~regout ;
wire \RF[1][25]~regout ;
wire \RF[0][25]~regout ;
wire \Mux6~1_combout ;
wire \RF[2][26]~regout ;
wire \RF[0][27]~regout ;
wire \Mux4~1_combout ;
wire \RF[3][28]~regout ;
wire \RF[0][29]~regout ;
wire \Mux2~1_combout ;
wire \Mux1~1_combout ;
wire \RF[4][31]~regout ;
wire \Mux61~1_combout ;
wire \Mux60~1_combout ;
wire \Mux54~1_combout ;
wire \Mux53~1_combout ;
wire \Mux51~1_combout ;
wire \Mux49~1_combout ;
wire \Mux45~1_combout ;
wire \Mux41~1_combout ;
wire \Mux39~1_combout ;
wire \Mux38~1_combout ;
wire \RF~17_combout ;
wire \RF~20_combout ;
wire \RF~21_combout ;
wire \RF~25_combout ;
wire \RF~26_combout ;
wire \RF~32_combout ;
wire \RF~33_combout ;
wire \RF~34_combout ;
wire \RF~42_combout ;
wire \RF~47_combout ;
wire \RF~64_combout ;
wire \RF~66_combout ;
wire \RF~70_combout ;
wire \RF~89_combout ;
wire \RF~90_combout ;
wire \RF~96_combout ;
wire \RF~101_combout ;
wire \RF~108_combout ;
wire \RF~120_combout ;
wire \RF~127_combout ;
wire \RF~130_combout ;
wire \RF~131_combout ;
wire \RF~133_combout ;
wire \RF~135_combout ;
wire \RF~136_combout ;
wire \RF~139_combout ;
wire \RF~146_combout ;
wire \RF~152_combout ;
wire \RF~156_combout ;
wire \RF~163_combout ;
wire \CLK~combout ;
wire \regWr~combout ;
wire \CLK~clkctrl_outclk ;
wire \RF[3][26]~4_combout ;
wire \RF~11_combout ;
wire \reset~combout ;
wire \RF[3][26]~12_combout ;
wire \RF[3][0]~regout ;
wire \RF~5_combout ;
wire \RF[2][23]~6_combout ;
wire \RF[2][0]~regout ;
wire \Mux31~2_combout ;
wire \RF[5][0]~0_combout ;
wire \RF~2_combout ;
wire \RF[4][30]~3_combout ;
wire \RF[4][0]~regout ;
wire \Mux31~0_combout ;
wire \Mux31~3_combout ;
wire \RF[5][0]~1_combout ;
wire \RF[5][1]~regout ;
wire \RF~13_combout ;
wire \RF[4][1]~regout ;
wire \Mux30~0_combout ;
wire \RF~15_combout ;
wire \RF[1][25]~8_combout ;
wire \RF[1][1]~regout ;
wire \Mux30~1_combout ;
wire \RF~14_combout ;
wire \RF[2][1]~regout ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \RF[5][2]~regout ;
wire \RF~18_combout ;
wire \RF[4][2]~regout ;
wire \Mux29~0_combout ;
wire \RF~19_combout ;
wire \RF[2][2]~regout ;
wire \RF~22_combout ;
wire \RF[3][2]~regout ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \RF~27_combout ;
wire \RF[3][3]~regout ;
wire \RF~24_combout ;
wire \RF[2][3]~regout ;
wire \Mux28~2_combout ;
wire \RF[5][3]~regout ;
wire \RF~23_combout ;
wire \RF[4][3]~regout ;
wire \Mux28~0_combout ;
wire \Mux28~3_combout ;
wire \RF~31_combout ;
wire \RF[0][10]~10_combout ;
wire \RF[0][4]~regout ;
wire \RF~30_combout ;
wire \RF[1][4]~regout ;
wire \Mux27~1_combout ;
wire \RF~29_combout ;
wire \RF[2][4]~regout ;
wire \Mux27~2_combout ;
wire \RF~28_combout ;
wire \RF[4][4]~regout ;
wire \RF[5][4]~regout ;
wire \Mux27~0_combout ;
wire \Mux27~3_combout ;
wire \RF[5][5]~regout ;
wire \Mux26~0_combout ;
wire \RF~37_combout ;
wire \RF[3][5]~regout ;
wire \RF~36_combout ;
wire \RF[0][5]~regout ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \RF~40_combout ;
wire \RF[1][6]~regout ;
wire \Mux25~1_combout ;
wire \RF~39_combout ;
wire \RF[2][6]~regout ;
wire \Mux25~2_combout ;
wire \RF~38_combout ;
wire \RF[4][6]~regout ;
wire \RF[5][6]~regout ;
wire \Mux25~0_combout ;
wire \Mux25~3_combout ;
wire \RF[5][7]~regout ;
wire \RF~43_combout ;
wire \RF[4][7]~regout ;
wire \Mux24~0_combout ;
wire \RF~45_combout ;
wire \RF[1][7]~regout ;
wire \Mux24~1_combout ;
wire \RF~44_combout ;
wire \RF[2][7]~regout ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \RF[5][8]~regout ;
wire \RF~48_combout ;
wire \RF[4][8]~regout ;
wire \Mux23~0_combout ;
wire \RF~50_combout ;
wire \RF[1][8]~regout ;
wire \RF~51_combout ;
wire \RF[0][8]~regout ;
wire \Mux23~1_combout ;
wire \RF~52_combout ;
wire \RF[3][8]~regout ;
wire \Mux23~2_combout ;
wire \Mux23~3_combout ;
wire \RF[5][9]~regout ;
wire \RF~53_combout ;
wire \RF[4][9]~regout ;
wire \Mux22~0_combout ;
wire \RF~55_combout ;
wire \RF[1][9]~regout ;
wire \RF~56_combout ;
wire \RF[0][9]~regout ;
wire \Mux22~1_combout ;
wire \RF~57_combout ;
wire \RF[3][9]~regout ;
wire \RF~54_combout ;
wire \RF[2][9]~regout ;
wire \Mux22~2_combout ;
wire \Mux22~3_combout ;
wire \RF[5][10]~regout ;
wire \RF~58_combout ;
wire \RF[4][10]~regout ;
wire \Mux21~0_combout ;
wire \RF~62_combout ;
wire \RF[3][10]~regout ;
wire \RF~59_combout ;
wire \RF[2][10]~regout ;
wire \RF~60_combout ;
wire \RF[1][10]~regout ;
wire \RF~61_combout ;
wire \RF[0][10]~regout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \RF[5][11]~regout ;
wire \RF~63_combout ;
wire \RF[4][11]~regout ;
wire \Mux20~0_combout ;
wire \RF~67_combout ;
wire \RF[3][11]~regout ;
wire \RF~65_combout ;
wire \RF[1][11]~regout ;
wire \Mux20~1_combout ;
wire \Mux20~2_combout ;
wire \Mux20~3_combout ;
wire \RF~72_combout ;
wire \RF[3][12]~regout ;
wire \RF~71_combout ;
wire \RF[0][12]~regout ;
wire \Mux19~1_combout ;
wire \Mux19~2_combout ;
wire \RF~68_combout ;
wire \RF[4][12]~regout ;
wire \RF[5][12]~regout ;
wire \Mux19~0_combout ;
wire \Mux19~3_combout ;
wire \RF~76_combout ;
wire \RF[0][13]~regout ;
wire \RF~75_combout ;
wire \RF[1][13]~regout ;
wire \Mux18~1_combout ;
wire \RF~77_combout ;
wire \RF[3][13]~regout ;
wire \Mux18~2_combout ;
wire \RF[5][13]~regout ;
wire \RF~73_combout ;
wire \RF[4][13]~regout ;
wire \Mux18~0_combout ;
wire \Mux18~3_combout ;
wire \RF~82_combout ;
wire \RF[3][14]~regout ;
wire \RF~81_combout ;
wire \RF[0][14]~regout ;
wire \RF~80_combout ;
wire \RF[1][14]~regout ;
wire \Mux17~1_combout ;
wire \RF~79_combout ;
wire \RF[2][14]~regout ;
wire \Mux17~2_combout ;
wire \RF[5][14]~regout ;
wire \RF~78_combout ;
wire \RF[4][14]~regout ;
wire \Mux17~0_combout ;
wire \Mux17~3_combout ;
wire \RF~87_combout ;
wire \RF[3][15]~regout ;
wire \RF~84_combout ;
wire \RF[2][15]~regout ;
wire \RF~85_combout ;
wire \RF[1][15]~regout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \RF~83_combout ;
wire \RF[4][15]~regout ;
wire \RF[5][15]~regout ;
wire \Mux16~0_combout ;
wire \Mux16~3_combout ;
wire \RF~92_combout ;
wire \RF[3][16]~regout ;
wire \RF~91_combout ;
wire \RF[0][16]~regout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \RF~88_combout ;
wire \RF[4][16]~regout ;
wire \RF[5][16]~regout ;
wire \Mux15~0_combout ;
wire \Mux15~3_combout ;
wire \RF~93_combout ;
wire \RF[4][17]~regout ;
wire \RF[5][17]~regout ;
wire \Mux14~0_combout ;
wire \RF~97_combout ;
wire \RF[3][17]~regout ;
wire \RF~94_combout ;
wire \RF[2][17]~regout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \RF~98_combout ;
wire \RF[4][18]~regout ;
wire \RF[5][18]~regout ;
wire \Mux13~0_combout ;
wire \RF~100_combout ;
wire \RF[1][18]~regout ;
wire \Mux13~1_combout ;
wire \RF~99_combout ;
wire \RF[2][18]~regout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \RF~107_combout ;
wire \RF[3][19]~regout ;
wire \RF~104_combout ;
wire \RF[2][19]~regout ;
wire \Mux12~2_combout ;
wire \RF[5][19]~regout ;
wire \Mux12~0_combout ;
wire \Mux12~3_combout ;
wire \RF~112_combout ;
wire \RF[3][20]~regout ;
wire \RF~111_combout ;
wire \RF[0][20]~regout ;
wire \RF~110_combout ;
wire \RF[1][20]~regout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \RF[5][20]~regout ;
wire \Mux11~0_combout ;
wire \Mux11~3_combout ;
wire \RF~113_combout ;
wire \RF[4][21]~regout ;
wire \RF[5][21]~regout ;
wire \Mux10~0_combout ;
wire \RF~114_combout ;
wire \RF[2][21]~regout ;
wire \RF~115_combout ;
wire \RF[1][21]~regout ;
wire \RF~116_combout ;
wire \RF[0][21]~regout ;
wire \Mux10~1_combout ;
wire \RF~117_combout ;
wire \RF[3][21]~regout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \RF[5][22]~regout ;
wire \RF~118_combout ;
wire \RF[4][22]~regout ;
wire \Mux9~0_combout ;
wire \RF~119_combout ;
wire \RF[2][22]~regout ;
wire \RF~121_combout ;
wire \RF[0][22]~regout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \RF~123_combout ;
wire \RF[4][23]~regout ;
wire \RF[5][23]~regout ;
wire \Mux8~0_combout ;
wire \RF~124_combout ;
wire \RF[2][23]~regout ;
wire \RF~126_combout ;
wire \RF[0][23]~regout ;
wire \Mux8~1_combout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \RF[5][24]~regout ;
wire \RF~128_combout ;
wire \RF[4][24]~regout ;
wire \Mux7~0_combout ;
wire \RF~132_combout ;
wire \RF[3][24]~regout ;
wire \RF~129_combout ;
wire \RF[2][24]~regout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \RF~134_combout ;
wire \RF[2][25]~regout ;
wire \RF~137_combout ;
wire \RF[3][25]~regout ;
wire \Mux6~2_combout ;
wire \RF[5][25]~regout ;
wire \Mux6~0_combout ;
wire \Mux6~3_combout ;
wire \RF[5][26]~regout ;
wire \RF~138_combout ;
wire \RF[4][26]~regout ;
wire \Mux5~0_combout ;
wire \RF~142_combout ;
wire \RF[3][26]~regout ;
wire \RF~141_combout ;
wire \RF[0][26]~regout ;
wire \RF~140_combout ;
wire \RF[1][26]~regout ;
wire \Mux5~1_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \RF~143_combout ;
wire \RF[4][27]~regout ;
wire \RF[5][27]~regout ;
wire \Mux4~0_combout ;
wire \RF~147_combout ;
wire \RF[3][27]~regout ;
wire \RF~144_combout ;
wire \RF[2][27]~regout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \RF~151_combout ;
wire \RF[0][28]~regout ;
wire \RF~150_combout ;
wire \RF[1][28]~regout ;
wire \Mux3~1_combout ;
wire \RF~149_combout ;
wire \RF[2][28]~regout ;
wire \Mux3~2_combout ;
wire \RF~148_combout ;
wire \RF[4][28]~regout ;
wire \RF[5][28]~regout ;
wire \Mux3~0_combout ;
wire \Mux3~3_combout ;
wire \RF~153_combout ;
wire \RF[4][29]~regout ;
wire \RF[5][29]~regout ;
wire \Mux2~0_combout ;
wire \RF~157_combout ;
wire \RF[3][29]~regout ;
wire \RF~154_combout ;
wire \RF[2][29]~regout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \RF~159_combout ;
wire \RF[2][30]~regout ;
wire \RF~162_combout ;
wire \RF[3][30]~regout ;
wire \Mux1~2_combout ;
wire \RF[5][30]~regout ;
wire \Mux1~0_combout ;
wire \Mux1~3_combout ;
wire \RF~166_combout ;
wire \RF[0][31]~regout ;
wire \RF~165_combout ;
wire \RF[1][31]~regout ;
wire \Mux0~1_combout ;
wire \RF~164_combout ;
wire \RF[2][31]~regout ;
wire \Mux0~2_combout ;
wire \RF[5][31]~regout ;
wire \Mux0~0_combout ;
wire \Mux0~3_combout ;
wire \RF~9_combout ;
wire \RF[0][0]~regout ;
wire \RF~7_combout ;
wire \RF[1][0]~regout ;
wire \Mux63~1_combout ;
wire \Mux63~2_combout ;
wire \RF[5][0]~regout ;
wire \Mux63~0_combout ;
wire \Mux63~3_combout ;
wire \RF~16_combout ;
wire \RF[0][1]~regout ;
wire \Mux62~1_combout ;
wire \Mux62~2_combout ;
wire \Mux62~0_combout ;
wire \Mux62~3_combout ;
wire \Mux61~2_combout ;
wire \Mux61~0_combout ;
wire \Mux61~3_combout ;
wire \Mux60~2_combout ;
wire \Mux60~0_combout ;
wire \Mux60~3_combout ;
wire \Mux59~1_combout ;
wire \Mux59~2_combout ;
wire \Mux59~0_combout ;
wire \Mux59~3_combout ;
wire \Mux58~0_combout ;
wire \RF~35_combout ;
wire \RF[1][5]~regout ;
wire \Mux58~1_combout ;
wire \Mux58~2_combout ;
wire \Mux58~3_combout ;
wire \RF~41_combout ;
wire \RF[0][6]~regout ;
wire \Mux57~1_combout ;
wire \Mux57~2_combout ;
wire \Mux57~0_combout ;
wire \Mux57~3_combout ;
wire \RF~46_combout ;
wire \RF[0][7]~regout ;
wire \Mux56~1_combout ;
wire \Mux56~2_combout ;
wire \Mux56~0_combout ;
wire \Mux56~3_combout ;
wire \Mux55~0_combout ;
wire \RF~49_combout ;
wire \RF[2][8]~regout ;
wire \Mux55~1_combout ;
wire \Mux55~2_combout ;
wire \Mux55~3_combout ;
wire \Mux54~2_combout ;
wire \Mux54~0_combout ;
wire \Mux54~3_combout ;
wire \Mux53~2_combout ;
wire \Mux53~0_combout ;
wire \Mux53~3_combout ;
wire \Mux52~0_combout ;
wire \Mux52~1_combout ;
wire \Mux52~2_combout ;
wire \Mux52~3_combout ;
wire \Mux51~0_combout ;
wire \RF~69_combout ;
wire \RF[2][12]~regout ;
wire \Mux51~2_combout ;
wire \Mux51~3_combout ;
wire \Mux50~0_combout ;
wire \Mux50~1_combout ;
wire \RF~74_combout ;
wire \RF[2][13]~regout ;
wire \Mux50~2_combout ;
wire \Mux50~3_combout ;
wire \Mux49~2_combout ;
wire \Mux49~0_combout ;
wire \Mux49~3_combout ;
wire \RF~86_combout ;
wire \RF[0][15]~regout ;
wire \Mux48~1_combout ;
wire \Mux48~2_combout ;
wire \Mux48~0_combout ;
wire \Mux48~3_combout ;
wire \Mux47~1_combout ;
wire \Mux47~2_combout ;
wire \Mux47~0_combout ;
wire \Mux47~3_combout ;
wire \Mux46~0_combout ;
wire \RF~95_combout ;
wire \RF[1][17]~regout ;
wire \Mux46~1_combout ;
wire \Mux46~2_combout ;
wire \Mux46~3_combout ;
wire \RF~102_combout ;
wire \RF[3][18]~regout ;
wire \Mux45~2_combout ;
wire \Mux45~0_combout ;
wire \Mux45~3_combout ;
wire \RF~103_combout ;
wire \RF[4][19]~regout ;
wire \Mux44~0_combout ;
wire \RF~106_combout ;
wire \RF[0][19]~regout ;
wire \RF~105_combout ;
wire \RF[1][19]~regout ;
wire \Mux44~1_combout ;
wire \Mux44~2_combout ;
wire \Mux44~3_combout ;
wire \Mux43~0_combout ;
wire \RF~109_combout ;
wire \RF[2][20]~regout ;
wire \Mux43~1_combout ;
wire \Mux43~2_combout ;
wire \Mux43~3_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Mux42~2_combout ;
wire \Mux42~3_combout ;
wire \Mux41~0_combout ;
wire \RF~122_combout ;
wire \RF[3][22]~regout ;
wire \Mux41~2_combout ;
wire \Mux41~3_combout ;
wire \RF~125_combout ;
wire \RF[1][23]~regout ;
wire \Mux40~1_combout ;
wire \Mux40~2_combout ;
wire \Mux40~0_combout ;
wire \Mux40~3_combout ;
wire \Mux39~0_combout ;
wire \Mux39~2_combout ;
wire \Mux39~3_combout ;
wire \Mux38~2_combout ;
wire \Mux38~0_combout ;
wire \Mux38~3_combout ;
wire \Mux37~0_combout ;
wire \Mux37~1_combout ;
wire \Mux37~2_combout ;
wire \Mux37~3_combout ;
wire \Mux36~0_combout ;
wire \RF~145_combout ;
wire \RF[1][27]~regout ;
wire \Mux36~1_combout ;
wire \Mux36~2_combout ;
wire \Mux36~3_combout ;
wire \Mux35~1_combout ;
wire \Mux35~2_combout ;
wire \Mux35~0_combout ;
wire \Mux35~3_combout ;
wire \Mux34~0_combout ;
wire \RF~155_combout ;
wire \RF[1][29]~regout ;
wire \Mux34~1_combout ;
wire \Mux34~2_combout ;
wire \Mux34~3_combout ;
wire \RF~158_combout ;
wire \RF[4][30]~regout ;
wire \Mux33~0_combout ;
wire \RF~161_combout ;
wire \RF[0][30]~regout ;
wire \RF~160_combout ;
wire \RF[1][30]~regout ;
wire \Mux33~1_combout ;
wire \Mux33~2_combout ;
wire \Mux33~3_combout ;
wire \Mux32~1_combout ;
wire \RF~167_combout ;
wire \RF[3][31]~regout ;
wire \Mux32~2_combout ;
wire \Mux32~0_combout ;
wire \Mux32~3_combout ;
wire [31:0] \WriteData~combout ;
wire [4:0] \WriteAddr~combout ;
wire [4:0] \RtAddr~combout ;
wire [4:0] \RsAddr~combout ;


// Location: LCCOMB_X18_Y5_N6
cycloneii_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\RsAddr~combout [0] & (((\RF[1][0]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][0]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][0]~regout ),
	.datab(\RF[1][0]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hF0CA;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N23
cycloneii_lcell_ff \RF[3][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][1]~regout ));

// Location: LCFF_X17_Y9_N21
cycloneii_lcell_ff \RF[1][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][2]~regout ));

// Location: LCFF_X17_Y9_N7
cycloneii_lcell_ff \RF[0][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][2]~regout ));

// Location: LCCOMB_X17_Y10_N8
cycloneii_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\RsAddr~combout [1] & (((\RsAddr~combout [0])))) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & (\RF[1][2]~regout )) # (!\RsAddr~combout [0] & ((\RF[0][2]~regout )))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[1][2]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RF[0][2]~regout ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hE5E0;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N9
cycloneii_lcell_ff \RF[1][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][3]~regout ));

// Location: LCFF_X17_Y9_N3
cycloneii_lcell_ff \RF[0][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][3]~regout ));

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\RsAddr~combout [1] & (((\RsAddr~combout [0])))) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & ((\RF[1][3]~regout ))) # (!\RsAddr~combout [0] & (\RF[0][3]~regout ))))

	.dataa(\RF[0][3]~regout ),
	.datab(\RsAddr~combout [1]),
	.datac(\RsAddr~combout [0]),
	.datad(\RF[1][3]~regout ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hF2C2;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N19
cycloneii_lcell_ff \RF[3][4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][4]~regout ));

// Location: LCFF_X14_Y9_N9
cycloneii_lcell_ff \RF[4][5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][5]~regout ));

// Location: LCFF_X18_Y7_N21
cycloneii_lcell_ff \RF[2][5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][5]~regout ));

// Location: LCFF_X18_Y7_N11
cycloneii_lcell_ff \RF[3][6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][6]~regout ));

// Location: LCFF_X13_Y9_N21
cycloneii_lcell_ff \RF[3][7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][7]~regout ));

// Location: LCFF_X17_Y10_N7
cycloneii_lcell_ff \RF[2][11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][11]~regout ));

// Location: LCFF_X14_Y9_N1
cycloneii_lcell_ff \RF[0][11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][11]~regout ));

// Location: LCFF_X15_Y5_N9
cycloneii_lcell_ff \RF[1][12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][12]~regout ));

// Location: LCFF_X14_Y5_N11
cycloneii_lcell_ff \RF[2][16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][16]~regout ));

// Location: LCFF_X17_Y9_N13
cycloneii_lcell_ff \RF[1][16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][16]~regout ));

// Location: LCFF_X15_Y7_N25
cycloneii_lcell_ff \RF[0][17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][17]~regout ));

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\RsAddr~combout [0] & ((\RF[1][17]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((\RF[0][17]~regout  & !\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[1][17]~regout ),
	.datac(\RF[0][17]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hAAD8;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N11
cycloneii_lcell_ff \RF[0][18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~101_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][18]~regout ));

// Location: LCCOMB_X15_Y7_N30
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\RsAddr~combout [1] & (((\RsAddr~combout [0])))) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & ((\RF[1][19]~regout ))) # (!\RsAddr~combout [0] & (\RF[0][19]~regout ))))

	.dataa(\RF[0][19]~regout ),
	.datab(\RsAddr~combout [1]),
	.datac(\RsAddr~combout [0]),
	.datad(\RF[1][19]~regout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hF2C2;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N17
cycloneii_lcell_ff \RF[4][20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~108_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][20]~regout ));

// Location: LCFF_X15_Y8_N21
cycloneii_lcell_ff \RF[1][22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~120_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][22]~regout ));

// Location: LCFF_X17_Y8_N3
cycloneii_lcell_ff \RF[3][23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~127_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][23]~regout ));

// Location: LCFF_X15_Y8_N29
cycloneii_lcell_ff \RF[1][24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~130_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][24]~regout ));

// Location: LCFF_X14_Y8_N9
cycloneii_lcell_ff \RF[0][24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~131_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][24]~regout ));

// Location: LCCOMB_X17_Y8_N12
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\RsAddr~combout [0] & (((\RF[1][24]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][24]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][24]~regout ),
	.datab(\RF[1][24]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF0CA;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N21
cycloneii_lcell_ff \RF[4][25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~133_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][25]~regout ));

// Location: LCFF_X13_Y8_N1
cycloneii_lcell_ff \RF[1][25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~135_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][25]~regout ));

// Location: LCFF_X14_Y9_N7
cycloneii_lcell_ff \RF[0][25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~136_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][25]~regout ));

// Location: LCCOMB_X18_Y9_N16
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\RsAddr~combout [0] & (((\RF[1][25]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][25]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][25]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[1][25]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hCCE2;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N5
cycloneii_lcell_ff \RF[2][26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~139_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][26]~regout ));

// Location: LCFF_X14_Y8_N5
cycloneii_lcell_ff \RF[0][27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~146_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][27]~regout ));

// Location: LCCOMB_X17_Y8_N20
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\RsAddr~combout [0] & (((\RF[1][27]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][27]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][27]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[1][27]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hCCE2;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N9
cycloneii_lcell_ff \RF[3][28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~152_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][28]~regout ));

// Location: LCFF_X12_Y10_N17
cycloneii_lcell_ff \RF[0][29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~156_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][29]~regout ));

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\RsAddr~combout [0] & ((\RF[1][29]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((\RF[0][29]~regout  & !\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[1][29]~regout ),
	.datac(\RF[0][29]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hAAD8;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\RsAddr~combout [1] & (((\RsAddr~combout [0])))) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & ((\RF[1][30]~regout ))) # (!\RsAddr~combout [0] & (\RF[0][30]~regout ))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[0][30]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RF[1][30]~regout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hF4A4;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N21
cycloneii_lcell_ff \RF[4][31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~163_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][31]~regout ));

// Location: LCCOMB_X17_Y10_N10
cycloneii_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][2]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][2]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][2]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][2]~regout ),
	.cin(gnd),
	.combout(\Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~1 .lut_mask = 16'hAEA4;
defparam \Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][3]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][3]~regout ))))

	.dataa(\RF[0][3]~regout ),
	.datab(\RF[1][3]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~1 .lut_mask = 16'hFC0A;
defparam \Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][9]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][9]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][9]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][9]~regout ),
	.cin(gnd),
	.combout(\Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~1 .lut_mask = 16'hAEA4;
defparam \Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = (\RtAddr~combout [0] & ((\RF[1][10]~regout ) # ((\RtAddr~combout [1])))) # (!\RtAddr~combout [0] & (((!\RtAddr~combout [1] & \RF[0][10]~regout ))))

	.dataa(\RF[1][10]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[0][10]~regout ),
	.cin(gnd),
	.combout(\Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~1 .lut_mask = 16'hCBC8;
defparam \Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneii_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][12]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][12]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][12]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][12]~regout ),
	.cin(gnd),
	.combout(\Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~1 .lut_mask = 16'hAEA4;
defparam \Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
cycloneii_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = (\RtAddr~combout [0] & ((\RF[1][14]~regout ) # ((\RtAddr~combout [1])))) # (!\RtAddr~combout [0] & (((!\RtAddr~combout [1] & \RF[0][14]~regout ))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[1][14]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[0][14]~regout ),
	.cin(gnd),
	.combout(\Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~1 .lut_mask = 16'hADA8;
defparam \Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = (\RtAddr~combout [0] & ((\RtAddr~combout [1]) # ((\RF[1][18]~regout )))) # (!\RtAddr~combout [0] & (!\RtAddr~combout [1] & (\RF[0][18]~regout )))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[0][18]~regout ),
	.datad(\RF[1][18]~regout ),
	.cin(gnd),
	.combout(\Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~1 .lut_mask = 16'hBA98;
defparam \Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
cycloneii_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & (\RF[1][22]~regout )) # (!\RtAddr~combout [0] & ((\RF[0][22]~regout )))))

	.dataa(\RF[1][22]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[0][22]~regout ),
	.cin(gnd),
	.combout(\Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~1 .lut_mask = 16'hE3E0;
defparam \Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneii_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][24]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][24]~regout ))))

	.dataa(\RF[0][24]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[1][24]~regout ),
	.cin(gnd),
	.combout(\Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~1 .lut_mask = 16'hF2C2;
defparam \Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneii_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][25]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][25]~regout ))))

	.dataa(\RF[0][25]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[1][25]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~1 .lut_mask = 16'hFC22;
defparam \Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneii_lcell_comb \RF~17 (
// Equation(s):
// \RF~17_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [1] & (\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [1]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF~17 .lut_mask = 16'h4000;
defparam \RF~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneii_lcell_comb \RF~20 (
// Equation(s):
// \RF~20_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \WriteData~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [2]),
	.cin(gnd),
	.combout(\RF~20_combout ),
	.cout());
// synopsys translate_off
defparam \RF~20 .lut_mask = 16'h2000;
defparam \RF~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneii_lcell_comb \RF~21 (
// Equation(s):
// \RF~21_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \WriteData~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [2]),
	.cin(gnd),
	.combout(\RF~21_combout ),
	.cout());
// synopsys translate_off
defparam \RF~21 .lut_mask = 16'h0200;
defparam \RF~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneii_lcell_comb \RF~25 (
// Equation(s):
// \RF~25_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \WriteData~combout [3])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [3]),
	.cin(gnd),
	.combout(\RF~25_combout ),
	.cout());
// synopsys translate_off
defparam \RF~25 .lut_mask = 16'h2000;
defparam \RF~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneii_lcell_comb \RF~26 (
// Equation(s):
// \RF~26_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \WriteData~combout [3])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [3]),
	.cin(gnd),
	.combout(\RF~26_combout ),
	.cout());
// synopsys translate_off
defparam \RF~26 .lut_mask = 16'h0200;
defparam \RF~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \RF~32 (
// Equation(s):
// \RF~32_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (\WriteAddr~combout [0] & \WriteData~combout [4])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [4]),
	.cin(gnd),
	.combout(\RF~32_combout ),
	.cout());
// synopsys translate_off
defparam \RF~32 .lut_mask = 16'h4000;
defparam \RF~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \RF~33 (
// Equation(s):
// \RF~33_combout  = (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & (\WriteData~combout [5] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [5]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~33_combout ),
	.cout());
// synopsys translate_off
defparam \RF~33 .lut_mask = 16'h4000;
defparam \RF~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \RF~34 (
// Equation(s):
// \RF~34_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [5] & (!\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [5]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~34_combout ),
	.cout());
// synopsys translate_off
defparam \RF~34 .lut_mask = 16'h0400;
defparam \RF~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \RF~42 (
// Equation(s):
// \RF~42_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [6] & (\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [6]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~42_combout ),
	.cout());
// synopsys translate_off
defparam \RF~42 .lut_mask = 16'h4000;
defparam \RF~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneii_lcell_comb \RF~47 (
// Equation(s):
// \RF~47_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & \WriteData~combout [7])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [7]),
	.cin(gnd),
	.combout(\RF~47_combout ),
	.cout());
// synopsys translate_off
defparam \RF~47 .lut_mask = 16'h4000;
defparam \RF~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneii_lcell_comb \RF~64 (
// Equation(s):
// \RF~64_combout  = (\WriteData~combout [11] & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteData~combout [11]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~64_combout ),
	.cout());
// synopsys translate_off
defparam \RF~64 .lut_mask = 16'h0200;
defparam \RF~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneii_lcell_comb \RF~66 (
// Equation(s):
// \RF~66_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [11] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [11]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~66_combout ),
	.cout());
// synopsys translate_off
defparam \RF~66 .lut_mask = 16'h0400;
defparam \RF~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
cycloneii_lcell_comb \RF~70 (
// Equation(s):
// \RF~70_combout  = (\WriteData~combout [12] & (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [12]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~70_combout ),
	.cout());
// synopsys translate_off
defparam \RF~70 .lut_mask = 16'h0800;
defparam \RF~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneii_lcell_comb \RF~89 (
// Equation(s):
// \RF~89_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [16] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [16]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~89_combout ),
	.cout());
// synopsys translate_off
defparam \RF~89 .lut_mask = 16'h0400;
defparam \RF~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneii_lcell_comb \RF~90 (
// Equation(s):
// \RF~90_combout  = (\RF[5][0]~0_combout  & (\WriteData~combout [16] & (\WriteAddr~combout [0] & !\WriteAddr~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteData~combout [16]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~90_combout ),
	.cout());
// synopsys translate_off
defparam \RF~90 .lut_mask = 16'h0080;
defparam \RF~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
cycloneii_lcell_comb \RF~96 (
// Equation(s):
// \RF~96_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [17])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [17]),
	.cin(gnd),
	.combout(\RF~96_combout ),
	.cout());
// synopsys translate_off
defparam \RF~96 .lut_mask = 16'h1000;
defparam \RF~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneii_lcell_comb \RF~101 (
// Equation(s):
// \RF~101_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [18])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [18]),
	.cin(gnd),
	.combout(\RF~101_combout ),
	.cout());
// synopsys translate_off
defparam \RF~101 .lut_mask = 16'h1000;
defparam \RF~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneii_lcell_comb \RF~108 (
// Equation(s):
// \RF~108_combout  = (\WriteData~combout [20] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [20]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~108_combout ),
	.cout());
// synopsys translate_off
defparam \RF~108 .lut_mask = 16'h2000;
defparam \RF~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
cycloneii_lcell_comb \RF~120 (
// Equation(s):
// \RF~120_combout  = (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & (\WriteAddr~combout [0] & \WriteData~combout [22])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [22]),
	.cin(gnd),
	.combout(\RF~120_combout ),
	.cout());
// synopsys translate_off
defparam \RF~120 .lut_mask = 16'h4000;
defparam \RF~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneii_lcell_comb \RF~127 (
// Equation(s):
// \RF~127_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & \WriteData~combout [23])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [23]),
	.cin(gnd),
	.combout(\RF~127_combout ),
	.cout());
// synopsys translate_off
defparam \RF~127 .lut_mask = 16'h2000;
defparam \RF~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
cycloneii_lcell_comb \RF~130 (
// Equation(s):
// \RF~130_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [24] & (\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [24]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~130_combout ),
	.cout());
// synopsys translate_off
defparam \RF~130 .lut_mask = 16'h4000;
defparam \RF~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneii_lcell_comb \RF~131 (
// Equation(s):
// \RF~131_combout  = (\WriteData~combout [24] & (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [24]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~131_combout ),
	.cout());
// synopsys translate_off
defparam \RF~131 .lut_mask = 16'h0200;
defparam \RF~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \RF~133 (
// Equation(s):
// \RF~133_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [25] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [25]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~133_combout ),
	.cout());
// synopsys translate_off
defparam \RF~133 .lut_mask = 16'h4000;
defparam \RF~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneii_lcell_comb \RF~135 (
// Equation(s):
// \RF~135_combout  = (\WriteData~combout [25] & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [25]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~135_combout ),
	.cout());
// synopsys translate_off
defparam \RF~135 .lut_mask = 16'h2000;
defparam \RF~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneii_lcell_comb \RF~136 (
// Equation(s):
// \RF~136_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [25] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [25]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~136_combout ),
	.cout());
// synopsys translate_off
defparam \RF~136 .lut_mask = 16'h0400;
defparam \RF~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \RF~139 (
// Equation(s):
// \RF~139_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [26] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [26]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~139_combout ),
	.cout());
// synopsys translate_off
defparam \RF~139 .lut_mask = 16'h1000;
defparam \RF~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneii_lcell_comb \RF~146 (
// Equation(s):
// \RF~146_combout  = (\WriteData~combout [27] & (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [27]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~146_combout ),
	.cout());
// synopsys translate_off
defparam \RF~146 .lut_mask = 16'h0200;
defparam \RF~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneii_lcell_comb \RF~152 (
// Equation(s):
// \RF~152_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [28] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [28]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~152_combout ),
	.cout());
// synopsys translate_off
defparam \RF~152 .lut_mask = 16'h2000;
defparam \RF~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \RF~156 (
// Equation(s):
// \RF~156_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [29] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [29]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~156_combout ),
	.cout());
// synopsys translate_off
defparam \RF~156 .lut_mask = 16'h0400;
defparam \RF~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneii_lcell_comb \RF~163 (
// Equation(s):
// \RF~163_combout  = (\WriteData~combout [31] & (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [31]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~163_combout ),
	.cout());
// synopsys translate_off
defparam \RF~163 .lut_mask = 16'h0800;
defparam \RF~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \regWr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\regWr~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regWr));
// synopsys translate_off
defparam \regWr~I .input_async_reset = "none";
defparam \regWr~I .input_power_up = "low";
defparam \regWr~I .input_register_mode = "none";
defparam \regWr~I .input_sync_reset = "none";
defparam \regWr~I .oe_async_reset = "none";
defparam \regWr~I .oe_power_up = "low";
defparam \regWr~I .oe_register_mode = "none";
defparam \regWr~I .oe_sync_reset = "none";
defparam \regWr~I .operation_mode = "input";
defparam \regWr~I .output_async_reset = "none";
defparam \regWr~I .output_power_up = "low";
defparam \regWr~I .output_register_mode = "none";
defparam \regWr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RsAddr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RsAddr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsAddr[1]));
// synopsys translate_off
defparam \RsAddr[1]~I .input_async_reset = "none";
defparam \RsAddr[1]~I .input_power_up = "low";
defparam \RsAddr[1]~I .input_register_mode = "none";
defparam \RsAddr[1]~I .input_sync_reset = "none";
defparam \RsAddr[1]~I .oe_async_reset = "none";
defparam \RsAddr[1]~I .oe_power_up = "low";
defparam \RsAddr[1]~I .oe_register_mode = "none";
defparam \RsAddr[1]~I .oe_sync_reset = "none";
defparam \RsAddr[1]~I .operation_mode = "input";
defparam \RsAddr[1]~I .output_async_reset = "none";
defparam \RsAddr[1]~I .output_power_up = "low";
defparam \RsAddr[1]~I .output_register_mode = "none";
defparam \RsAddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAddr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAddr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[3]));
// synopsys translate_off
defparam \WriteAddr[3]~I .input_async_reset = "none";
defparam \WriteAddr[3]~I .input_power_up = "low";
defparam \WriteAddr[3]~I .input_register_mode = "none";
defparam \WriteAddr[3]~I .input_sync_reset = "none";
defparam \WriteAddr[3]~I .oe_async_reset = "none";
defparam \WriteAddr[3]~I .oe_power_up = "low";
defparam \WriteAddr[3]~I .oe_register_mode = "none";
defparam \WriteAddr[3]~I .oe_sync_reset = "none";
defparam \WriteAddr[3]~I .operation_mode = "input";
defparam \WriteAddr[3]~I .output_async_reset = "none";
defparam \WriteAddr[3]~I .output_power_up = "low";
defparam \WriteAddr[3]~I .output_register_mode = "none";
defparam \WriteAddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAddr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAddr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[4]));
// synopsys translate_off
defparam \WriteAddr[4]~I .input_async_reset = "none";
defparam \WriteAddr[4]~I .input_power_up = "low";
defparam \WriteAddr[4]~I .input_register_mode = "none";
defparam \WriteAddr[4]~I .input_sync_reset = "none";
defparam \WriteAddr[4]~I .oe_async_reset = "none";
defparam \WriteAddr[4]~I .oe_power_up = "low";
defparam \WriteAddr[4]~I .oe_register_mode = "none";
defparam \WriteAddr[4]~I .oe_sync_reset = "none";
defparam \WriteAddr[4]~I .operation_mode = "input";
defparam \WriteAddr[4]~I .output_async_reset = "none";
defparam \WriteAddr[4]~I .output_power_up = "low";
defparam \WriteAddr[4]~I .output_register_mode = "none";
defparam \WriteAddr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAddr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAddr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[1]));
// synopsys translate_off
defparam \WriteAddr[1]~I .input_async_reset = "none";
defparam \WriteAddr[1]~I .input_power_up = "low";
defparam \WriteAddr[1]~I .input_register_mode = "none";
defparam \WriteAddr[1]~I .input_sync_reset = "none";
defparam \WriteAddr[1]~I .oe_async_reset = "none";
defparam \WriteAddr[1]~I .oe_power_up = "low";
defparam \WriteAddr[1]~I .oe_register_mode = "none";
defparam \WriteAddr[1]~I .oe_sync_reset = "none";
defparam \WriteAddr[1]~I .operation_mode = "input";
defparam \WriteAddr[1]~I .output_async_reset = "none";
defparam \WriteAddr[1]~I .output_power_up = "low";
defparam \WriteAddr[1]~I .output_register_mode = "none";
defparam \WriteAddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneii_lcell_comb \RF[3][26]~4 (
// Equation(s):
// \RF[3][26]~4_combout  = (\regWr~combout  & (!\WriteAddr~combout [3] & (!\WriteAddr~combout [4] & \WriteAddr~combout [1])))

	.dataa(\regWr~combout ),
	.datab(\WriteAddr~combout [3]),
	.datac(\WriteAddr~combout [4]),
	.datad(\WriteAddr~combout [1]),
	.cin(gnd),
	.combout(\RF[3][26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF[3][26]~4 .lut_mask = 16'h0200;
defparam \RF[3][26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAddr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAddr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[0]));
// synopsys translate_off
defparam \WriteAddr[0]~I .input_async_reset = "none";
defparam \WriteAddr[0]~I .input_power_up = "low";
defparam \WriteAddr[0]~I .input_register_mode = "none";
defparam \WriteAddr[0]~I .input_sync_reset = "none";
defparam \WriteAddr[0]~I .oe_async_reset = "none";
defparam \WriteAddr[0]~I .oe_power_up = "low";
defparam \WriteAddr[0]~I .oe_register_mode = "none";
defparam \WriteAddr[0]~I .oe_sync_reset = "none";
defparam \WriteAddr[0]~I .operation_mode = "input";
defparam \WriteAddr[0]~I .output_async_reset = "none";
defparam \WriteAddr[0]~I .output_power_up = "low";
defparam \WriteAddr[0]~I .output_register_mode = "none";
defparam \WriteAddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[0]));
// synopsys translate_off
defparam \WriteData[0]~I .input_async_reset = "none";
defparam \WriteData[0]~I .input_power_up = "low";
defparam \WriteData[0]~I .input_register_mode = "none";
defparam \WriteData[0]~I .input_sync_reset = "none";
defparam \WriteData[0]~I .oe_async_reset = "none";
defparam \WriteData[0]~I .oe_power_up = "low";
defparam \WriteData[0]~I .oe_register_mode = "none";
defparam \WriteData[0]~I .oe_sync_reset = "none";
defparam \WriteData[0]~I .operation_mode = "input";
defparam \WriteData[0]~I .output_async_reset = "none";
defparam \WriteData[0]~I .output_power_up = "low";
defparam \WriteData[0]~I .output_register_mode = "none";
defparam \WriteData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \RF~11 (
// Equation(s):
// \RF~11_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (\WriteAddr~combout [0] & \WriteData~combout [0])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [0]),
	.cin(gnd),
	.combout(\RF~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF~11 .lut_mask = 16'h4000;
defparam \RF~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneii_lcell_comb \RF[3][26]~12 (
// Equation(s):
// \RF[3][26]~12_combout  = ((!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & \WriteAddr~combout [0]))) # (!\reset~combout )

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\RF[3][26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF[3][26]~12 .lut_mask = 16'h40FF;
defparam \RF[3][26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N27
cycloneii_lcell_ff \RF[3][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][0]~regout ));

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \RF~5 (
// Equation(s):
// \RF~5_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (!\WriteAddr~combout [0] & \WriteData~combout [0])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [0]),
	.cin(gnd),
	.combout(\RF~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF~5 .lut_mask = 16'h0400;
defparam \RF~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneii_lcell_comb \RF[2][23]~6 (
// Equation(s):
// \RF[2][23]~6_combout  = ((!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [0]))) # (!\reset~combout )

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\RF[2][23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF[2][23]~6 .lut_mask = 16'h04FF;
defparam \RF[2][23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N17
cycloneii_lcell_ff \RF[2][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][0]~regout ));

// Location: LCCOMB_X18_Y5_N24
cycloneii_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\Mux31~1_combout  & (((\RF[3][0]~regout )) # (!\RsAddr~combout [1]))) # (!\Mux31~1_combout  & (\RsAddr~combout [1] & ((\RF[2][0]~regout ))))

	.dataa(\Mux31~1_combout ),
	.datab(\RsAddr~combout [1]),
	.datac(\RF[3][0]~regout ),
	.datad(\RF[2][0]~regout ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hE6A2;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RsAddr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RsAddr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsAddr[2]));
// synopsys translate_off
defparam \RsAddr[2]~I .input_async_reset = "none";
defparam \RsAddr[2]~I .input_power_up = "low";
defparam \RsAddr[2]~I .input_register_mode = "none";
defparam \RsAddr[2]~I .input_sync_reset = "none";
defparam \RsAddr[2]~I .oe_async_reset = "none";
defparam \RsAddr[2]~I .oe_power_up = "low";
defparam \RsAddr[2]~I .oe_register_mode = "none";
defparam \RsAddr[2]~I .oe_sync_reset = "none";
defparam \RsAddr[2]~I .operation_mode = "input";
defparam \RsAddr[2]~I .output_async_reset = "none";
defparam \RsAddr[2]~I .output_power_up = "low";
defparam \RsAddr[2]~I .output_register_mode = "none";
defparam \RsAddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RsAddr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RsAddr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsAddr[0]));
// synopsys translate_off
defparam \RsAddr[0]~I .input_async_reset = "none";
defparam \RsAddr[0]~I .input_power_up = "low";
defparam \RsAddr[0]~I .input_register_mode = "none";
defparam \RsAddr[0]~I .input_sync_reset = "none";
defparam \RsAddr[0]~I .oe_async_reset = "none";
defparam \RsAddr[0]~I .oe_power_up = "low";
defparam \RsAddr[0]~I .oe_register_mode = "none";
defparam \RsAddr[0]~I .oe_sync_reset = "none";
defparam \RsAddr[0]~I .operation_mode = "input";
defparam \RsAddr[0]~I .output_async_reset = "none";
defparam \RsAddr[0]~I .output_power_up = "low";
defparam \RsAddr[0]~I .output_register_mode = "none";
defparam \RsAddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneii_lcell_comb \RF[5][0]~0 (
// Equation(s):
// \RF[5][0]~0_combout  = (\regWr~combout  & (!\WriteAddr~combout [3] & (!\WriteAddr~combout [4] & !\WriteAddr~combout [1])))

	.dataa(\regWr~combout ),
	.datab(\WriteAddr~combout [3]),
	.datac(\WriteAddr~combout [4]),
	.datad(\WriteAddr~combout [1]),
	.cin(gnd),
	.combout(\RF[5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF[5][0]~0 .lut_mask = 16'h0002;
defparam \RF[5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneii_lcell_comb \RF~2 (
// Equation(s):
// \RF~2_combout  = (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF~2 .lut_mask = 16'h2000;
defparam \RF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAddr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAddr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAddr[2]));
// synopsys translate_off
defparam \WriteAddr[2]~I .input_async_reset = "none";
defparam \WriteAddr[2]~I .input_power_up = "low";
defparam \WriteAddr[2]~I .input_register_mode = "none";
defparam \WriteAddr[2]~I .input_sync_reset = "none";
defparam \WriteAddr[2]~I .oe_async_reset = "none";
defparam \WriteAddr[2]~I .oe_power_up = "low";
defparam \WriteAddr[2]~I .oe_register_mode = "none";
defparam \WriteAddr[2]~I .oe_sync_reset = "none";
defparam \WriteAddr[2]~I .operation_mode = "input";
defparam \WriteAddr[2]~I .output_async_reset = "none";
defparam \WriteAddr[2]~I .output_power_up = "low";
defparam \WriteAddr[2]~I .output_register_mode = "none";
defparam \WriteAddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneii_lcell_comb \RF[4][30]~3 (
// Equation(s):
// \RF[4][30]~3_combout  = ((\RF[5][0]~0_combout  & (!\WriteAddr~combout [0] & \WriteAddr~combout [2]))) # (!\reset~combout )

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [0]),
	.datac(\reset~combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF[4][30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF[4][30]~3 .lut_mask = 16'h2F0F;
defparam \RF[4][30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N3
cycloneii_lcell_ff \RF[4][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][0]~regout ));

// Location: LCCOMB_X18_Y5_N12
cycloneii_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][0]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][0]~regout )))))

	.dataa(\RF[5][0]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RsAddr~combout [2]),
	.datad(\RF[4][0]~regout ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hB080;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneii_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\Mux31~0_combout ) # ((\Mux31~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux31~2_combout ),
	.datab(vcc),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux31~0_combout ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hFF0A;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[1]));
// synopsys translate_off
defparam \WriteData[1]~I .input_async_reset = "none";
defparam \WriteData[1]~I .input_power_up = "low";
defparam \WriteData[1]~I .input_register_mode = "none";
defparam \WriteData[1]~I .input_sync_reset = "none";
defparam \WriteData[1]~I .oe_async_reset = "none";
defparam \WriteData[1]~I .oe_power_up = "low";
defparam \WriteData[1]~I .oe_register_mode = "none";
defparam \WriteData[1]~I .oe_sync_reset = "none";
defparam \WriteData[1]~I .operation_mode = "input";
defparam \WriteData[1]~I .output_async_reset = "none";
defparam \WriteData[1]~I .output_power_up = "low";
defparam \WriteData[1]~I .output_register_mode = "none";
defparam \WriteData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneii_lcell_comb \RF[5][0]~1 (
// Equation(s):
// \RF[5][0]~1_combout  = (\RF[5][0]~0_combout  & (\WriteAddr~combout [0] & \WriteAddr~combout [2]))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF[5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF[5][0]~1 .lut_mask = 16'h8080;
defparam \RF[5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N9
cycloneii_lcell_ff \RF[5][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][1]~regout ));

// Location: LCCOMB_X17_Y5_N10
cycloneii_lcell_comb \RF~13 (
// Equation(s):
// \RF~13_combout  = (\WriteData~combout [1] & (!\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & \WriteAddr~combout [2])))

	.dataa(\WriteData~combout [1]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF~13 .lut_mask = 16'h2000;
defparam \RF~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N11
cycloneii_lcell_ff \RF[4][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][1]~regout ));

// Location: LCCOMB_X17_Y5_N8
cycloneii_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][1]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][1]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][1]~regout ),
	.datad(\RF[4][1]~regout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hC480;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneii_lcell_comb \RF~15 (
// Equation(s):
// \RF~15_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [1])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [1]),
	.cin(gnd),
	.combout(\RF~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF~15 .lut_mask = 16'h2000;
defparam \RF~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneii_lcell_comb \RF[1][25]~8 (
// Equation(s):
// \RF[1][25]~8_combout  = ((\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & !\WriteAddr~combout [2]))) # (!\reset~combout )

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\reset~combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF[1][25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF[1][25]~8 .lut_mask = 16'h0F8F;
defparam \RF[1][25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N1
cycloneii_lcell_ff \RF[1][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][1]~regout ));

// Location: LCCOMB_X15_Y7_N4
cycloneii_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\RsAddr~combout [0] & (((\RF[1][1]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][1]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][1]~regout ),
	.datab(\RF[1][1]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hF0CA;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneii_lcell_comb \RF~14 (
// Equation(s):
// \RF~14_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [1] & (!\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [1]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF~14 .lut_mask = 16'h0400;
defparam \RF~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N13
cycloneii_lcell_ff \RF[2][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][1]~regout ));

// Location: LCCOMB_X18_Y8_N24
cycloneii_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\Mux30~1_combout  & ((\RF[3][1]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux30~1_combout  & (((\RF[2][1]~regout  & \RsAddr~combout [1]))))

	.dataa(\RF[3][1]~regout ),
	.datab(\Mux30~1_combout ),
	.datac(\RF[2][1]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hB8CC;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneii_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\Mux30~0_combout ) # ((!\RsAddr~combout [2] & \Mux30~2_combout ))

	.dataa(\Mux30~0_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux30~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hBABA;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[2]));
// synopsys translate_off
defparam \WriteData[2]~I .input_async_reset = "none";
defparam \WriteData[2]~I .input_power_up = "low";
defparam \WriteData[2]~I .input_register_mode = "none";
defparam \WriteData[2]~I .input_sync_reset = "none";
defparam \WriteData[2]~I .oe_async_reset = "none";
defparam \WriteData[2]~I .oe_power_up = "low";
defparam \WriteData[2]~I .oe_register_mode = "none";
defparam \WriteData[2]~I .oe_sync_reset = "none";
defparam \WriteData[2]~I .operation_mode = "input";
defparam \WriteData[2]~I .output_async_reset = "none";
defparam \WriteData[2]~I .output_power_up = "low";
defparam \WriteData[2]~I .output_register_mode = "none";
defparam \WriteData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X17_Y5_N13
cycloneii_lcell_ff \RF[5][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][2]~regout ));

// Location: LCCOMB_X17_Y5_N6
cycloneii_lcell_comb \RF~18 (
// Equation(s):
// \RF~18_combout  = (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & \WriteData~combout [2])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [2]),
	.cin(gnd),
	.combout(\RF~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF~18 .lut_mask = 16'h2000;
defparam \RF~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N7
cycloneii_lcell_ff \RF[4][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][2]~regout ));

// Location: LCCOMB_X17_Y5_N12
cycloneii_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][2]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][2]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][2]~regout ),
	.datad(\RF[4][2]~regout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hC480;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneii_lcell_comb \RF~19 (
// Equation(s):
// \RF~19_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (!\WriteAddr~combout [0] & \WriteData~combout [2])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [2]),
	.cin(gnd),
	.combout(\RF~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF~19 .lut_mask = 16'h0400;
defparam \RF~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N1
cycloneii_lcell_ff \RF[2][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][2]~regout ));

// Location: LCCOMB_X18_Y7_N2
cycloneii_lcell_comb \RF~22 (
// Equation(s):
// \RF~22_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (\WriteAddr~combout [0] & \WriteData~combout [2])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [2]),
	.cin(gnd),
	.combout(\RF~22_combout ),
	.cout());
// synopsys translate_off
defparam \RF~22 .lut_mask = 16'h4000;
defparam \RF~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N3
cycloneii_lcell_ff \RF[3][2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][2]~regout ));

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\Mux29~1_combout  & (((\RF[3][2]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux29~1_combout  & (\RF[2][2]~regout  & ((\RsAddr~combout [1]))))

	.dataa(\Mux29~1_combout ),
	.datab(\RF[2][2]~regout ),
	.datac(\RF[3][2]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hE4AA;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\Mux29~0_combout ) # ((\Mux29~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux29~0_combout ),
	.datab(\Mux29~2_combout ),
	.datac(vcc),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hAAEE;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[3]));
// synopsys translate_off
defparam \WriteData[3]~I .input_async_reset = "none";
defparam \WriteData[3]~I .input_power_up = "low";
defparam \WriteData[3]~I .input_register_mode = "none";
defparam \WriteData[3]~I .input_sync_reset = "none";
defparam \WriteData[3]~I .oe_async_reset = "none";
defparam \WriteData[3]~I .oe_power_up = "low";
defparam \WriteData[3]~I .oe_register_mode = "none";
defparam \WriteData[3]~I .oe_sync_reset = "none";
defparam \WriteData[3]~I .operation_mode = "input";
defparam \WriteData[3]~I .output_async_reset = "none";
defparam \WriteData[3]~I .output_power_up = "low";
defparam \WriteData[3]~I .output_register_mode = "none";
defparam \WriteData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneii_lcell_comb \RF~27 (
// Equation(s):
// \RF~27_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [3] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [3]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~27_combout ),
	.cout());
// synopsys translate_off
defparam \RF~27 .lut_mask = 16'h4000;
defparam \RF~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N15
cycloneii_lcell_ff \RF[3][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][3]~regout ));

// Location: LCCOMB_X18_Y7_N28
cycloneii_lcell_comb \RF~24 (
// Equation(s):
// \RF~24_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [3] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [3]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~24_combout ),
	.cout());
// synopsys translate_off
defparam \RF~24 .lut_mask = 16'h1000;
defparam \RF~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N29
cycloneii_lcell_ff \RF[2][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][3]~regout ));

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\Mux28~1_combout  & ((\RF[3][3]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux28~1_combout  & (((\RsAddr~combout [1] & \RF[2][3]~regout ))))

	.dataa(\Mux28~1_combout ),
	.datab(\RF[3][3]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[2][3]~regout ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hDA8A;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N17
cycloneii_lcell_ff \RF[5][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][3]~regout ));

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \RF~23 (
// Equation(s):
// \RF~23_combout  = (!\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & (\WriteData~combout [3] & \WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\WriteData~combout [3]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~23_combout ),
	.cout());
// synopsys translate_off
defparam \RF~23 .lut_mask = 16'h4000;
defparam \RF~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N3
cycloneii_lcell_ff \RF[4][3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][3]~regout ));

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][3]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][3]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][3]~regout ),
	.datad(\RF[4][3]~regout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hC480;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\Mux28~0_combout ) # ((\Mux28~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux28~2_combout ),
	.datab(\Mux28~0_combout ),
	.datac(vcc),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hCCEE;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[4]));
// synopsys translate_off
defparam \WriteData[4]~I .input_async_reset = "none";
defparam \WriteData[4]~I .input_power_up = "low";
defparam \WriteData[4]~I .input_register_mode = "none";
defparam \WriteData[4]~I .input_sync_reset = "none";
defparam \WriteData[4]~I .oe_async_reset = "none";
defparam \WriteData[4]~I .oe_power_up = "low";
defparam \WriteData[4]~I .oe_register_mode = "none";
defparam \WriteData[4]~I .oe_sync_reset = "none";
defparam \WriteData[4]~I .operation_mode = "input";
defparam \WriteData[4]~I .output_async_reset = "none";
defparam \WriteData[4]~I .output_power_up = "low";
defparam \WriteData[4]~I .output_register_mode = "none";
defparam \WriteData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneii_lcell_comb \RF~31 (
// Equation(s):
// \RF~31_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \WriteData~combout [4])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [4]),
	.cin(gnd),
	.combout(\RF~31_combout ),
	.cout());
// synopsys translate_off
defparam \RF~31 .lut_mask = 16'h0200;
defparam \RF~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
cycloneii_lcell_comb \RF[0][10]~10 (
// Equation(s):
// \RF[0][10]~10_combout  = ((!\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & !\WriteAddr~combout [2]))) # (!\reset~combout )

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\reset~combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF[0][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF[0][10]~10 .lut_mask = 16'h0F4F;
defparam \RF[0][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N15
cycloneii_lcell_ff \RF[0][4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][4]~regout ));

// Location: LCCOMB_X17_Y9_N28
cycloneii_lcell_comb \RF~30 (
// Equation(s):
// \RF~30_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \WriteData~combout [4])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [4]),
	.cin(gnd),
	.combout(\RF~30_combout ),
	.cout());
// synopsys translate_off
defparam \RF~30 .lut_mask = 16'h2000;
defparam \RF~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N29
cycloneii_lcell_ff \RF[1][4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][4]~regout ));

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\RsAddr~combout [0] & (((\RsAddr~combout [1]) # (\RF[1][4]~regout )))) # (!\RsAddr~combout [0] & (\RF[0][4]~regout  & (!\RsAddr~combout [1])))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[0][4]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[1][4]~regout ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hAEA4;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneii_lcell_comb \RF~29 (
// Equation(s):
// \RF~29_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (!\WriteAddr~combout [0] & \WriteData~combout [4])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [4]),
	.cin(gnd),
	.combout(\RF~29_combout ),
	.cout());
// synopsys translate_off
defparam \RF~29 .lut_mask = 16'h0400;
defparam \RF~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N9
cycloneii_lcell_ff \RF[2][4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][4]~regout ));

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\Mux27~1_combout  & ((\RF[3][4]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux27~1_combout  & (((\RsAddr~combout [1] & \RF[2][4]~regout ))))

	.dataa(\RF[3][4]~regout ),
	.datab(\Mux27~1_combout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[2][4]~regout ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hBC8C;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \RF~28 (
// Equation(s):
// \RF~28_combout  = (!\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & (\WriteData~combout [4] & \WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\WriteData~combout [4]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~28_combout ),
	.cout());
// synopsys translate_off
defparam \RF~28 .lut_mask = 16'h4000;
defparam \RF~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \RF[4][4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][4]~regout ));

// Location: LCFF_X18_Y10_N19
cycloneii_lcell_ff \RF[5][4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][4]~regout ));

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][4]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][4]~regout ))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[4][4]~regout ),
	.datac(\RF[5][4]~regout ),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hE400;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\Mux27~0_combout ) # ((\Mux27~2_combout  & !\RsAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux27~2_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux27~0_combout ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hFF0C;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[5]));
// synopsys translate_off
defparam \WriteData[5]~I .input_async_reset = "none";
defparam \WriteData[5]~I .input_power_up = "low";
defparam \WriteData[5]~I .input_register_mode = "none";
defparam \WriteData[5]~I .input_sync_reset = "none";
defparam \WriteData[5]~I .oe_async_reset = "none";
defparam \WriteData[5]~I .oe_power_up = "low";
defparam \WriteData[5]~I .oe_register_mode = "none";
defparam \WriteData[5]~I .oe_sync_reset = "none";
defparam \WriteData[5]~I .operation_mode = "input";
defparam \WriteData[5]~I .output_async_reset = "none";
defparam \WriteData[5]~I .output_power_up = "low";
defparam \WriteData[5]~I .output_register_mode = "none";
defparam \WriteData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y9_N17
cycloneii_lcell_ff \RF[5][5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][5]~regout ));

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][5]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][5]~regout ))))

	.dataa(\RF[4][5]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[5][5]~regout ),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hE200;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneii_lcell_comb \RF~37 (
// Equation(s):
// \RF~37_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [5] & (\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [5]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~37_combout ),
	.cout());
// synopsys translate_off
defparam \RF~37 .lut_mask = 16'h4000;
defparam \RF~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N31
cycloneii_lcell_ff \RF[3][5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][5]~regout ));

// Location: LCCOMB_X17_Y9_N26
cycloneii_lcell_comb \RF~36 (
// Equation(s):
// \RF~36_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [5])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [5]),
	.cin(gnd),
	.combout(\RF~36_combout ),
	.cout());
// synopsys translate_off
defparam \RF~36 .lut_mask = 16'h1000;
defparam \RF~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N27
cycloneii_lcell_ff \RF[0][5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][5]~regout ));

// Location: LCCOMB_X18_Y9_N26
cycloneii_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\RsAddr~combout [0] & ((\RF[1][5]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((!\RsAddr~combout [1] & \RF[0][5]~regout ))))

	.dataa(\RF[1][5]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[0][5]~regout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hCBC8;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\RsAddr~combout [1] & ((\Mux26~1_combout  & ((\RF[3][5]~regout ))) # (!\Mux26~1_combout  & (\RF[2][5]~regout )))) # (!\RsAddr~combout [1] & (((\Mux26~1_combout ))))

	.dataa(\RF[2][5]~regout ),
	.datab(\RF[3][5]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hCFA0;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\Mux26~0_combout ) # ((!\RsAddr~combout [2] & \Mux26~2_combout ))

	.dataa(vcc),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux26~0_combout ),
	.datad(\Mux26~2_combout ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hF3F0;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[6]));
// synopsys translate_off
defparam \WriteData[6]~I .input_async_reset = "none";
defparam \WriteData[6]~I .input_power_up = "low";
defparam \WriteData[6]~I .input_register_mode = "none";
defparam \WriteData[6]~I .input_sync_reset = "none";
defparam \WriteData[6]~I .oe_async_reset = "none";
defparam \WriteData[6]~I .oe_power_up = "low";
defparam \WriteData[6]~I .oe_register_mode = "none";
defparam \WriteData[6]~I .oe_sync_reset = "none";
defparam \WriteData[6]~I .operation_mode = "input";
defparam \WriteData[6]~I .output_async_reset = "none";
defparam \WriteData[6]~I .output_power_up = "low";
defparam \WriteData[6]~I .output_register_mode = "none";
defparam \WriteData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \RF~40 (
// Equation(s):
// \RF~40_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [6] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [6]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~40_combout ),
	.cout());
// synopsys translate_off
defparam \RF~40 .lut_mask = 16'h4000;
defparam \RF~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N9
cycloneii_lcell_ff \RF[1][6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][6]~regout ));

// Location: LCCOMB_X15_Y9_N30
cycloneii_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\RsAddr~combout [0] & (((\RF[1][6]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][6]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][6]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[1][6]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hCCE2;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \RF~39 (
// Equation(s):
// \RF~39_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [6] & (!\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [6]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~39_combout ),
	.cout());
// synopsys translate_off
defparam \RF~39 .lut_mask = 16'h0400;
defparam \RF~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N25
cycloneii_lcell_ff \RF[2][6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][6]~regout ));

// Location: LCCOMB_X15_Y9_N24
cycloneii_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\RsAddr~combout [1] & ((\Mux25~1_combout  & (\RF[3][6]~regout )) # (!\Mux25~1_combout  & ((\RF[2][6]~regout ))))) # (!\RsAddr~combout [1] & (((\Mux25~1_combout ))))

	.dataa(\RF[3][6]~regout ),
	.datab(\RsAddr~combout [1]),
	.datac(\Mux25~1_combout ),
	.datad(\RF[2][6]~regout ),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hBCB0;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \RF~38 (
// Equation(s):
// \RF~38_combout  = (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & (\WriteData~combout [6] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [6]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~38_combout ),
	.cout());
// synopsys translate_off
defparam \RF~38 .lut_mask = 16'h4000;
defparam \RF~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N19
cycloneii_lcell_ff \RF[4][6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][6]~regout ));

// Location: LCFF_X15_Y9_N29
cycloneii_lcell_ff \RF[5][6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][6]~regout ));

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][6]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][6]~regout ))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[4][6]~regout ),
	.datac(\RF[5][6]~regout ),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hE400;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneii_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\Mux25~0_combout ) # ((!\RsAddr~combout [2] & \Mux25~2_combout ))

	.dataa(vcc),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux25~2_combout ),
	.datad(\Mux25~0_combout ),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hFF30;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[7]));
// synopsys translate_off
defparam \WriteData[7]~I .input_async_reset = "none";
defparam \WriteData[7]~I .input_power_up = "low";
defparam \WriteData[7]~I .input_register_mode = "none";
defparam \WriteData[7]~I .input_sync_reset = "none";
defparam \WriteData[7]~I .oe_async_reset = "none";
defparam \WriteData[7]~I .oe_power_up = "low";
defparam \WriteData[7]~I .oe_register_mode = "none";
defparam \WriteData[7]~I .oe_sync_reset = "none";
defparam \WriteData[7]~I .operation_mode = "input";
defparam \WriteData[7]~I .output_async_reset = "none";
defparam \WriteData[7]~I .output_power_up = "low";
defparam \WriteData[7]~I .output_register_mode = "none";
defparam \WriteData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y10_N25
cycloneii_lcell_ff \RF[5][7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][7]~regout ));

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \RF~43 (
// Equation(s):
// \RF~43_combout  = (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & (\WriteData~combout [7] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [7]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~43_combout ),
	.cout());
// synopsys translate_off
defparam \RF~43 .lut_mask = 16'h4000;
defparam \RF~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N15
cycloneii_lcell_ff \RF[4][7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][7]~regout ));

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][7]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][7]~regout )))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[5][7]~regout ),
	.datad(\RF[4][7]~regout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hA280;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \RF~45 (
// Equation(s):
// \RF~45_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [7] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [7]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~45_combout ),
	.cout());
// synopsys translate_off
defparam \RF~45 .lut_mask = 16'h4000;
defparam \RF~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N19
cycloneii_lcell_ff \RF[1][7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][7]~regout ));

// Location: LCCOMB_X13_Y9_N26
cycloneii_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\RsAddr~combout [0] & (((\RF[1][7]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][7]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][7]~regout ),
	.datab(\RF[1][7]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hF0CA;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneii_lcell_comb \RF~44 (
// Equation(s):
// \RF~44_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & \WriteData~combout [7])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [7]),
	.cin(gnd),
	.combout(\RF~44_combout ),
	.cout());
// synopsys translate_off
defparam \RF~44 .lut_mask = 16'h1000;
defparam \RF~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N9
cycloneii_lcell_ff \RF[2][7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][7]~regout ));

// Location: LCCOMB_X13_Y9_N22
cycloneii_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\Mux24~1_combout  & ((\RF[3][7]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux24~1_combout  & (((\RF[2][7]~regout  & \RsAddr~combout [1]))))

	.dataa(\RF[3][7]~regout ),
	.datab(\Mux24~1_combout ),
	.datac(\RF[2][7]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hB8CC;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (\Mux24~0_combout ) # ((!\RsAddr~combout [2] & \Mux24~2_combout ))

	.dataa(\Mux24~0_combout ),
	.datab(vcc),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux24~2_combout ),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hAFAA;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[8]));
// synopsys translate_off
defparam \WriteData[8]~I .input_async_reset = "none";
defparam \WriteData[8]~I .input_power_up = "low";
defparam \WriteData[8]~I .input_register_mode = "none";
defparam \WriteData[8]~I .input_sync_reset = "none";
defparam \WriteData[8]~I .oe_async_reset = "none";
defparam \WriteData[8]~I .oe_power_up = "low";
defparam \WriteData[8]~I .oe_register_mode = "none";
defparam \WriteData[8]~I .oe_sync_reset = "none";
defparam \WriteData[8]~I .operation_mode = "input";
defparam \WriteData[8]~I .output_async_reset = "none";
defparam \WriteData[8]~I .output_power_up = "low";
defparam \WriteData[8]~I .output_register_mode = "none";
defparam \WriteData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y9_N17
cycloneii_lcell_ff \RF[5][8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][8]~regout ));

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \RF~48 (
// Equation(s):
// \RF~48_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [8] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [8]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~48_combout ),
	.cout());
// synopsys translate_off
defparam \RF~48 .lut_mask = 16'h4000;
defparam \RF~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N11
cycloneii_lcell_ff \RF[4][8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][8]~regout ));

// Location: LCCOMB_X12_Y9_N16
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][8]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][8]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][8]~regout ),
	.datad(\RF[4][8]~regout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hC480;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \RF~50 (
// Equation(s):
// \RF~50_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [8] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [8]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~50_combout ),
	.cout());
// synopsys translate_off
defparam \RF~50 .lut_mask = 16'h4000;
defparam \RF~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N29
cycloneii_lcell_ff \RF[1][8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][8]~regout ));

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \RF~51 (
// Equation(s):
// \RF~51_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [8] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [8]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~51_combout ),
	.cout());
// synopsys translate_off
defparam \RF~51 .lut_mask = 16'h0400;
defparam \RF~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N13
cycloneii_lcell_ff \RF[0][8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][8]~regout ));

// Location: LCCOMB_X13_Y9_N10
cycloneii_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\RsAddr~combout [0] & ((\RF[1][8]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((\RF[0][8]~regout  & !\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[1][8]~regout ),
	.datac(\RF[0][8]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hAAD8;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneii_lcell_comb \RF~52 (
// Equation(s):
// \RF~52_combout  = (\WriteData~combout [8] & (\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteData~combout [8]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~52_combout ),
	.cout());
// synopsys translate_off
defparam \RF~52 .lut_mask = 16'h0080;
defparam \RF~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N29
cycloneii_lcell_ff \RF[3][8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][8]~regout ));

// Location: LCCOMB_X12_Y9_N2
cycloneii_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\RsAddr~combout [1] & ((\Mux23~1_combout  & ((\RF[3][8]~regout ))) # (!\Mux23~1_combout  & (\RF[2][8]~regout )))) # (!\RsAddr~combout [1] & (((\Mux23~1_combout ))))

	.dataa(\RF[2][8]~regout ),
	.datab(\RsAddr~combout [1]),
	.datac(\Mux23~1_combout ),
	.datad(\RF[3][8]~regout ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hF838;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneii_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\Mux23~0_combout ) # ((!\RsAddr~combout [2] & \Mux23~2_combout ))

	.dataa(vcc),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux23~0_combout ),
	.datad(\Mux23~2_combout ),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hF3F0;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[9]));
// synopsys translate_off
defparam \WriteData[9]~I .input_async_reset = "none";
defparam \WriteData[9]~I .input_power_up = "low";
defparam \WriteData[9]~I .input_register_mode = "none";
defparam \WriteData[9]~I .input_sync_reset = "none";
defparam \WriteData[9]~I .oe_async_reset = "none";
defparam \WriteData[9]~I .oe_power_up = "low";
defparam \WriteData[9]~I .oe_register_mode = "none";
defparam \WriteData[9]~I .oe_sync_reset = "none";
defparam \WriteData[9]~I .operation_mode = "input";
defparam \WriteData[9]~I .output_async_reset = "none";
defparam \WriteData[9]~I .output_power_up = "low";
defparam \WriteData[9]~I .output_register_mode = "none";
defparam \WriteData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y9_N23
cycloneii_lcell_ff \RF[5][9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][9]~regout ));

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \RF~53 (
// Equation(s):
// \RF~53_combout  = (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & (\WriteData~combout [9] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [9]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~53_combout ),
	.cout());
// synopsys translate_off
defparam \RF~53 .lut_mask = 16'h4000;
defparam \RF~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N23
cycloneii_lcell_ff \RF[4][9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][9]~regout ));

// Location: LCCOMB_X12_Y9_N22
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][9]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][9]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][9]~regout ),
	.datad(\RF[4][9]~regout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hC480;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \RF~55 (
// Equation(s):
// \RF~55_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [9] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [9]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~55_combout ),
	.cout());
// synopsys translate_off
defparam \RF~55 .lut_mask = 16'h4000;
defparam \RF~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N1
cycloneii_lcell_ff \RF[1][9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][9]~regout ));

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \RF~56 (
// Equation(s):
// \RF~56_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [9] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [9]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~56_combout ),
	.cout());
// synopsys translate_off
defparam \RF~56 .lut_mask = 16'h1000;
defparam \RF~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N17
cycloneii_lcell_ff \RF[0][9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][9]~regout ));

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\RsAddr~combout [0] & ((\RF[1][9]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((!\RsAddr~combout [1] & \RF[0][9]~regout ))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[1][9]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[0][9]~regout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hADA8;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneii_lcell_comb \RF~57 (
// Equation(s):
// \RF~57_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [9] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [9]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~57_combout ),
	.cout());
// synopsys translate_off
defparam \RF~57 .lut_mask = 16'h0800;
defparam \RF~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N1
cycloneii_lcell_ff \RF[3][9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][9]~regout ));

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \RF~54 (
// Equation(s):
// \RF~54_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [9] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [9]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~54_combout ),
	.cout());
// synopsys translate_off
defparam \RF~54 .lut_mask = 16'h1000;
defparam \RF~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N31
cycloneii_lcell_ff \RF[2][9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][9]~regout ));

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\RsAddr~combout [1] & ((\Mux22~1_combout  & (\RF[3][9]~regout )) # (!\Mux22~1_combout  & ((\RF[2][9]~regout ))))) # (!\RsAddr~combout [1] & (\Mux22~1_combout ))

	.dataa(\RsAddr~combout [1]),
	.datab(\Mux22~1_combout ),
	.datac(\RF[3][9]~regout ),
	.datad(\RF[2][9]~regout ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hE6C4;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (\Mux22~0_combout ) # ((!\RsAddr~combout [2] & \Mux22~2_combout ))

	.dataa(\Mux22~0_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(vcc),
	.datad(\Mux22~2_combout ),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'hBBAA;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[10]));
// synopsys translate_off
defparam \WriteData[10]~I .input_async_reset = "none";
defparam \WriteData[10]~I .input_power_up = "low";
defparam \WriteData[10]~I .input_register_mode = "none";
defparam \WriteData[10]~I .input_sync_reset = "none";
defparam \WriteData[10]~I .oe_async_reset = "none";
defparam \WriteData[10]~I .oe_power_up = "low";
defparam \WriteData[10]~I .oe_register_mode = "none";
defparam \WriteData[10]~I .oe_sync_reset = "none";
defparam \WriteData[10]~I .operation_mode = "input";
defparam \WriteData[10]~I .output_async_reset = "none";
defparam \WriteData[10]~I .output_power_up = "low";
defparam \WriteData[10]~I .output_register_mode = "none";
defparam \WriteData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y10_N29
cycloneii_lcell_ff \RF[5][10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][10]~regout ));

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \RF~58 (
// Equation(s):
// \RF~58_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [10] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [10]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~58_combout ),
	.cout());
// synopsys translate_off
defparam \RF~58 .lut_mask = 16'h4000;
defparam \RF~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N27
cycloneii_lcell_ff \RF[4][10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][10]~regout ));

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][10]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][10]~regout )))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[5][10]~regout ),
	.datad(\RF[4][10]~regout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hA280;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneii_lcell_comb \RF~62 (
// Equation(s):
// \RF~62_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [10] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [10]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~62_combout ),
	.cout());
// synopsys translate_off
defparam \RF~62 .lut_mask = 16'h0800;
defparam \RF~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N3
cycloneii_lcell_ff \RF[3][10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][10]~regout ));

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \RF~59 (
// Equation(s):
// \RF~59_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [10] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [10]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~59_combout ),
	.cout());
// synopsys translate_off
defparam \RF~59 .lut_mask = 16'h1000;
defparam \RF~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N15
cycloneii_lcell_ff \RF[2][10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][10]~regout ));

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \RF~60 (
// Equation(s):
// \RF~60_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [10] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [10]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~60_combout ),
	.cout());
// synopsys translate_off
defparam \RF~60 .lut_mask = 16'h4000;
defparam \RF~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N17
cycloneii_lcell_ff \RF[1][10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][10]~regout ));

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \RF~61 (
// Equation(s):
// \RF~61_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [10] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [10]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~61_combout ),
	.cout());
// synopsys translate_off
defparam \RF~61 .lut_mask = 16'h0400;
defparam \RF~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N5
cycloneii_lcell_ff \RF[0][10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][10]~regout ));

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\RsAddr~combout [1] & (\RsAddr~combout [0])) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & (\RF[1][10]~regout )) # (!\RsAddr~combout [0] & ((\RF[0][10]~regout )))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[1][10]~regout ),
	.datad(\RF[0][10]~regout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hD9C8;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\RsAddr~combout [1] & ((\Mux21~1_combout  & (\RF[3][10]~regout )) # (!\Mux21~1_combout  & ((\RF[2][10]~regout ))))) # (!\RsAddr~combout [1] & (((\Mux21~1_combout ))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[3][10]~regout ),
	.datac(\RF[2][10]~regout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hDDA0;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneii_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (\Mux21~0_combout ) # ((!\RsAddr~combout [2] & \Mux21~2_combout ))

	.dataa(vcc),
	.datab(\Mux21~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux21~2_combout ),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'hCFCC;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[11]));
// synopsys translate_off
defparam \WriteData[11]~I .input_async_reset = "none";
defparam \WriteData[11]~I .input_power_up = "low";
defparam \WriteData[11]~I .input_register_mode = "none";
defparam \WriteData[11]~I .input_sync_reset = "none";
defparam \WriteData[11]~I .oe_async_reset = "none";
defparam \WriteData[11]~I .oe_power_up = "low";
defparam \WriteData[11]~I .oe_register_mode = "none";
defparam \WriteData[11]~I .oe_sync_reset = "none";
defparam \WriteData[11]~I .operation_mode = "input";
defparam \WriteData[11]~I .output_async_reset = "none";
defparam \WriteData[11]~I .output_power_up = "low";
defparam \WriteData[11]~I .output_register_mode = "none";
defparam \WriteData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y10_N1
cycloneii_lcell_ff \RF[5][11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][11]~regout ));

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \RF~63 (
// Equation(s):
// \RF~63_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [11] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [11]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~63_combout ),
	.cout());
// synopsys translate_off
defparam \RF~63 .lut_mask = 16'h4000;
defparam \RF~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N31
cycloneii_lcell_ff \RF[4][11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][11]~regout ));

// Location: LCCOMB_X13_Y10_N0
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][11]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][11]~regout )))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[5][11]~regout ),
	.datad(\RF[4][11]~regout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hA280;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneii_lcell_comb \RF~67 (
// Equation(s):
// \RF~67_combout  = (\WriteData~combout [11] & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \RF[3][26]~4_combout )))

	.dataa(\WriteData~combout [11]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~67_combout ),
	.cout());
// synopsys translate_off
defparam \RF~67 .lut_mask = 16'h2000;
defparam \RF~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N3
cycloneii_lcell_ff \RF[3][11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][11]~regout ));

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \RF~65 (
// Equation(s):
// \RF~65_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [11] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [11]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~65_combout ),
	.cout());
// synopsys translate_off
defparam \RF~65 .lut_mask = 16'h4000;
defparam \RF~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N23
cycloneii_lcell_ff \RF[1][11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][11]~regout ));

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\RsAddr~combout [0] & (((\RF[1][11]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][11]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][11]~regout ),
	.datab(\RF[1][11]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hF0CA;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneii_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (\Mux20~1_combout  & (((\RF[3][11]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux20~1_combout  & (\RF[2][11]~regout  & ((\RsAddr~combout [1]))))

	.dataa(\RF[2][11]~regout ),
	.datab(\RF[3][11]~regout ),
	.datac(\Mux20~1_combout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'hCAF0;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneii_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (\Mux20~0_combout ) # ((!\RsAddr~combout [2] & \Mux20~2_combout ))

	.dataa(vcc),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux20~0_combout ),
	.datad(\Mux20~2_combout ),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'hF3F0;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[12]));
// synopsys translate_off
defparam \WriteData[12]~I .input_async_reset = "none";
defparam \WriteData[12]~I .input_power_up = "low";
defparam \WriteData[12]~I .input_register_mode = "none";
defparam \WriteData[12]~I .input_sync_reset = "none";
defparam \WriteData[12]~I .oe_async_reset = "none";
defparam \WriteData[12]~I .oe_power_up = "low";
defparam \WriteData[12]~I .oe_register_mode = "none";
defparam \WriteData[12]~I .oe_sync_reset = "none";
defparam \WriteData[12]~I .operation_mode = "input";
defparam \WriteData[12]~I .output_async_reset = "none";
defparam \WriteData[12]~I .output_power_up = "low";
defparam \WriteData[12]~I .output_register_mode = "none";
defparam \WriteData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneii_lcell_comb \RF~72 (
// Equation(s):
// \RF~72_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & \WriteData~combout [12])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [12]),
	.cin(gnd),
	.combout(\RF~72_combout ),
	.cout());
// synopsys translate_off
defparam \RF~72 .lut_mask = 16'h4000;
defparam \RF~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N19
cycloneii_lcell_ff \RF[3][12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][12]~regout ));

// Location: LCCOMB_X15_Y5_N2
cycloneii_lcell_comb \RF~71 (
// Equation(s):
// \RF~71_combout  = (\WriteData~combout [12] & (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [12]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~71_combout ),
	.cout());
// synopsys translate_off
defparam \RF~71 .lut_mask = 16'h0200;
defparam \RF~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N3
cycloneii_lcell_ff \RF[0][12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][12]~regout ));

// Location: LCCOMB_X13_Y9_N16
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\RsAddr~combout [0] & ((\RF[1][12]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((\RF[0][12]~regout  & !\RsAddr~combout [1]))))

	.dataa(\RF[1][12]~regout ),
	.datab(\RF[0][12]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hF0AC;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneii_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\Mux19~1_combout  & (((\RF[3][12]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux19~1_combout  & (\RF[2][12]~regout  & ((\RsAddr~combout [1]))))

	.dataa(\RF[2][12]~regout ),
	.datab(\RF[3][12]~regout ),
	.datac(\Mux19~1_combout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hCAF0;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \RF~68 (
// Equation(s):
// \RF~68_combout  = (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & (\WriteData~combout [12] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [12]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~68_combout ),
	.cout());
// synopsys translate_off
defparam \RF~68 .lut_mask = 16'h4000;
defparam \RF~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N3
cycloneii_lcell_ff \RF[4][12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][12]~regout ));

// Location: LCFF_X13_Y10_N11
cycloneii_lcell_ff \RF[5][12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][12]~regout ));

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][12]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][12]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][12]~regout ),
	.datac(\RF[5][12]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hA088;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\Mux19~0_combout ) # ((\Mux19~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux19~2_combout ),
	.datab(vcc),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hFF0A;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[13]));
// synopsys translate_off
defparam \WriteData[13]~I .input_async_reset = "none";
defparam \WriteData[13]~I .input_power_up = "low";
defparam \WriteData[13]~I .input_register_mode = "none";
defparam \WriteData[13]~I .input_sync_reset = "none";
defparam \WriteData[13]~I .oe_async_reset = "none";
defparam \WriteData[13]~I .oe_power_up = "low";
defparam \WriteData[13]~I .oe_register_mode = "none";
defparam \WriteData[13]~I .oe_sync_reset = "none";
defparam \WriteData[13]~I .operation_mode = "input";
defparam \WriteData[13]~I .output_async_reset = "none";
defparam \WriteData[13]~I .output_power_up = "low";
defparam \WriteData[13]~I .output_register_mode = "none";
defparam \WriteData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
cycloneii_lcell_comb \RF~76 (
// Equation(s):
// \RF~76_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [13] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [13]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~76_combout ),
	.cout());
// synopsys translate_off
defparam \RF~76 .lut_mask = 16'h1000;
defparam \RF~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N23
cycloneii_lcell_ff \RF[0][13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][13]~regout ));

// Location: LCCOMB_X15_Y5_N28
cycloneii_lcell_comb \RF~75 (
// Equation(s):
// \RF~75_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [13] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [13]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~75_combout ),
	.cout());
// synopsys translate_off
defparam \RF~75 .lut_mask = 16'h4000;
defparam \RF~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N29
cycloneii_lcell_ff \RF[1][13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][13]~regout ));

// Location: LCCOMB_X15_Y5_N0
cycloneii_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\RsAddr~combout [1] & (((\RsAddr~combout [0])))) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & ((\RF[1][13]~regout ))) # (!\RsAddr~combout [0] & (\RF[0][13]~regout ))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[0][13]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RF[1][13]~regout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hF4A4;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneii_lcell_comb \RF~77 (
// Equation(s):
// \RF~77_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [13] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [13]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~77_combout ),
	.cout());
// synopsys translate_off
defparam \RF~77 .lut_mask = 16'h0800;
defparam \RF~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N15
cycloneii_lcell_ff \RF[3][13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][13]~regout ));

// Location: LCCOMB_X15_Y5_N10
cycloneii_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\Mux18~1_combout  & (((\RF[3][13]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux18~1_combout  & (\RF[2][13]~regout  & ((\RsAddr~combout [1]))))

	.dataa(\RF[2][13]~regout ),
	.datab(\Mux18~1_combout ),
	.datac(\RF[3][13]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hE2CC;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N25
cycloneii_lcell_ff \RF[5][13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][13]~regout ));

// Location: LCCOMB_X17_Y5_N26
cycloneii_lcell_comb \RF~73 (
// Equation(s):
// \RF~73_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \WriteData~combout [13])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\WriteData~combout [13]),
	.cin(gnd),
	.combout(\RF~73_combout ),
	.cout());
// synopsys translate_off
defparam \RF~73 .lut_mask = 16'h2000;
defparam \RF~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N27
cycloneii_lcell_ff \RF[4][13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][13]~regout ));

// Location: LCCOMB_X17_Y5_N24
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][13]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][13]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][13]~regout ),
	.datad(\RF[4][13]~regout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hC480;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneii_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Mux18~0_combout ) # ((\Mux18~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux18~2_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(vcc),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hFF22;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[14]));
// synopsys translate_off
defparam \WriteData[14]~I .input_async_reset = "none";
defparam \WriteData[14]~I .input_power_up = "low";
defparam \WriteData[14]~I .input_register_mode = "none";
defparam \WriteData[14]~I .input_sync_reset = "none";
defparam \WriteData[14]~I .oe_async_reset = "none";
defparam \WriteData[14]~I .oe_power_up = "low";
defparam \WriteData[14]~I .oe_register_mode = "none";
defparam \WriteData[14]~I .oe_sync_reset = "none";
defparam \WriteData[14]~I .operation_mode = "input";
defparam \WriteData[14]~I .output_async_reset = "none";
defparam \WriteData[14]~I .output_power_up = "low";
defparam \WriteData[14]~I .output_register_mode = "none";
defparam \WriteData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneii_lcell_comb \RF~82 (
// Equation(s):
// \RF~82_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [14] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [14]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~82_combout ),
	.cout());
// synopsys translate_off
defparam \RF~82 .lut_mask = 16'h0800;
defparam \RF~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N19
cycloneii_lcell_ff \RF[3][14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][14]~regout ));

// Location: LCCOMB_X15_Y5_N30
cycloneii_lcell_comb \RF~81 (
// Equation(s):
// \RF~81_combout  = (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & (!\WriteAddr~combout [0] & \WriteData~combout [14])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [14]),
	.cin(gnd),
	.combout(\RF~81_combout ),
	.cout());
// synopsys translate_off
defparam \RF~81 .lut_mask = 16'h0400;
defparam \RF~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N31
cycloneii_lcell_ff \RF[0][14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][14]~regout ));

// Location: LCCOMB_X15_Y5_N4
cycloneii_lcell_comb \RF~80 (
// Equation(s):
// \RF~80_combout  = (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & (\WriteAddr~combout [0] & \WriteData~combout [14])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [14]),
	.cin(gnd),
	.combout(\RF~80_combout ),
	.cout());
// synopsys translate_off
defparam \RF~80 .lut_mask = 16'h4000;
defparam \RF~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N5
cycloneii_lcell_ff \RF[1][14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][14]~regout ));

// Location: LCCOMB_X15_Y5_N24
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\RsAddr~combout [0] & (((\RF[1][14]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][14]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[0][14]~regout ),
	.datac(\RF[1][14]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hAAE4;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneii_lcell_comb \RF~79 (
// Equation(s):
// \RF~79_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [14] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [14]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~79_combout ),
	.cout());
// synopsys translate_off
defparam \RF~79 .lut_mask = 16'h0400;
defparam \RF~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N25
cycloneii_lcell_ff \RF[2][14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][14]~regout ));

// Location: LCCOMB_X15_Y5_N26
cycloneii_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\RsAddr~combout [1] & ((\Mux17~1_combout  & (\RF[3][14]~regout )) # (!\Mux17~1_combout  & ((\RF[2][14]~regout ))))) # (!\RsAddr~combout [1] & (((\Mux17~1_combout ))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[3][14]~regout ),
	.datac(\Mux17~1_combout ),
	.datad(\RF[2][14]~regout ),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hDAD0;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N21
cycloneii_lcell_ff \RF[5][14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][14]~regout ));

// Location: LCCOMB_X17_Y5_N30
cycloneii_lcell_comb \RF~78 (
// Equation(s):
// \RF~78_combout  = (\RF[5][0]~0_combout  & (!\WriteAddr~combout [0] & (\WriteData~combout [14] & \WriteAddr~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [14]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~78_combout ),
	.cout());
// synopsys translate_off
defparam \RF~78 .lut_mask = 16'h2000;
defparam \RF~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N31
cycloneii_lcell_ff \RF[4][14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][14]~regout ));

// Location: LCCOMB_X17_Y5_N20
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][14]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][14]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][14]~regout ),
	.datad(\RF[4][14]~regout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hC480;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneii_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Mux17~0_combout ) # ((\Mux17~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux17~2_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux17~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hF2F2;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[15]));
// synopsys translate_off
defparam \WriteData[15]~I .input_async_reset = "none";
defparam \WriteData[15]~I .input_power_up = "low";
defparam \WriteData[15]~I .input_register_mode = "none";
defparam \WriteData[15]~I .input_sync_reset = "none";
defparam \WriteData[15]~I .oe_async_reset = "none";
defparam \WriteData[15]~I .oe_power_up = "low";
defparam \WriteData[15]~I .oe_register_mode = "none";
defparam \WriteData[15]~I .oe_sync_reset = "none";
defparam \WriteData[15]~I .operation_mode = "input";
defparam \WriteData[15]~I .output_async_reset = "none";
defparam \WriteData[15]~I .output_power_up = "low";
defparam \WriteData[15]~I .output_register_mode = "none";
defparam \WriteData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneii_lcell_comb \RF~87 (
// Equation(s):
// \RF~87_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [15] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [15]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~87_combout ),
	.cout());
// synopsys translate_off
defparam \RF~87 .lut_mask = 16'h0800;
defparam \RF~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N23
cycloneii_lcell_ff \RF[3][15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][15]~regout ));

// Location: LCCOMB_X14_Y5_N20
cycloneii_lcell_comb \RF~84 (
// Equation(s):
// \RF~84_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [15] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [15]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~84_combout ),
	.cout());
// synopsys translate_off
defparam \RF~84 .lut_mask = 16'h0400;
defparam \RF~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N21
cycloneii_lcell_ff \RF[2][15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][15]~regout ));

// Location: LCCOMB_X15_Y5_N20
cycloneii_lcell_comb \RF~85 (
// Equation(s):
// \RF~85_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [15] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [15]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~85_combout ),
	.cout());
// synopsys translate_off
defparam \RF~85 .lut_mask = 16'h4000;
defparam \RF~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N21
cycloneii_lcell_ff \RF[1][15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][15]~regout ));

// Location: LCCOMB_X18_Y5_N8
cycloneii_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\RsAddr~combout [0] & (((\RF[1][15]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][15]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][15]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[1][15]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hCCE2;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneii_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\RsAddr~combout [1] & ((\Mux16~1_combout  & (\RF[3][15]~regout )) # (!\Mux16~1_combout  & ((\RF[2][15]~regout ))))) # (!\RsAddr~combout [1] & (((\Mux16~1_combout ))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[3][15]~regout ),
	.datac(\RF[2][15]~regout ),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hDDA0;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneii_lcell_comb \RF~83 (
// Equation(s):
// \RF~83_combout  = (\WriteData~combout [15] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [15]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~83_combout ),
	.cout());
// synopsys translate_off
defparam \RF~83 .lut_mask = 16'h2000;
defparam \RF~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N15
cycloneii_lcell_ff \RF[4][15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][15]~regout ));

// Location: LCFF_X18_Y5_N5
cycloneii_lcell_ff \RF[5][15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][15]~regout ));

// Location: LCCOMB_X18_Y5_N4
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][15]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][15]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][15]~regout ),
	.datac(\RF[5][15]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hA088;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneii_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\Mux16~0_combout ) # ((\Mux16~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux16~2_combout ),
	.datab(\Mux16~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hCECE;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[16]));
// synopsys translate_off
defparam \WriteData[16]~I .input_async_reset = "none";
defparam \WriteData[16]~I .input_power_up = "low";
defparam \WriteData[16]~I .input_register_mode = "none";
defparam \WriteData[16]~I .input_sync_reset = "none";
defparam \WriteData[16]~I .oe_async_reset = "none";
defparam \WriteData[16]~I .oe_power_up = "low";
defparam \WriteData[16]~I .oe_register_mode = "none";
defparam \WriteData[16]~I .oe_sync_reset = "none";
defparam \WriteData[16]~I .operation_mode = "input";
defparam \WriteData[16]~I .output_async_reset = "none";
defparam \WriteData[16]~I .output_power_up = "low";
defparam \WriteData[16]~I .output_register_mode = "none";
defparam \WriteData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneii_lcell_comb \RF~92 (
// Equation(s):
// \RF~92_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [16] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [16]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~92_combout ),
	.cout());
// synopsys translate_off
defparam \RF~92 .lut_mask = 16'h0800;
defparam \RF~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N31
cycloneii_lcell_ff \RF[3][16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][16]~regout ));

// Location: LCCOMB_X17_Y9_N30
cycloneii_lcell_comb \RF~91 (
// Equation(s):
// \RF~91_combout  = (\RF[5][0]~0_combout  & (\WriteData~combout [16] & (!\WriteAddr~combout [0] & !\WriteAddr~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteData~combout [16]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~91_combout ),
	.cout());
// synopsys translate_off
defparam \RF~91 .lut_mask = 16'h0008;
defparam \RF~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N31
cycloneii_lcell_ff \RF[0][16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][16]~regout ));

// Location: LCCOMB_X14_Y5_N28
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\RsAddr~combout [0] & ((\RF[1][16]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((\RF[0][16]~regout  & !\RsAddr~combout [1]))))

	.dataa(\RF[1][16]~regout ),
	.datab(\RF[0][16]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hF0AC;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\RsAddr~combout [1] & ((\Mux15~1_combout  & ((\RF[3][16]~regout ))) # (!\Mux15~1_combout  & (\RF[2][16]~regout )))) # (!\RsAddr~combout [1] & (((\Mux15~1_combout ))))

	.dataa(\RF[2][16]~regout ),
	.datab(\RF[3][16]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hCFA0;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneii_lcell_comb \RF~88 (
// Equation(s):
// \RF~88_combout  = (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [16] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [16]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~88_combout ),
	.cout());
// synopsys translate_off
defparam \RF~88 .lut_mask = 16'h2000;
defparam \RF~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N27
cycloneii_lcell_ff \RF[4][16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][16]~regout ));

// Location: LCFF_X13_Y6_N17
cycloneii_lcell_ff \RF[5][16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][16]~regout ));

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][16]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][16]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][16]~regout ),
	.datac(\RF[5][16]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hA088;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~0_combout ) # ((\Mux15~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux15~2_combout ),
	.datab(\Mux15~0_combout ),
	.datac(vcc),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hCCEE;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[17]));
// synopsys translate_off
defparam \WriteData[17]~I .input_async_reset = "none";
defparam \WriteData[17]~I .input_power_up = "low";
defparam \WriteData[17]~I .input_register_mode = "none";
defparam \WriteData[17]~I .input_sync_reset = "none";
defparam \WriteData[17]~I .oe_async_reset = "none";
defparam \WriteData[17]~I .oe_power_up = "low";
defparam \WriteData[17]~I .oe_register_mode = "none";
defparam \WriteData[17]~I .oe_sync_reset = "none";
defparam \WriteData[17]~I .operation_mode = "input";
defparam \WriteData[17]~I .output_async_reset = "none";
defparam \WriteData[17]~I .output_power_up = "low";
defparam \WriteData[17]~I .output_register_mode = "none";
defparam \WriteData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \RF~93 (
// Equation(s):
// \RF~93_combout  = (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [17] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [17]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~93_combout ),
	.cout());
// synopsys translate_off
defparam \RF~93 .lut_mask = 16'h2000;
defparam \RF~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N25
cycloneii_lcell_ff \RF[4][17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][17]~regout ));

// Location: LCFF_X13_Y6_N15
cycloneii_lcell_ff \RF[5][17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][17]~regout ));

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][17]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][17]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][17]~regout ),
	.datac(\RF[5][17]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hA088;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \RF~97 (
// Equation(s):
// \RF~97_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [17] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [17]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~97_combout ),
	.cout());
// synopsys translate_off
defparam \RF~97 .lut_mask = 16'h0800;
defparam \RF~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N29
cycloneii_lcell_ff \RF[3][17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][17]~regout ));

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \RF~94 (
// Equation(s):
// \RF~94_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [17] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [17]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~94_combout ),
	.cout());
// synopsys translate_off
defparam \RF~94 .lut_mask = 16'h0400;
defparam \RF~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N17
cycloneii_lcell_ff \RF[2][17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][17]~regout ));

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\Mux14~1_combout  & ((\RF[3][17]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux14~1_combout  & (((\RF[2][17]~regout  & \RsAddr~combout [1]))))

	.dataa(\Mux14~1_combout ),
	.datab(\RF[3][17]~regout ),
	.datac(\RF[2][17]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hD8AA;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\Mux14~0_combout ) # ((!\RsAddr~combout [2] & \Mux14~2_combout ))

	.dataa(\RsAddr~combout [2]),
	.datab(vcc),
	.datac(\Mux14~0_combout ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hF5F0;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneii_lcell_comb \RF~98 (
// Equation(s):
// \RF~98_combout  = (\WriteData~combout [18] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [18]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~98_combout ),
	.cout());
// synopsys translate_off
defparam \RF~98 .lut_mask = 16'h2000;
defparam \RF~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N31
cycloneii_lcell_ff \RF[4][18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][18]~regout ));

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[18]));
// synopsys translate_off
defparam \WriteData[18]~I .input_async_reset = "none";
defparam \WriteData[18]~I .input_power_up = "low";
defparam \WriteData[18]~I .input_register_mode = "none";
defparam \WriteData[18]~I .input_sync_reset = "none";
defparam \WriteData[18]~I .oe_async_reset = "none";
defparam \WriteData[18]~I .oe_power_up = "low";
defparam \WriteData[18]~I .oe_register_mode = "none";
defparam \WriteData[18]~I .oe_sync_reset = "none";
defparam \WriteData[18]~I .operation_mode = "input";
defparam \WriteData[18]~I .output_async_reset = "none";
defparam \WriteData[18]~I .output_power_up = "low";
defparam \WriteData[18]~I .output_register_mode = "none";
defparam \WriteData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y6_N13
cycloneii_lcell_ff \RF[5][18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][18]~regout ));

// Location: LCCOMB_X13_Y6_N12
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][18]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][18]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][18]~regout ),
	.datac(\RF[5][18]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hA088;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneii_lcell_comb \RF~100 (
// Equation(s):
// \RF~100_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [18])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [18]),
	.cin(gnd),
	.combout(\RF~100_combout ),
	.cout());
// synopsys translate_off
defparam \RF~100 .lut_mask = 16'h2000;
defparam \RF~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N17
cycloneii_lcell_ff \RF[1][18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~100_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][18]~regout ));

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\RsAddr~combout [0] & (((\RF[1][18]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][18]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RF[0][18]~regout ),
	.datab(\RF[1][18]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hF0CA;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \RF~99 (
// Equation(s):
// \RF~99_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [18] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [18]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~99_combout ),
	.cout());
// synopsys translate_off
defparam \RF~99 .lut_mask = 16'h0400;
defparam \RF~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N25
cycloneii_lcell_ff \RF[2][18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][18]~regout ));

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\Mux13~1_combout  & ((\RF[3][18]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux13~1_combout  & (((\RF[2][18]~regout  & \RsAddr~combout [1]))))

	.dataa(\RF[3][18]~regout ),
	.datab(\Mux13~1_combout ),
	.datac(\RF[2][18]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hB8CC;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\Mux13~0_combout ) # ((\Mux13~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux13~0_combout ),
	.datab(\Mux13~2_combout ),
	.datac(vcc),
	.datad(\RsAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hAAEE;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[19]));
// synopsys translate_off
defparam \WriteData[19]~I .input_async_reset = "none";
defparam \WriteData[19]~I .input_power_up = "low";
defparam \WriteData[19]~I .input_register_mode = "none";
defparam \WriteData[19]~I .input_sync_reset = "none";
defparam \WriteData[19]~I .oe_async_reset = "none";
defparam \WriteData[19]~I .oe_power_up = "low";
defparam \WriteData[19]~I .oe_register_mode = "none";
defparam \WriteData[19]~I .oe_sync_reset = "none";
defparam \WriteData[19]~I .operation_mode = "input";
defparam \WriteData[19]~I .output_async_reset = "none";
defparam \WriteData[19]~I .output_power_up = "low";
defparam \WriteData[19]~I .output_register_mode = "none";
defparam \WriteData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \RF~107 (
// Equation(s):
// \RF~107_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [19] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [19]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~107_combout ),
	.cout());
// synopsys translate_off
defparam \RF~107 .lut_mask = 16'h0800;
defparam \RF~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N3
cycloneii_lcell_ff \RF[3][19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~107_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][19]~regout ));

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \RF~104 (
// Equation(s):
// \RF~104_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [19] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [19]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~104_combout ),
	.cout());
// synopsys translate_off
defparam \RF~104 .lut_mask = 16'h0400;
defparam \RF~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N9
cycloneii_lcell_ff \RF[2][19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~104_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][19]~regout ));

// Location: LCCOMB_X15_Y9_N14
cycloneii_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Mux12~1_combout  & (((\RF[3][19]~regout )) # (!\RsAddr~combout [1]))) # (!\Mux12~1_combout  & (\RsAddr~combout [1] & ((\RF[2][19]~regout ))))

	.dataa(\Mux12~1_combout ),
	.datab(\RsAddr~combout [1]),
	.datac(\RF[3][19]~regout ),
	.datad(\RF[2][19]~regout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hE6A2;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N13
cycloneii_lcell_ff \RF[5][19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][19]~regout ));

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][19]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][19]~regout ))))

	.dataa(\RF[4][19]~regout ),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][19]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hC088;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N0
cycloneii_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\Mux12~0_combout ) # ((!\RsAddr~combout [2] & \Mux12~2_combout ))

	.dataa(vcc),
	.datab(\RsAddr~combout [2]),
	.datac(\Mux12~2_combout ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hFF30;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[20]));
// synopsys translate_off
defparam \WriteData[20]~I .input_async_reset = "none";
defparam \WriteData[20]~I .input_power_up = "low";
defparam \WriteData[20]~I .input_register_mode = "none";
defparam \WriteData[20]~I .input_sync_reset = "none";
defparam \WriteData[20]~I .oe_async_reset = "none";
defparam \WriteData[20]~I .oe_power_up = "low";
defparam \WriteData[20]~I .oe_register_mode = "none";
defparam \WriteData[20]~I .oe_sync_reset = "none";
defparam \WriteData[20]~I .operation_mode = "input";
defparam \WriteData[20]~I .output_async_reset = "none";
defparam \WriteData[20]~I .output_power_up = "low";
defparam \WriteData[20]~I .output_register_mode = "none";
defparam \WriteData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \RF~112 (
// Equation(s):
// \RF~112_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [20] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [20]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~112_combout ),
	.cout());
// synopsys translate_off
defparam \RF~112 .lut_mask = 16'h4000;
defparam \RF~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N3
cycloneii_lcell_ff \RF[3][20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~112_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][20]~regout ));

// Location: LCCOMB_X15_Y7_N2
cycloneii_lcell_comb \RF~111 (
// Equation(s):
// \RF~111_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [20])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [20]),
	.cin(gnd),
	.combout(\RF~111_combout ),
	.cout());
// synopsys translate_off
defparam \RF~111 .lut_mask = 16'h1000;
defparam \RF~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N3
cycloneii_lcell_ff \RF[0][20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~111_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][20]~regout ));

// Location: LCCOMB_X15_Y7_N16
cycloneii_lcell_comb \RF~110 (
// Equation(s):
// \RF~110_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [20])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [20]),
	.cin(gnd),
	.combout(\RF~110_combout ),
	.cout());
// synopsys translate_off
defparam \RF~110 .lut_mask = 16'h2000;
defparam \RF~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N17
cycloneii_lcell_ff \RF[1][20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][20]~regout ));

// Location: LCCOMB_X15_Y7_N28
cycloneii_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\RsAddr~combout [0] & (((\RF[1][20]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][20]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[0][20]~regout ),
	.datac(\RF[1][20]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hAAE4;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneii_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\RsAddr~combout [1] & ((\Mux11~1_combout  & ((\RF[3][20]~regout ))) # (!\Mux11~1_combout  & (\RF[2][20]~regout )))) # (!\RsAddr~combout [1] & (((\Mux11~1_combout ))))

	.dataa(\RF[2][20]~regout ),
	.datab(\RF[3][20]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hCFA0;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N1
cycloneii_lcell_ff \RF[5][20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][20]~regout ));

// Location: LCCOMB_X12_Y8_N0
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][20]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][20]~regout ))))

	.dataa(\RF[4][20]~regout ),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][20]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hC088;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneii_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\Mux11~0_combout ) # ((\Mux11~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux11~2_combout ),
	.datab(vcc),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hFF0A;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneii_lcell_comb \RF~113 (
// Equation(s):
// \RF~113_combout  = (\WriteData~combout [21] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [21]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~113_combout ),
	.cout());
// synopsys translate_off
defparam \RF~113 .lut_mask = 16'h2000;
defparam \RF~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N11
cycloneii_lcell_ff \RF[4][21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~113_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][21]~regout ));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[21]));
// synopsys translate_off
defparam \WriteData[21]~I .input_async_reset = "none";
defparam \WriteData[21]~I .input_power_up = "low";
defparam \WriteData[21]~I .input_register_mode = "none";
defparam \WriteData[21]~I .input_sync_reset = "none";
defparam \WriteData[21]~I .oe_async_reset = "none";
defparam \WriteData[21]~I .oe_power_up = "low";
defparam \WriteData[21]~I .oe_register_mode = "none";
defparam \WriteData[21]~I .oe_sync_reset = "none";
defparam \WriteData[21]~I .operation_mode = "input";
defparam \WriteData[21]~I .output_async_reset = "none";
defparam \WriteData[21]~I .output_power_up = "low";
defparam \WriteData[21]~I .output_register_mode = "none";
defparam \WriteData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y8_N21
cycloneii_lcell_ff \RF[5][21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][21]~regout ));

// Location: LCCOMB_X12_Y8_N20
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][21]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][21]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][21]~regout ),
	.datac(\RF[5][21]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hA088;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \RF~114 (
// Equation(s):
// \RF~114_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [21] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [21]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~114_combout ),
	.cout());
// synopsys translate_off
defparam \RF~114 .lut_mask = 16'h1000;
defparam \RF~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N23
cycloneii_lcell_ff \RF[2][21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~114_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][21]~regout ));

// Location: LCCOMB_X15_Y8_N8
cycloneii_lcell_comb \RF~115 (
// Equation(s):
// \RF~115_combout  = (\WriteAddr~combout [0] & (\RF[5][0]~0_combout  & (\WriteData~combout [21] & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[5][0]~0_combout ),
	.datac(\WriteData~combout [21]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~115_combout ),
	.cout());
// synopsys translate_off
defparam \RF~115 .lut_mask = 16'h0080;
defparam \RF~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N9
cycloneii_lcell_ff \RF[1][21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~115_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][21]~regout ));

// Location: LCCOMB_X14_Y8_N12
cycloneii_lcell_comb \RF~116 (
// Equation(s):
// \RF~116_combout  = (\WriteData~combout [21] & (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [21]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~116_combout ),
	.cout());
// synopsys translate_off
defparam \RF~116 .lut_mask = 16'h0200;
defparam \RF~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N13
cycloneii_lcell_ff \RF[0][21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~116_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][21]~regout ));

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\RsAddr~combout [1] & (((\RsAddr~combout [0])))) # (!\RsAddr~combout [1] & ((\RsAddr~combout [0] & (\RF[1][21]~regout )) # (!\RsAddr~combout [0] & ((\RF[0][21]~regout )))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[1][21]~regout ),
	.datac(\RsAddr~combout [0]),
	.datad(\RF[0][21]~regout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hE5E0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneii_lcell_comb \RF~117 (
// Equation(s):
// \RF~117_combout  = (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & (\WriteData~combout [21] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [21]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~117_combout ),
	.cout());
// synopsys translate_off
defparam \RF~117 .lut_mask = 16'h4000;
defparam \RF~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N19
cycloneii_lcell_ff \RF[3][21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~117_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][21]~regout ));

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\RsAddr~combout [1] & ((\Mux10~1_combout  & ((\RF[3][21]~regout ))) # (!\Mux10~1_combout  & (\RF[2][21]~regout )))) # (!\RsAddr~combout [1] & (((\Mux10~1_combout ))))

	.dataa(\RsAddr~combout [1]),
	.datab(\RF[2][21]~regout ),
	.datac(\Mux10~1_combout ),
	.datad(\RF[3][21]~regout ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hF858;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneii_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\Mux10~0_combout ) # ((!\RsAddr~combout [2] & \Mux10~2_combout ))

	.dataa(vcc),
	.datab(\Mux10~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hCFCC;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[22]));
// synopsys translate_off
defparam \WriteData[22]~I .input_async_reset = "none";
defparam \WriteData[22]~I .input_power_up = "low";
defparam \WriteData[22]~I .input_register_mode = "none";
defparam \WriteData[22]~I .input_sync_reset = "none";
defparam \WriteData[22]~I .oe_async_reset = "none";
defparam \WriteData[22]~I .oe_power_up = "low";
defparam \WriteData[22]~I .oe_register_mode = "none";
defparam \WriteData[22]~I .oe_sync_reset = "none";
defparam \WriteData[22]~I .operation_mode = "input";
defparam \WriteData[22]~I .output_async_reset = "none";
defparam \WriteData[22]~I .output_power_up = "low";
defparam \WriteData[22]~I .output_register_mode = "none";
defparam \WriteData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y8_N9
cycloneii_lcell_ff \RF[5][22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][22]~regout ));

// Location: LCCOMB_X14_Y8_N14
cycloneii_lcell_comb \RF~118 (
// Equation(s):
// \RF~118_combout  = (\WriteData~combout [22] & (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [22]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~118_combout ),
	.cout());
// synopsys translate_off
defparam \RF~118 .lut_mask = 16'h0800;
defparam \RF~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N15
cycloneii_lcell_ff \RF[4][22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~118_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][22]~regout ));

// Location: LCCOMB_X12_Y8_N8
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][22]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][22]~regout )))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[5][22]~regout ),
	.datad(\RF[4][22]~regout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hA280;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
cycloneii_lcell_comb \RF~119 (
// Equation(s):
// \RF~119_combout  = (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & (!\WriteAddr~combout [0] & \WriteData~combout [22])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteData~combout [22]),
	.cin(gnd),
	.combout(\RF~119_combout ),
	.cout());
// synopsys translate_off
defparam \RF~119 .lut_mask = 16'h0400;
defparam \RF~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N27
cycloneii_lcell_ff \RF[2][22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~119_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][22]~regout ));

// Location: LCCOMB_X14_Y8_N0
cycloneii_lcell_comb \RF~121 (
// Equation(s):
// \RF~121_combout  = (\WriteData~combout [22] & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [22]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~121_combout ),
	.cout());
// synopsys translate_off
defparam \RF~121 .lut_mask = 16'h0200;
defparam \RF~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N1
cycloneii_lcell_ff \RF[0][22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~121_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][22]~regout ));

// Location: LCCOMB_X15_Y8_N30
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\RsAddr~combout [0] & ((\RF[1][22]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((\RF[0][22]~regout  & !\RsAddr~combout [1]))))

	.dataa(\RF[1][22]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RF[0][22]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hCCB8;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
cycloneii_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Mux9~1_combout  & ((\RF[3][22]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux9~1_combout  & (((\RF[2][22]~regout  & \RsAddr~combout [1]))))

	.dataa(\RF[3][22]~regout ),
	.datab(\RF[2][22]~regout ),
	.datac(\Mux9~1_combout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hACF0;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\Mux9~0_combout ) # ((!\RsAddr~combout [2] & \Mux9~2_combout ))

	.dataa(\Mux9~0_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(vcc),
	.datad(\Mux9~2_combout ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hBBAA;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneii_lcell_comb \RF~123 (
// Equation(s):
// \RF~123_combout  = (\WriteData~combout [23] & (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [23]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~123_combout ),
	.cout());
// synopsys translate_off
defparam \RF~123 .lut_mask = 16'h0800;
defparam \RF~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N27
cycloneii_lcell_ff \RF[4][23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~123_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][23]~regout ));

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[23]));
// synopsys translate_off
defparam \WriteData[23]~I .input_async_reset = "none";
defparam \WriteData[23]~I .input_power_up = "low";
defparam \WriteData[23]~I .input_register_mode = "none";
defparam \WriteData[23]~I .input_sync_reset = "none";
defparam \WriteData[23]~I .oe_async_reset = "none";
defparam \WriteData[23]~I .oe_power_up = "low";
defparam \WriteData[23]~I .oe_register_mode = "none";
defparam \WriteData[23]~I .oe_sync_reset = "none";
defparam \WriteData[23]~I .operation_mode = "input";
defparam \WriteData[23]~I .output_async_reset = "none";
defparam \WriteData[23]~I .output_power_up = "low";
defparam \WriteData[23]~I .output_register_mode = "none";
defparam \WriteData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y8_N27
cycloneii_lcell_ff \RF[5][23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][23]~regout ));

// Location: LCCOMB_X12_Y8_N26
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][23]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][23]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][23]~regout ),
	.datac(\RF[5][23]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hA088;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
cycloneii_lcell_comb \RF~124 (
// Equation(s):
// \RF~124_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [23] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [23]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~124_combout ),
	.cout());
// synopsys translate_off
defparam \RF~124 .lut_mask = 16'h0040;
defparam \RF~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N3
cycloneii_lcell_ff \RF[2][23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~124_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][23]~regout ));

// Location: LCCOMB_X14_Y8_N28
cycloneii_lcell_comb \RF~126 (
// Equation(s):
// \RF~126_combout  = (\WriteData~combout [23] & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [23]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~126_combout ),
	.cout());
// synopsys translate_off
defparam \RF~126 .lut_mask = 16'h0200;
defparam \RF~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N29
cycloneii_lcell_ff \RF[0][23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~126_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][23]~regout ));

// Location: LCCOMB_X15_Y8_N14
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\RsAddr~combout [0] & ((\RF[1][23]~regout ) # ((\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (((!\RsAddr~combout [1] & \RF[0][23]~regout ))))

	.dataa(\RF[1][23]~regout ),
	.datab(\RsAddr~combout [0]),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[0][23]~regout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hCBC8;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\Mux8~1_combout  & ((\RF[3][23]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux8~1_combout  & (((\RF[2][23]~regout  & \RsAddr~combout [1]))))

	.dataa(\RF[3][23]~regout ),
	.datab(\RF[2][23]~regout ),
	.datac(\Mux8~1_combout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hACF0;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneii_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\Mux8~0_combout ) # ((!\RsAddr~combout [2] & \Mux8~2_combout ))

	.dataa(vcc),
	.datab(\Mux8~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux8~2_combout ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hCFCC;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[24]));
// synopsys translate_off
defparam \WriteData[24]~I .input_async_reset = "none";
defparam \WriteData[24]~I .input_power_up = "low";
defparam \WriteData[24]~I .input_register_mode = "none";
defparam \WriteData[24]~I .input_sync_reset = "none";
defparam \WriteData[24]~I .oe_async_reset = "none";
defparam \WriteData[24]~I .oe_power_up = "low";
defparam \WriteData[24]~I .oe_register_mode = "none";
defparam \WriteData[24]~I .oe_sync_reset = "none";
defparam \WriteData[24]~I .operation_mode = "input";
defparam \WriteData[24]~I .output_async_reset = "none";
defparam \WriteData[24]~I .output_power_up = "low";
defparam \WriteData[24]~I .output_register_mode = "none";
defparam \WriteData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X18_Y8_N21
cycloneii_lcell_ff \RF[5][24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][24]~regout ));

// Location: LCCOMB_X14_Y8_N30
cycloneii_lcell_comb \RF~128 (
// Equation(s):
// \RF~128_combout  = (\WriteData~combout [24] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [24]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~128_combout ),
	.cout());
// synopsys translate_off
defparam \RF~128 .lut_mask = 16'h2000;
defparam \RF~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N31
cycloneii_lcell_ff \RF[4][24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~128_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][24]~regout ));

// Location: LCCOMB_X18_Y8_N20
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][24]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][24]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][24]~regout ),
	.datad(\RF[4][24]~regout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hC480;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneii_lcell_comb \RF~132 (
// Equation(s):
// \RF~132_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & \WriteData~combout [24])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [24]),
	.cin(gnd),
	.combout(\RF~132_combout ),
	.cout());
// synopsys translate_off
defparam \RF~132 .lut_mask = 16'h2000;
defparam \RF~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N31
cycloneii_lcell_ff \RF[3][24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~132_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][24]~regout ));

// Location: LCCOMB_X15_Y8_N18
cycloneii_lcell_comb \RF~129 (
// Equation(s):
// \RF~129_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [24] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [24]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~129_combout ),
	.cout());
// synopsys translate_off
defparam \RF~129 .lut_mask = 16'h0040;
defparam \RF~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N19
cycloneii_lcell_ff \RF[2][24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~129_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][24]~regout ));

// Location: LCCOMB_X17_Y8_N16
cycloneii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\Mux7~1_combout  & ((\RF[3][24]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux7~1_combout  & (((\RF[2][24]~regout  & \RsAddr~combout [1]))))

	.dataa(\Mux7~1_combout ),
	.datab(\RF[3][24]~regout ),
	.datac(\RF[2][24]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hD8AA;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneii_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Mux7~0_combout ) # ((!\RsAddr~combout [2] & \Mux7~2_combout ))

	.dataa(vcc),
	.datab(\Mux7~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hCFCC;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneii_lcell_comb \RF~134 (
// Equation(s):
// \RF~134_combout  = (\WriteData~combout [25] & (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [0])))

	.dataa(\WriteData~combout [25]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [0]),
	.cin(gnd),
	.combout(\RF~134_combout ),
	.cout());
// synopsys translate_off
defparam \RF~134 .lut_mask = 16'h0020;
defparam \RF~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N15
cycloneii_lcell_ff \RF[2][25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~134_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][25]~regout ));

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \RF~137 (
// Equation(s):
// \RF~137_combout  = (\WriteData~combout [25] & (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & \WriteAddr~combout [0])))

	.dataa(\WriteData~combout [25]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [0]),
	.cin(gnd),
	.combout(\RF~137_combout ),
	.cout());
// synopsys translate_off
defparam \RF~137 .lut_mask = 16'h2000;
defparam \RF~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N3
cycloneii_lcell_ff \RF[3][25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~137_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][25]~regout ));

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Mux6~1_combout  & (((\RF[3][25]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux6~1_combout  & (\RF[2][25]~regout  & (\RsAddr~combout [1])))

	.dataa(\Mux6~1_combout ),
	.datab(\RF[2][25]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[3][25]~regout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hEA4A;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[25]));
// synopsys translate_off
defparam \WriteData[25]~I .input_async_reset = "none";
defparam \WriteData[25]~I .input_power_up = "low";
defparam \WriteData[25]~I .input_register_mode = "none";
defparam \WriteData[25]~I .input_sync_reset = "none";
defparam \WriteData[25]~I .oe_async_reset = "none";
defparam \WriteData[25]~I .oe_power_up = "low";
defparam \WriteData[25]~I .oe_register_mode = "none";
defparam \WriteData[25]~I .oe_sync_reset = "none";
defparam \WriteData[25]~I .operation_mode = "input";
defparam \WriteData[25]~I .output_async_reset = "none";
defparam \WriteData[25]~I .output_power_up = "low";
defparam \WriteData[25]~I .output_register_mode = "none";
defparam \WriteData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X18_Y8_N1
cycloneii_lcell_ff \RF[5][25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][25]~regout ));

// Location: LCCOMB_X18_Y8_N0
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][25]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][25]~regout ))))

	.dataa(\RF[4][25]~regout ),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][25]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hC088;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneii_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~0_combout ) # ((\Mux6~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux6~2_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hCECE;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[26]));
// synopsys translate_off
defparam \WriteData[26]~I .input_async_reset = "none";
defparam \WriteData[26]~I .input_power_up = "low";
defparam \WriteData[26]~I .input_register_mode = "none";
defparam \WriteData[26]~I .input_sync_reset = "none";
defparam \WriteData[26]~I .oe_async_reset = "none";
defparam \WriteData[26]~I .oe_power_up = "low";
defparam \WriteData[26]~I .oe_register_mode = "none";
defparam \WriteData[26]~I .oe_sync_reset = "none";
defparam \WriteData[26]~I .operation_mode = "input";
defparam \WriteData[26]~I .output_async_reset = "none";
defparam \WriteData[26]~I .output_power_up = "low";
defparam \WriteData[26]~I .output_register_mode = "none";
defparam \WriteData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y9_N9
cycloneii_lcell_ff \RF[5][26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][26]~regout ));

// Location: LCCOMB_X12_Y9_N26
cycloneii_lcell_comb \RF~138 (
// Equation(s):
// \RF~138_combout  = (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & (\WriteData~combout [26] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [26]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~138_combout ),
	.cout());
// synopsys translate_off
defparam \RF~138 .lut_mask = 16'h4000;
defparam \RF~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N27
cycloneii_lcell_ff \RF[4][26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~138_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][26]~regout ));

// Location: LCCOMB_X12_Y9_N8
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & (\RF[5][26]~regout )) # (!\RsAddr~combout [0] & ((\RF[4][26]~regout )))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][26]~regout ),
	.datad(\RF[4][26]~regout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hC480;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \RF~142 (
// Equation(s):
// \RF~142_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [26] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [26]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~142_combout ),
	.cout());
// synopsys translate_off
defparam \RF~142 .lut_mask = 16'h2000;
defparam \RF~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N23
cycloneii_lcell_ff \RF[3][26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~142_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][26]~regout ));

// Location: LCCOMB_X17_Y9_N22
cycloneii_lcell_comb \RF~141 (
// Equation(s):
// \RF~141_combout  = (\RF[5][0]~0_combout  & (\WriteData~combout [26] & (!\WriteAddr~combout [0] & !\WriteAddr~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteData~combout [26]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~141_combout ),
	.cout());
// synopsys translate_off
defparam \RF~141 .lut_mask = 16'h0008;
defparam \RF~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N23
cycloneii_lcell_ff \RF[0][26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~141_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][26]~regout ));

// Location: LCCOMB_X17_Y9_N4
cycloneii_lcell_comb \RF~140 (
// Equation(s):
// \RF~140_combout  = (\RF[5][0]~0_combout  & (\WriteData~combout [26] & (\WriteAddr~combout [0] & !\WriteAddr~combout [2])))

	.dataa(\RF[5][0]~0_combout ),
	.datab(\WriteData~combout [26]),
	.datac(\WriteAddr~combout [0]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~140_combout ),
	.cout());
// synopsys translate_off
defparam \RF~140 .lut_mask = 16'h0080;
defparam \RF~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N5
cycloneii_lcell_ff \RF[1][26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~140_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][26]~regout ));

// Location: LCCOMB_X12_Y9_N28
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\RsAddr~combout [0] & (((\RF[1][26]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][26]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[0][26]~regout ),
	.datac(\RF[1][26]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hAAE4;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneii_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\Mux5~1_combout  & (((\RF[3][26]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux5~1_combout  & (\RF[2][26]~regout  & ((\RsAddr~combout [1]))))

	.dataa(\RF[2][26]~regout ),
	.datab(\RF[3][26]~regout ),
	.datac(\Mux5~1_combout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hCAF0;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneii_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux5~0_combout ) # ((!\RsAddr~combout [2] & \Mux5~2_combout ))

	.dataa(\Mux5~0_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(vcc),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hBBAA;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneii_lcell_comb \RF~143 (
// Equation(s):
// \RF~143_combout  = (\WriteData~combout [27] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [27]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~143_combout ),
	.cout());
// synopsys translate_off
defparam \RF~143 .lut_mask = 16'h2000;
defparam \RF~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N19
cycloneii_lcell_ff \RF[4][27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~143_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][27]~regout ));

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[27]));
// synopsys translate_off
defparam \WriteData[27]~I .input_async_reset = "none";
defparam \WriteData[27]~I .input_power_up = "low";
defparam \WriteData[27]~I .input_register_mode = "none";
defparam \WriteData[27]~I .input_sync_reset = "none";
defparam \WriteData[27]~I .oe_async_reset = "none";
defparam \WriteData[27]~I .oe_power_up = "low";
defparam \WriteData[27]~I .oe_register_mode = "none";
defparam \WriteData[27]~I .oe_sync_reset = "none";
defparam \WriteData[27]~I .operation_mode = "input";
defparam \WriteData[27]~I .output_async_reset = "none";
defparam \WriteData[27]~I .output_power_up = "low";
defparam \WriteData[27]~I .output_register_mode = "none";
defparam \WriteData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y8_N15
cycloneii_lcell_ff \RF[5][27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][27]~regout ));

// Location: LCCOMB_X12_Y8_N14
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][27]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][27]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][27]~regout ),
	.datac(\RF[5][27]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hA088;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneii_lcell_comb \RF~147 (
// Equation(s):
// \RF~147_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [27] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [27]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~147_combout ),
	.cout());
// synopsys translate_off
defparam \RF~147 .lut_mask = 16'h0080;
defparam \RF~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N15
cycloneii_lcell_ff \RF[3][27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~147_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][27]~regout ));

// Location: LCCOMB_X17_Y8_N26
cycloneii_lcell_comb \RF~144 (
// Equation(s):
// \RF~144_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [27] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [27]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~144_combout ),
	.cout());
// synopsys translate_off
defparam \RF~144 .lut_mask = 16'h0040;
defparam \RF~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N27
cycloneii_lcell_ff \RF[2][27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~144_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][27]~regout ));

// Location: LCCOMB_X13_Y8_N28
cycloneii_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Mux4~1_combout  & ((\RF[3][27]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux4~1_combout  & (((\RF[2][27]~regout  & \RsAddr~combout [1]))))

	.dataa(\Mux4~1_combout ),
	.datab(\RF[3][27]~regout ),
	.datac(\RF[2][27]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hD8AA;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneii_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux4~0_combout ) # ((!\RsAddr~combout [2] & \Mux4~2_combout ))

	.dataa(vcc),
	.datab(\Mux4~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hCFCC;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneii_lcell_comb \RF~151 (
// Equation(s):
// \RF~151_combout  = (\WriteData~combout [28] & (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [28]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~151_combout ),
	.cout());
// synopsys translate_off
defparam \RF~151 .lut_mask = 16'h0200;
defparam \RF~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N25
cycloneii_lcell_ff \RF[0][28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~151_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][28]~regout ));

// Location: LCCOMB_X13_Y8_N24
cycloneii_lcell_comb \RF~150 (
// Equation(s):
// \RF~150_combout  = (\WriteData~combout [28] & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [28]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~150_combout ),
	.cout());
// synopsys translate_off
defparam \RF~150 .lut_mask = 16'h2000;
defparam \RF~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N25
cycloneii_lcell_ff \RF[1][28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~150_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][28]~regout ));

// Location: LCCOMB_X13_Y8_N2
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\RsAddr~combout [0] & (((\RF[1][28]~regout ) # (\RsAddr~combout [1])))) # (!\RsAddr~combout [0] & (\RF[0][28]~regout  & ((!\RsAddr~combout [1]))))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[0][28]~regout ),
	.datac(\RF[1][28]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hAAE4;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[28]));
// synopsys translate_off
defparam \WriteData[28]~I .input_async_reset = "none";
defparam \WriteData[28]~I .input_power_up = "low";
defparam \WriteData[28]~I .input_register_mode = "none";
defparam \WriteData[28]~I .input_sync_reset = "none";
defparam \WriteData[28]~I .oe_async_reset = "none";
defparam \WriteData[28]~I .oe_power_up = "low";
defparam \WriteData[28]~I .oe_register_mode = "none";
defparam \WriteData[28]~I .oe_sync_reset = "none";
defparam \WriteData[28]~I .operation_mode = "input";
defparam \WriteData[28]~I .output_async_reset = "none";
defparam \WriteData[28]~I .output_power_up = "low";
defparam \WriteData[28]~I .output_register_mode = "none";
defparam \WriteData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneii_lcell_comb \RF~149 (
// Equation(s):
// \RF~149_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[3][26]~4_combout  & \WriteData~combout [28])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [28]),
	.cin(gnd),
	.combout(\RF~149_combout ),
	.cout());
// synopsys translate_off
defparam \RF~149 .lut_mask = 16'h1000;
defparam \RF~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N15
cycloneii_lcell_ff \RF[2][28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~149_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][28]~regout ));

// Location: LCCOMB_X13_Y8_N12
cycloneii_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Mux3~1_combout  & ((\RF[3][28]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux3~1_combout  & (((\RF[2][28]~regout  & \RsAddr~combout [1]))))

	.dataa(\RF[3][28]~regout ),
	.datab(\Mux3~1_combout ),
	.datac(\RF[2][28]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hB8CC;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneii_lcell_comb \RF~148 (
// Equation(s):
// \RF~148_combout  = (\WriteData~combout [28] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [28]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~148_combout ),
	.cout());
// synopsys translate_off
defparam \RF~148 .lut_mask = 16'h2000;
defparam \RF~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N7
cycloneii_lcell_ff \RF[4][28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~148_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][28]~regout ));

// Location: LCFF_X13_Y10_N31
cycloneii_lcell_ff \RF[5][28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][28]~regout ));

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][28]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][28]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][28]~regout ),
	.datac(\RF[5][28]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hA088;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneii_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux3~0_combout ) # ((\Mux3~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux3~2_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(vcc),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hFF22;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneii_lcell_comb \RF~153 (
// Equation(s):
// \RF~153_combout  = (\WriteData~combout [29] & (!\WriteAddr~combout [0] & (\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [29]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~153_combout ),
	.cout());
// synopsys translate_off
defparam \RF~153 .lut_mask = 16'h2000;
defparam \RF~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N3
cycloneii_lcell_ff \RF[4][29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~153_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][29]~regout ));

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[29]));
// synopsys translate_off
defparam \WriteData[29]~I .input_async_reset = "none";
defparam \WriteData[29]~I .input_power_up = "low";
defparam \WriteData[29]~I .input_register_mode = "none";
defparam \WriteData[29]~I .input_sync_reset = "none";
defparam \WriteData[29]~I .oe_async_reset = "none";
defparam \WriteData[29]~I .oe_power_up = "low";
defparam \WriteData[29]~I .oe_register_mode = "none";
defparam \WriteData[29]~I .oe_sync_reset = "none";
defparam \WriteData[29]~I .operation_mode = "input";
defparam \WriteData[29]~I .output_async_reset = "none";
defparam \WriteData[29]~I .output_power_up = "low";
defparam \WriteData[29]~I .output_register_mode = "none";
defparam \WriteData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y10_N3
cycloneii_lcell_ff \RF[5][29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][29]~regout ));

// Location: LCCOMB_X13_Y10_N2
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][29]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][29]~regout ))))

	.dataa(\RsAddr~combout [2]),
	.datab(\RF[4][29]~regout ),
	.datac(\RF[5][29]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hA088;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \RF~157 (
// Equation(s):
// \RF~157_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [29] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [29]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~157_combout ),
	.cout());
// synopsys translate_off
defparam \RF~157 .lut_mask = 16'h2000;
defparam \RF~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N21
cycloneii_lcell_ff \RF[3][29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~157_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][29]~regout ));

// Location: LCCOMB_X13_Y8_N30
cycloneii_lcell_comb \RF~154 (
// Equation(s):
// \RF~154_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [29] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [29]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~154_combout ),
	.cout());
// synopsys translate_off
defparam \RF~154 .lut_mask = 16'h0040;
defparam \RF~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N31
cycloneii_lcell_ff \RF[2][29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~154_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][29]~regout ));

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Mux2~1_combout  & ((\RF[3][29]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux2~1_combout  & (((\RF[2][29]~regout  & \RsAddr~combout [1]))))

	.dataa(\Mux2~1_combout ),
	.datab(\RF[3][29]~regout ),
	.datac(\RF[2][29]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hD8AA;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\Mux2~0_combout ) # ((!\RsAddr~combout [2] & \Mux2~2_combout ))

	.dataa(\Mux2~0_combout ),
	.datab(\RsAddr~combout [2]),
	.datac(vcc),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hBBAA;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[30]));
// synopsys translate_off
defparam \WriteData[30]~I .input_async_reset = "none";
defparam \WriteData[30]~I .input_power_up = "low";
defparam \WriteData[30]~I .input_register_mode = "none";
defparam \WriteData[30]~I .input_sync_reset = "none";
defparam \WriteData[30]~I .oe_async_reset = "none";
defparam \WriteData[30]~I .oe_power_up = "low";
defparam \WriteData[30]~I .oe_register_mode = "none";
defparam \WriteData[30]~I .oe_sync_reset = "none";
defparam \WriteData[30]~I .operation_mode = "input";
defparam \WriteData[30]~I .output_async_reset = "none";
defparam \WriteData[30]~I .output_power_up = "low";
defparam \WriteData[30]~I .output_register_mode = "none";
defparam \WriteData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneii_lcell_comb \RF~159 (
// Equation(s):
// \RF~159_combout  = (!\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & (\WriteData~combout [30] & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteData~combout [30]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~159_combout ),
	.cout());
// synopsys translate_off
defparam \RF~159 .lut_mask = 16'h0040;
defparam \RF~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N1
cycloneii_lcell_ff \RF[2][30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~159_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][30]~regout ));

// Location: LCCOMB_X17_Y8_N4
cycloneii_lcell_comb \RF~162 (
// Equation(s):
// \RF~162_combout  = (\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & (\WriteData~combout [30] & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteData~combout [30]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~162_combout ),
	.cout());
// synopsys translate_off
defparam \RF~162 .lut_mask = 16'h0080;
defparam \RF~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N5
cycloneii_lcell_ff \RF[3][30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~162_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][30]~regout ));

// Location: LCCOMB_X17_Y8_N22
cycloneii_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Mux1~1_combout  & (((\RF[3][30]~regout ) # (!\RsAddr~combout [1])))) # (!\Mux1~1_combout  & (\RF[2][30]~regout  & ((\RsAddr~combout [1]))))

	.dataa(\Mux1~1_combout ),
	.datab(\RF[2][30]~regout ),
	.datac(\RF[3][30]~regout ),
	.datad(\RsAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hE4AA;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N29
cycloneii_lcell_ff \RF[5][30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][30]~regout ));

// Location: LCCOMB_X18_Y8_N28
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][30]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][30]~regout ))))

	.dataa(\RF[4][30]~regout ),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][30]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hC088;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneii_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux1~0_combout ) # ((\Mux1~2_combout  & !\RsAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux1~2_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hFF0C;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneii_lcell_comb \RF~166 (
// Equation(s):
// \RF~166_combout  = (\WriteData~combout [31] & (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [31]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~166_combout ),
	.cout());
// synopsys translate_off
defparam \RF~166 .lut_mask = 16'h0200;
defparam \RF~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N23
cycloneii_lcell_ff \RF[0][31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~166_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][31]~regout ));

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[31]));
// synopsys translate_off
defparam \WriteData[31]~I .input_async_reset = "none";
defparam \WriteData[31]~I .input_power_up = "low";
defparam \WriteData[31]~I .input_register_mode = "none";
defparam \WriteData[31]~I .input_sync_reset = "none";
defparam \WriteData[31]~I .oe_async_reset = "none";
defparam \WriteData[31]~I .oe_power_up = "low";
defparam \WriteData[31]~I .oe_register_mode = "none";
defparam \WriteData[31]~I .oe_sync_reset = "none";
defparam \WriteData[31]~I .operation_mode = "input";
defparam \WriteData[31]~I .output_async_reset = "none";
defparam \WriteData[31]~I .output_power_up = "low";
defparam \WriteData[31]~I .output_register_mode = "none";
defparam \WriteData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
cycloneii_lcell_comb \RF~165 (
// Equation(s):
// \RF~165_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [31] & (\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [31]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~165_combout ),
	.cout());
// synopsys translate_off
defparam \RF~165 .lut_mask = 16'h4000;
defparam \RF~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N23
cycloneii_lcell_ff \RF[1][31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~165_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][31]~regout ));

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\RsAddr~combout [0] & (((\RsAddr~combout [1]) # (\RF[1][31]~regout )))) # (!\RsAddr~combout [0] & (\RF[0][31]~regout  & (!\RsAddr~combout [1])))

	.dataa(\RsAddr~combout [0]),
	.datab(\RF[0][31]~regout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[1][31]~regout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hAEA4;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneii_lcell_comb \RF~164 (
// Equation(s):
// \RF~164_combout  = (\WriteData~combout [31] & (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteData~combout [31]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~164_combout ),
	.cout());
// synopsys translate_off
defparam \RF~164 .lut_mask = 16'h0200;
defparam \RF~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N31
cycloneii_lcell_ff \RF[2][31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~164_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][31]~regout ));

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\Mux0~1_combout  & ((\RF[3][31]~regout ) # ((!\RsAddr~combout [1])))) # (!\Mux0~1_combout  & (((\RsAddr~combout [1] & \RF[2][31]~regout ))))

	.dataa(\RF[3][31]~regout ),
	.datab(\Mux0~1_combout ),
	.datac(\RsAddr~combout [1]),
	.datad(\RF[2][31]~regout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hBC8C;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N9
cycloneii_lcell_ff \RF[5][31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][31]~regout ));

// Location: LCCOMB_X18_Y8_N8
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\RsAddr~combout [2] & ((\RsAddr~combout [0] & ((\RF[5][31]~regout ))) # (!\RsAddr~combout [0] & (\RF[4][31]~regout ))))

	.dataa(\RF[4][31]~regout ),
	.datab(\RsAddr~combout [2]),
	.datac(\RF[5][31]~regout ),
	.datad(\RsAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hC088;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneii_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Mux0~0_combout ) # ((\Mux0~2_combout  & !\RsAddr~combout [2]))

	.dataa(\Mux0~2_combout ),
	.datab(\Mux0~0_combout ),
	.datac(\RsAddr~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hCECE;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RtAddr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RtAddr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtAddr[0]));
// synopsys translate_off
defparam \RtAddr[0]~I .input_async_reset = "none";
defparam \RtAddr[0]~I .input_power_up = "low";
defparam \RtAddr[0]~I .input_register_mode = "none";
defparam \RtAddr[0]~I .input_sync_reset = "none";
defparam \RtAddr[0]~I .oe_async_reset = "none";
defparam \RtAddr[0]~I .oe_power_up = "low";
defparam \RtAddr[0]~I .oe_register_mode = "none";
defparam \RtAddr[0]~I .oe_sync_reset = "none";
defparam \RtAddr[0]~I .operation_mode = "input";
defparam \RtAddr[0]~I .output_async_reset = "none";
defparam \RtAddr[0]~I .output_power_up = "low";
defparam \RtAddr[0]~I .output_register_mode = "none";
defparam \RtAddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneii_lcell_comb \RF~9 (
// Equation(s):
// \RF~9_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [0])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [0]),
	.cin(gnd),
	.combout(\RF~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF~9 .lut_mask = 16'h1000;
defparam \RF~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N19
cycloneii_lcell_ff \RF[0][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][0]~regout ));

// Location: LCCOMB_X17_Y9_N24
cycloneii_lcell_comb \RF~7 (
// Equation(s):
// \RF~7_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [0])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [0]),
	.cin(gnd),
	.combout(\RF~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF~7 .lut_mask = 16'h2000;
defparam \RF~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N25
cycloneii_lcell_ff \RF[1][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][0]~regout ));

// Location: LCCOMB_X18_Y5_N28
cycloneii_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = (\RtAddr~combout [1] & (\RtAddr~combout [0])) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][0]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][0]~regout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RtAddr~combout [0]),
	.datac(\RF[0][0]~regout ),
	.datad(\RF[1][0]~regout ),
	.cin(gnd),
	.combout(\Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~1 .lut_mask = 16'hDC98;
defparam \Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RtAddr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RtAddr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtAddr[1]));
// synopsys translate_off
defparam \RtAddr[1]~I .input_async_reset = "none";
defparam \RtAddr[1]~I .input_power_up = "low";
defparam \RtAddr[1]~I .input_register_mode = "none";
defparam \RtAddr[1]~I .input_sync_reset = "none";
defparam \RtAddr[1]~I .oe_async_reset = "none";
defparam \RtAddr[1]~I .oe_power_up = "low";
defparam \RtAddr[1]~I .oe_register_mode = "none";
defparam \RtAddr[1]~I .oe_sync_reset = "none";
defparam \RtAddr[1]~I .operation_mode = "input";
defparam \RtAddr[1]~I .output_async_reset = "none";
defparam \RtAddr[1]~I .output_power_up = "low";
defparam \RtAddr[1]~I .output_register_mode = "none";
defparam \RtAddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneii_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = (\Mux63~1_combout  & (((\RF[3][0]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux63~1_combout  & (\RF[2][0]~regout  & ((\RtAddr~combout [1]))))

	.dataa(\RF[2][0]~regout ),
	.datab(\Mux63~1_combout ),
	.datac(\RF[3][0]~regout ),
	.datad(\RtAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~2 .lut_mask = 16'hE2CC;
defparam \Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RtAddr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RtAddr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtAddr[2]));
// synopsys translate_off
defparam \RtAddr[2]~I .input_async_reset = "none";
defparam \RtAddr[2]~I .input_power_up = "low";
defparam \RtAddr[2]~I .input_register_mode = "none";
defparam \RtAddr[2]~I .input_sync_reset = "none";
defparam \RtAddr[2]~I .oe_async_reset = "none";
defparam \RtAddr[2]~I .oe_power_up = "low";
defparam \RtAddr[2]~I .oe_register_mode = "none";
defparam \RtAddr[2]~I .oe_sync_reset = "none";
defparam \RtAddr[2]~I .operation_mode = "input";
defparam \RtAddr[2]~I .output_async_reset = "none";
defparam \RtAddr[2]~I .output_power_up = "low";
defparam \RtAddr[2]~I .output_register_mode = "none";
defparam \RtAddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X18_Y5_N1
cycloneii_lcell_ff \RF[5][0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WriteData~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF[5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[5][0]~regout ));

// Location: LCCOMB_X18_Y5_N0
cycloneii_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][0]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][0]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[5][0]~regout ),
	.datad(\RF[4][0]~regout ),
	.cin(gnd),
	.combout(\Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~0 .lut_mask = 16'hC480;
defparam \Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = (\Mux63~0_combout ) # ((\Mux63~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux63~2_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux63~0_combout ),
	.cin(gnd),
	.combout(\Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~3 .lut_mask = 16'hFF0C;
defparam \Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneii_lcell_comb \RF~16 (
// Equation(s):
// \RF~16_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [1])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [1]),
	.cin(gnd),
	.combout(\RF~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF~16 .lut_mask = 16'h1000;
defparam \RF~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N27
cycloneii_lcell_ff \RF[0][1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][1]~regout ));

// Location: LCCOMB_X15_Y7_N14
cycloneii_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][1]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][1]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][1]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][1]~regout ),
	.cin(gnd),
	.combout(\Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~1 .lut_mask = 16'hAEA4;
defparam \Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneii_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = (\Mux62~1_combout  & ((\RF[3][1]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux62~1_combout  & (((\RF[2][1]~regout  & \RtAddr~combout [1]))))

	.dataa(\RF[3][1]~regout ),
	.datab(\Mux62~1_combout ),
	.datac(\RF[2][1]~regout ),
	.datad(\RtAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~2 .lut_mask = 16'hB8CC;
defparam \Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneii_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][1]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][1]~regout )))))

	.dataa(\RtAddr~combout [2]),
	.datab(\RtAddr~combout [0]),
	.datac(\RF[5][1]~regout ),
	.datad(\RF[4][1]~regout ),
	.cin(gnd),
	.combout(\Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~0 .lut_mask = 16'hA280;
defparam \Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneii_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = (\Mux62~0_combout ) # ((!\RtAddr~combout [2] & \Mux62~2_combout ))

	.dataa(vcc),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux62~2_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~3 .lut_mask = 16'hFF30;
defparam \Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = (\Mux61~1_combout  & ((\RF[3][2]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux61~1_combout  & (((\RF[2][2]~regout  & \RtAddr~combout [1]))))

	.dataa(\Mux61~1_combout ),
	.datab(\RF[3][2]~regout ),
	.datac(\RF[2][2]~regout ),
	.datad(\RtAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~2 .lut_mask = 16'hD8AA;
defparam \Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneii_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][2]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][2]~regout ))))

	.dataa(\RF[4][2]~regout ),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[5][2]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~0 .lut_mask = 16'hC088;
defparam \Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneii_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = (\Mux61~0_combout ) # ((!\RtAddr~combout [2] & \Mux61~2_combout ))

	.dataa(vcc),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux61~2_combout ),
	.datad(\Mux61~0_combout ),
	.cin(gnd),
	.combout(\Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~3 .lut_mask = 16'hFF30;
defparam \Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = (\Mux60~1_combout  & ((\RF[3][3]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux60~1_combout  & (((\RtAddr~combout [1] & \RF[2][3]~regout ))))

	.dataa(\Mux60~1_combout ),
	.datab(\RF[3][3]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[2][3]~regout ),
	.cin(gnd),
	.combout(\Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~2 .lut_mask = 16'hDA8A;
defparam \Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][3]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][3]~regout )))))

	.dataa(\RF[5][3]~regout ),
	.datab(\RF[4][3]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~0 .lut_mask = 16'hA0C0;
defparam \Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = (\Mux60~0_combout ) # ((\Mux60~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux60~2_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux60~0_combout ),
	.cin(gnd),
	.combout(\Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~3 .lut_mask = 16'hFF0C;
defparam \Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneii_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = (\RtAddr~combout [0] & ((\RtAddr~combout [1]) # ((\RF[1][4]~regout )))) # (!\RtAddr~combout [0] & (!\RtAddr~combout [1] & (\RF[0][4]~regout )))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[0][4]~regout ),
	.datad(\RF[1][4]~regout ),
	.cin(gnd),
	.combout(\Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~1 .lut_mask = 16'hBA98;
defparam \Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = (\Mux59~1_combout  & ((\RF[3][4]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux59~1_combout  & (((\RtAddr~combout [1] & \RF[2][4]~regout ))))

	.dataa(\RF[3][4]~regout ),
	.datab(\Mux59~1_combout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[2][4]~regout ),
	.cin(gnd),
	.combout(\Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~2 .lut_mask = 16'hBC8C;
defparam \Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][4]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][4]~regout ))))

	.dataa(\RF[4][4]~regout ),
	.datab(\RF[5][4]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~0 .lut_mask = 16'hC0A0;
defparam \Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = (\Mux59~0_combout ) # ((\Mux59~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux59~2_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux59~0_combout ),
	.cin(gnd),
	.combout(\Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~3 .lut_mask = 16'hFF0C;
defparam \Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][5]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][5]~regout ))))

	.dataa(\RF[4][5]~regout ),
	.datab(\RF[5][5]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~0 .lut_mask = 16'hC0A0;
defparam \Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneii_lcell_comb \RF~35 (
// Equation(s):
// \RF~35_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [5])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [5]),
	.cin(gnd),
	.combout(\RF~35_combout ),
	.cout());
// synopsys translate_off
defparam \RF~35 .lut_mask = 16'h2000;
defparam \RF~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N1
cycloneii_lcell_ff \RF[1][5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][5]~regout ));

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][5]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][5]~regout ))))

	.dataa(\RF[0][5]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[1][5]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~1 .lut_mask = 16'hFC22;
defparam \Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = (\RtAddr~combout [1] & ((\Mux58~1_combout  & ((\RF[3][5]~regout ))) # (!\Mux58~1_combout  & (\RF[2][5]~regout )))) # (!\RtAddr~combout [1] & (((\Mux58~1_combout ))))

	.dataa(\RF[2][5]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[3][5]~regout ),
	.datad(\Mux58~1_combout ),
	.cin(gnd),
	.combout(\Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~2 .lut_mask = 16'hF388;
defparam \Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneii_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = (\Mux58~0_combout ) # ((!\RtAddr~combout [2] & \Mux58~2_combout ))

	.dataa(\Mux58~0_combout ),
	.datab(vcc),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux58~2_combout ),
	.cin(gnd),
	.combout(\Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~3 .lut_mask = 16'hAFAA;
defparam \Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \RF~41 (
// Equation(s):
// \RF~41_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [6] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [6]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~41_combout ),
	.cout());
// synopsys translate_off
defparam \RF~41 .lut_mask = 16'h1000;
defparam \RF~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N29
cycloneii_lcell_ff \RF[0][6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][6]~regout ));

// Location: LCCOMB_X15_Y9_N4
cycloneii_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & (\RF[1][6]~regout )) # (!\RtAddr~combout [0] & ((\RF[0][6]~regout )))))

	.dataa(\RF[1][6]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[0][6]~regout ),
	.cin(gnd),
	.combout(\Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~1 .lut_mask = 16'hE3E0;
defparam \Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
cycloneii_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = (\RtAddr~combout [1] & ((\Mux57~1_combout  & (\RF[3][6]~regout )) # (!\Mux57~1_combout  & ((\RF[2][6]~regout ))))) # (!\RtAddr~combout [1] & (((\Mux57~1_combout ))))

	.dataa(\RF[3][6]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\Mux57~1_combout ),
	.datad(\RF[2][6]~regout ),
	.cin(gnd),
	.combout(\Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~2 .lut_mask = 16'hBCB0;
defparam \Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cycloneii_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][6]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][6]~regout ))))

	.dataa(\RtAddr~combout [2]),
	.datab(\RF[4][6]~regout ),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[5][6]~regout ),
	.cin(gnd),
	.combout(\Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~0 .lut_mask = 16'hA808;
defparam \Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
cycloneii_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = (\Mux57~0_combout ) # ((\Mux57~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux57~2_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux57~0_combout ),
	.cin(gnd),
	.combout(\Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~3 .lut_mask = 16'hFF0C;
defparam \Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \RF~46 (
// Equation(s):
// \RF~46_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [7] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [7]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~46_combout ),
	.cout());
// synopsys translate_off
defparam \RF~46 .lut_mask = 16'h1000;
defparam \RF~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N25
cycloneii_lcell_ff \RF[0][7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][7]~regout ));

// Location: LCCOMB_X13_Y9_N14
cycloneii_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][7]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][7]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][7]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][7]~regout ),
	.cin(gnd),
	.combout(\Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~1 .lut_mask = 16'hAEA4;
defparam \Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneii_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = (\Mux56~1_combout  & ((\RF[3][7]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux56~1_combout  & (((\RF[2][7]~regout  & \RtAddr~combout [1]))))

	.dataa(\RF[3][7]~regout ),
	.datab(\RF[2][7]~regout ),
	.datac(\Mux56~1_combout ),
	.datad(\RtAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~2 .lut_mask = 16'hACF0;
defparam \Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][7]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][7]~regout ))))

	.dataa(\RF[4][7]~regout ),
	.datab(\RF[5][7]~regout ),
	.datac(\RtAddr~combout [0]),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~0 .lut_mask = 16'hCA00;
defparam \Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneii_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = (\Mux56~0_combout ) # ((\Mux56~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux56~2_combout ),
	.datab(vcc),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux56~0_combout ),
	.cin(gnd),
	.combout(\Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~3 .lut_mask = 16'hFF0A;
defparam \Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneii_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][8]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][8]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[5][8]~regout ),
	.datad(\RF[4][8]~regout ),
	.cin(gnd),
	.combout(\Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~0 .lut_mask = 16'hC480;
defparam \Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneii_lcell_comb \RF~49 (
// Equation(s):
// \RF~49_combout  = (\WriteData~combout [8] & (!\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & !\WriteAddr~combout [2])))

	.dataa(\WriteData~combout [8]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~49_combout ),
	.cout());
// synopsys translate_off
defparam \RF~49 .lut_mask = 16'h0020;
defparam \RF~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N25
cycloneii_lcell_ff \RF[2][8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][8]~regout ));

// Location: LCCOMB_X13_Y9_N2
cycloneii_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][8]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][8]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][8]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][8]~regout ),
	.cin(gnd),
	.combout(\Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~1 .lut_mask = 16'hAEA4;
defparam \Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneii_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = (\RtAddr~combout [1] & ((\Mux55~1_combout  & (\RF[3][8]~regout )) # (!\Mux55~1_combout  & ((\RF[2][8]~regout ))))) # (!\RtAddr~combout [1] & (((\Mux55~1_combout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[3][8]~regout ),
	.datac(\RF[2][8]~regout ),
	.datad(\Mux55~1_combout ),
	.cin(gnd),
	.combout(\Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~2 .lut_mask = 16'hDDA0;
defparam \Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneii_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = (\Mux55~0_combout ) # ((\Mux55~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux55~0_combout ),
	.datab(vcc),
	.datac(\Mux55~2_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~3 .lut_mask = 16'hAAFA;
defparam \Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = (\Mux54~1_combout  & (((\RF[3][9]~regout )) # (!\RtAddr~combout [1]))) # (!\Mux54~1_combout  & (\RtAddr~combout [1] & ((\RF[2][9]~regout ))))

	.dataa(\Mux54~1_combout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[3][9]~regout ),
	.datad(\RF[2][9]~regout ),
	.cin(gnd),
	.combout(\Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~2 .lut_mask = 16'hE6A2;
defparam \Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][9]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][9]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[5][9]~regout ),
	.datad(\RF[4][9]~regout ),
	.cin(gnd),
	.combout(\Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~0 .lut_mask = 16'hC480;
defparam \Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = (\Mux54~0_combout ) # ((\Mux54~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux54~2_combout ),
	.datab(vcc),
	.datac(\Mux54~0_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~3 .lut_mask = 16'hF0FA;
defparam \Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = (\Mux53~1_combout  & (((\RF[3][10]~regout )) # (!\RtAddr~combout [1]))) # (!\Mux53~1_combout  & (\RtAddr~combout [1] & (\RF[2][10]~regout )))

	.dataa(\Mux53~1_combout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[2][10]~regout ),
	.datad(\RF[3][10]~regout ),
	.cin(gnd),
	.combout(\Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~2 .lut_mask = 16'hEA62;
defparam \Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][10]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][10]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[5][10]~regout ),
	.datac(\RF[4][10]~regout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~0 .lut_mask = 16'hD800;
defparam \Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = (\Mux53~0_combout ) # ((\Mux53~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux53~2_combout ),
	.datab(vcc),
	.datac(\Mux53~0_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~3 .lut_mask = 16'hF0FA;
defparam \Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneii_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][11]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][11]~regout ))))

	.dataa(\RF[4][11]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RF[5][11]~regout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~0 .lut_mask = 16'hE200;
defparam \Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneii_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][11]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][11]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RF[0][11]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][11]~regout ),
	.cin(gnd),
	.combout(\Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~1 .lut_mask = 16'hCEC2;
defparam \Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneii_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = (\RtAddr~combout [1] & ((\Mux52~1_combout  & ((\RF[3][11]~regout ))) # (!\Mux52~1_combout  & (\RF[2][11]~regout )))) # (!\RtAddr~combout [1] & (((\Mux52~1_combout ))))

	.dataa(\RF[2][11]~regout ),
	.datab(\RF[3][11]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\Mux52~1_combout ),
	.cin(gnd),
	.combout(\Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~2 .lut_mask = 16'hCFA0;
defparam \Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneii_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = (\Mux52~0_combout ) # ((!\RtAddr~combout [2] & \Mux52~2_combout ))

	.dataa(\Mux52~0_combout ),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux52~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~3 .lut_mask = 16'hBABA;
defparam \Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][12]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][12]~regout )))))

	.dataa(\RF[5][12]~regout ),
	.datab(\RF[4][12]~regout ),
	.datac(\RtAddr~combout [0]),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~0 .lut_mask = 16'hAC00;
defparam \Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneii_lcell_comb \RF~69 (
// Equation(s):
// \RF~69_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & \WriteData~combout [12])))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\RF[3][26]~4_combout ),
	.datad(\WriteData~combout [12]),
	.cin(gnd),
	.combout(\RF~69_combout ),
	.cout());
// synopsys translate_off
defparam \RF~69 .lut_mask = 16'h1000;
defparam \RF~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N31
cycloneii_lcell_ff \RF[2][12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][12]~regout ));

// Location: LCCOMB_X13_Y9_N6
cycloneii_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = (\Mux51~1_combout  & (((\RF[3][12]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux51~1_combout  & (\RF[2][12]~regout  & (\RtAddr~combout [1])))

	.dataa(\Mux51~1_combout ),
	.datab(\RF[2][12]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[3][12]~regout ),
	.cin(gnd),
	.combout(\Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~2 .lut_mask = 16'hEA4A;
defparam \Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = (\Mux51~0_combout ) # ((\Mux51~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux51~0_combout ),
	.datab(vcc),
	.datac(\Mux51~2_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~3 .lut_mask = 16'hAAFA;
defparam \Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneii_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][13]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][13]~regout )))))

	.dataa(\RtAddr~combout [2]),
	.datab(\RtAddr~combout [0]),
	.datac(\RF[5][13]~regout ),
	.datad(\RF[4][13]~regout ),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'hA280;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
cycloneii_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = (\RtAddr~combout [0] & ((\RF[1][13]~regout ) # ((\RtAddr~combout [1])))) # (!\RtAddr~combout [0] & (((!\RtAddr~combout [1] & \RF[0][13]~regout ))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[1][13]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[0][13]~regout ),
	.cin(gnd),
	.combout(\Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~1 .lut_mask = 16'hADA8;
defparam \Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneii_lcell_comb \RF~74 (
// Equation(s):
// \RF~74_combout  = (!\WriteAddr~combout [0] & (\WriteData~combout [13] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [13]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~74_combout ),
	.cout());
// synopsys translate_off
defparam \RF~74 .lut_mask = 16'h0400;
defparam \RF~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N13
cycloneii_lcell_ff \RF[2][13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][13]~regout ));

// Location: LCCOMB_X15_Y5_N18
cycloneii_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = (\RtAddr~combout [1] & ((\Mux50~1_combout  & (\RF[3][13]~regout )) # (!\Mux50~1_combout  & ((\RF[2][13]~regout ))))) # (!\RtAddr~combout [1] & (((\Mux50~1_combout ))))

	.dataa(\RF[3][13]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\Mux50~1_combout ),
	.datad(\RF[2][13]~regout ),
	.cin(gnd),
	.combout(\Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~2 .lut_mask = 16'hBCB0;
defparam \Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneii_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = (\Mux50~0_combout ) # ((!\RtAddr~combout [2] & \Mux50~2_combout ))

	.dataa(\RtAddr~combout [2]),
	.datab(\Mux50~0_combout ),
	.datac(\Mux50~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~3 .lut_mask = 16'hDCDC;
defparam \Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
cycloneii_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = (\Mux49~1_combout  & (((\RF[3][14]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux49~1_combout  & (\RF[2][14]~regout  & (\RtAddr~combout [1])))

	.dataa(\Mux49~1_combout ),
	.datab(\RF[2][14]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[3][14]~regout ),
	.cin(gnd),
	.combout(\Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~2 .lut_mask = 16'hEA4A;
defparam \Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneii_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][14]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][14]~regout )))))

	.dataa(\RtAddr~combout [2]),
	.datab(\RtAddr~combout [0]),
	.datac(\RF[5][14]~regout ),
	.datad(\RF[4][14]~regout ),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'hA280;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneii_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = (\Mux49~0_combout ) # ((\Mux49~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux49~2_combout ),
	.datab(\Mux49~0_combout ),
	.datac(vcc),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~3 .lut_mask = 16'hCCEE;
defparam \Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
cycloneii_lcell_comb \RF~86 (
// Equation(s):
// \RF~86_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [15] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [15]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~86_combout ),
	.cout());
// synopsys translate_off
defparam \RF~86 .lut_mask = 16'h1000;
defparam \RF~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N7
cycloneii_lcell_ff \RF[0][15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][15]~regout ));

// Location: LCCOMB_X18_Y5_N20
cycloneii_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = (\RtAddr~combout [0] & ((\RF[1][15]~regout ) # ((\RtAddr~combout [1])))) # (!\RtAddr~combout [0] & (((!\RtAddr~combout [1] & \RF[0][15]~regout ))))

	.dataa(\RF[1][15]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[0][15]~regout ),
	.cin(gnd),
	.combout(\Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~1 .lut_mask = 16'hCBC8;
defparam \Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneii_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = (\RtAddr~combout [1] & ((\Mux48~1_combout  & ((\RF[3][15]~regout ))) # (!\Mux48~1_combout  & (\RF[2][15]~regout )))) # (!\RtAddr~combout [1] & (((\Mux48~1_combout ))))

	.dataa(\RF[2][15]~regout ),
	.datab(\RF[3][15]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\Mux48~1_combout ),
	.cin(gnd),
	.combout(\Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~2 .lut_mask = 16'hCFA0;
defparam \Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][15]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][15]~regout )))))

	.dataa(\RF[5][15]~regout ),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[4][15]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'h88C0;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneii_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = (\Mux48~0_combout ) # ((\Mux48~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux48~2_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux48~0_combout ),
	.cin(gnd),
	.combout(\Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~3 .lut_mask = 16'hFF0C;
defparam \Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneii_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = (\RtAddr~combout [0] & ((\RF[1][16]~regout ) # ((\RtAddr~combout [1])))) # (!\RtAddr~combout [0] & (((!\RtAddr~combout [1] & \RF[0][16]~regout ))))

	.dataa(\RF[1][16]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[0][16]~regout ),
	.cin(gnd),
	.combout(\Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~1 .lut_mask = 16'hCBC8;
defparam \Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneii_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = (\Mux47~1_combout  & (((\RF[3][16]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux47~1_combout  & (\RF[2][16]~regout  & (\RtAddr~combout [1])))

	.dataa(\RF[2][16]~regout ),
	.datab(\Mux47~1_combout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[3][16]~regout ),
	.cin(gnd),
	.combout(\Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~2 .lut_mask = 16'hEC2C;
defparam \Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneii_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][16]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][16]~regout )))))

	.dataa(\RF[5][16]~regout ),
	.datab(\RF[4][16]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'hA0C0;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneii_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = (\Mux47~0_combout ) # ((\Mux47~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux47~2_combout ),
	.datab(vcc),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux47~0_combout ),
	.cin(gnd),
	.combout(\Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~3 .lut_mask = 16'hFF0A;
defparam \Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneii_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][17]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][17]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[5][17]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RF[4][17]~regout ),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'hD080;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
cycloneii_lcell_comb \RF~95 (
// Equation(s):
// \RF~95_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [17])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [17]),
	.cin(gnd),
	.combout(\RF~95_combout ),
	.cout());
// synopsys translate_off
defparam \RF~95 .lut_mask = 16'h2000;
defparam \RF~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N23
cycloneii_lcell_ff \RF[1][17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][17]~regout ));

// Location: LCCOMB_X14_Y6_N0
cycloneii_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][17]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][17]~regout ))))

	.dataa(\RF[0][17]~regout ),
	.datab(\RF[1][17]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~1 .lut_mask = 16'hFC0A;
defparam \Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneii_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (\Mux46~1_combout  & (((\RF[3][17]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux46~1_combout  & (\RF[2][17]~regout  & (\RtAddr~combout [1])))

	.dataa(\RF[2][17]~regout ),
	.datab(\Mux46~1_combout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[3][17]~regout ),
	.cin(gnd),
	.combout(\Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = 16'hEC2C;
defparam \Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneii_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = (\Mux46~0_combout ) # ((!\RtAddr~combout [2] & \Mux46~2_combout ))

	.dataa(vcc),
	.datab(\Mux46~0_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux46~2_combout ),
	.cin(gnd),
	.combout(\Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~3 .lut_mask = 16'hCFCC;
defparam \Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \RF~102 (
// Equation(s):
// \RF~102_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [18] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [18]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~102_combout ),
	.cout());
// synopsys translate_off
defparam \RF~102 .lut_mask = 16'h0800;
defparam \RF~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N13
cycloneii_lcell_ff \RF[3][18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~102_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][18]~regout ));

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = (\Mux45~1_combout  & (((\RF[3][18]~regout )) # (!\RtAddr~combout [1]))) # (!\Mux45~1_combout  & (\RtAddr~combout [1] & (\RF[2][18]~regout )))

	.dataa(\Mux45~1_combout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[2][18]~regout ),
	.datad(\RF[3][18]~regout ),
	.cin(gnd),
	.combout(\Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~2 .lut_mask = 16'hEA62;
defparam \Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneii_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][18]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][18]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[5][18]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RF[4][18]~regout ),
	.cin(gnd),
	.combout(\Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~0 .lut_mask = 16'hD080;
defparam \Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneii_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\Mux45~0_combout ) # ((!\RtAddr~combout [2] & \Mux45~2_combout ))

	.dataa(\RtAddr~combout [2]),
	.datab(\Mux45~2_combout ),
	.datac(\Mux45~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = 16'hF4F4;
defparam \Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneii_lcell_comb \RF~103 (
// Equation(s):
// \RF~103_combout  = (\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [19] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [19]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~103_combout ),
	.cout());
// synopsys translate_off
defparam \RF~103 .lut_mask = 16'h2000;
defparam \RF~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N3
cycloneii_lcell_ff \RF[4][19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][19]~regout ));

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][19]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][19]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[5][19]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RF[4][19]~regout ),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'hD080;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
cycloneii_lcell_comb \RF~106 (
// Equation(s):
// \RF~106_combout  = (!\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [19])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [19]),
	.cin(gnd),
	.combout(\RF~106_combout ),
	.cout());
// synopsys translate_off
defparam \RF~106 .lut_mask = 16'h1000;
defparam \RF~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N21
cycloneii_lcell_ff \RF[0][19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~106_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][19]~regout ));

// Location: LCCOMB_X15_Y7_N10
cycloneii_lcell_comb \RF~105 (
// Equation(s):
// \RF~105_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\RF[5][0]~0_combout  & \WriteData~combout [19])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\RF[5][0]~0_combout ),
	.datad(\WriteData~combout [19]),
	.cin(gnd),
	.combout(\RF~105_combout ),
	.cout());
// synopsys translate_off
defparam \RF~105 .lut_mask = 16'h2000;
defparam \RF~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N11
cycloneii_lcell_ff \RF[1][19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~105_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][19]~regout ));

// Location: LCCOMB_X15_Y7_N8
cycloneii_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = (\RtAddr~combout [0] & ((\RtAddr~combout [1]) # ((\RF[1][19]~regout )))) # (!\RtAddr~combout [0] & (!\RtAddr~combout [1] & (\RF[0][19]~regout )))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[0][19]~regout ),
	.datad(\RF[1][19]~regout ),
	.cin(gnd),
	.combout(\Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~1 .lut_mask = 16'hBA98;
defparam \Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
cycloneii_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = (\RtAddr~combout [1] & ((\Mux44~1_combout  & (\RF[3][19]~regout )) # (!\Mux44~1_combout  & ((\RF[2][19]~regout ))))) # (!\RtAddr~combout [1] & (((\Mux44~1_combout ))))

	.dataa(\RF[3][19]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\Mux44~1_combout ),
	.datad(\RF[2][19]~regout ),
	.cin(gnd),
	.combout(\Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~2 .lut_mask = 16'hBCB0;
defparam \Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
cycloneii_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = (\Mux44~0_combout ) # ((!\RtAddr~combout [2] & \Mux44~2_combout ))

	.dataa(\RtAddr~combout [2]),
	.datab(\Mux44~0_combout ),
	.datac(\Mux44~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~3 .lut_mask = 16'hDCDC;
defparam \Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneii_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][20]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][20]~regout ))))

	.dataa(\RF[4][20]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [2]),
	.datad(\RF[5][20]~regout ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hE020;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \RF~109 (
// Equation(s):
// \RF~109_combout  = (!\WriteAddr~combout [2] & (!\WriteAddr~combout [0] & (\WriteData~combout [20] & \RF[3][26]~4_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteData~combout [20]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~109_combout ),
	.cout());
// synopsys translate_off
defparam \RF~109 .lut_mask = 16'h1000;
defparam \RF~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N25
cycloneii_lcell_ff \RF[2][20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[2][20]~regout ));

// Location: LCCOMB_X15_Y7_N18
cycloneii_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = (\RtAddr~combout [0] & ((\RtAddr~combout [1]) # ((\RF[1][20]~regout )))) # (!\RtAddr~combout [0] & (!\RtAddr~combout [1] & ((\RF[0][20]~regout ))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[1][20]~regout ),
	.datad(\RF[0][20]~regout ),
	.cin(gnd),
	.combout(\Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = 16'hB9A8;
defparam \Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = (\RtAddr~combout [1] & ((\Mux43~1_combout  & (\RF[3][20]~regout )) # (!\Mux43~1_combout  & ((\RF[2][20]~regout ))))) # (!\RtAddr~combout [1] & (((\Mux43~1_combout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[3][20]~regout ),
	.datac(\RF[2][20]~regout ),
	.datad(\Mux43~1_combout ),
	.cin(gnd),
	.combout(\Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~2 .lut_mask = 16'hDDA0;
defparam \Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneii_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = (\Mux43~0_combout ) # ((!\RtAddr~combout [2] & \Mux43~2_combout ))

	.dataa(vcc),
	.datab(\Mux43~0_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux43~2_combout ),
	.cin(gnd),
	.combout(\Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~3 .lut_mask = 16'hCFCC;
defparam \Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneii_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][21]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][21]~regout )))))

	.dataa(\RF[5][21]~regout ),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[4][21]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'h88C0;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][21]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][21]~regout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[0][21]~regout ),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[1][21]~regout ),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'hF4A4;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = (\RtAddr~combout [1] & ((\Mux42~1_combout  & ((\RF[3][21]~regout ))) # (!\Mux42~1_combout  & (\RF[2][21]~regout )))) # (!\RtAddr~combout [1] & (((\Mux42~1_combout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[2][21]~regout ),
	.datac(\Mux42~1_combout ),
	.datad(\RF[3][21]~regout ),
	.cin(gnd),
	.combout(\Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~2 .lut_mask = 16'hF858;
defparam \Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneii_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = (\Mux42~0_combout ) # ((!\RtAddr~combout [2] & \Mux42~2_combout ))

	.dataa(vcc),
	.datab(\Mux42~0_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(\Mux42~2_combout ),
	.cin(gnd),
	.combout(\Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~3 .lut_mask = 16'hCFCC;
defparam \Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneii_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][22]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][22]~regout ))))

	.dataa(\RF[4][22]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [2]),
	.datad(\RF[5][22]~regout ),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hE020;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneii_lcell_comb \RF~122 (
// Equation(s):
// \RF~122_combout  = (\WriteAddr~combout [0] & (\RF[3][26]~4_combout  & (\WriteData~combout [22] & !\WriteAddr~combout [2])))

	.dataa(\WriteAddr~combout [0]),
	.datab(\RF[3][26]~4_combout ),
	.datac(\WriteData~combout [22]),
	.datad(\WriteAddr~combout [2]),
	.cin(gnd),
	.combout(\RF~122_combout ),
	.cout());
// synopsys translate_off
defparam \RF~122 .lut_mask = 16'h0080;
defparam \RF~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N9
cycloneii_lcell_ff \RF[3][22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~122_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][22]~regout ));

// Location: LCCOMB_X15_Y8_N10
cycloneii_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = (\Mux41~1_combout  & (((\RF[3][22]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux41~1_combout  & (\RF[2][22]~regout  & (\RtAddr~combout [1])))

	.dataa(\Mux41~1_combout ),
	.datab(\RF[2][22]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[3][22]~regout ),
	.cin(gnd),
	.combout(\Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~2 .lut_mask = 16'hEA4A;
defparam \Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneii_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = (\Mux41~0_combout ) # ((!\RtAddr~combout [2] & \Mux41~2_combout ))

	.dataa(\Mux41~0_combout ),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux41~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~3 .lut_mask = 16'hBABA;
defparam \Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
cycloneii_lcell_comb \RF~125 (
// Equation(s):
// \RF~125_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [23] & (\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [23]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~125_combout ),
	.cout());
// synopsys translate_off
defparam \RF~125 .lut_mask = 16'h4000;
defparam \RF~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N13
cycloneii_lcell_ff \RF[1][23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~125_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][23]~regout ));

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][23]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][23]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[0][23]~regout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][23]~regout ),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'hAEA4;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
cycloneii_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (\Mux40~1_combout  & ((\RF[3][23]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux40~1_combout  & (((\RtAddr~combout [1] & \RF[2][23]~regout ))))

	.dataa(\RF[3][23]~regout ),
	.datab(\Mux40~1_combout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[2][23]~regout ),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'hBC8C;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneii_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][23]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][23]~regout )))))

	.dataa(\RF[5][23]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [2]),
	.datad(\RF[4][23]~regout ),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hB080;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneii_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (\Mux40~0_combout ) # ((!\RtAddr~combout [2] & \Mux40~2_combout ))

	.dataa(\RtAddr~combout [2]),
	.datab(\Mux40~2_combout ),
	.datac(\Mux40~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'hF4F4;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneii_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][24]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][24]~regout )))))

	.dataa(\RF[5][24]~regout ),
	.datab(\RF[4][24]~regout ),
	.datac(\RtAddr~combout [0]),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hAC00;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneii_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = (\Mux39~1_combout  & (((\RF[3][24]~regout )) # (!\RtAddr~combout [1]))) # (!\Mux39~1_combout  & (\RtAddr~combout [1] & (\RF[2][24]~regout )))

	.dataa(\Mux39~1_combout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[2][24]~regout ),
	.datad(\RF[3][24]~regout ),
	.cin(gnd),
	.combout(\Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~2 .lut_mask = 16'hEA62;
defparam \Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneii_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = (\Mux39~0_combout ) # ((!\RtAddr~combout [2] & \Mux39~2_combout ))

	.dataa(vcc),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux39~0_combout ),
	.datad(\Mux39~2_combout ),
	.cin(gnd),
	.combout(\Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~3 .lut_mask = 16'hF3F0;
defparam \Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = (\Mux38~1_combout  & (((\RF[3][25]~regout )) # (!\RtAddr~combout [1]))) # (!\Mux38~1_combout  & (\RtAddr~combout [1] & (\RF[2][25]~regout )))

	.dataa(\Mux38~1_combout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[2][25]~regout ),
	.datad(\RF[3][25]~regout ),
	.cin(gnd),
	.combout(\Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~2 .lut_mask = 16'hEA62;
defparam \Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][25]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][25]~regout ))))

	.dataa(\RF[4][25]~regout ),
	.datab(\RF[5][25]~regout ),
	.datac(\RtAddr~combout [2]),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'hC0A0;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = (\Mux38~0_combout ) # ((!\RtAddr~combout [2] & \Mux38~2_combout ))

	.dataa(\RtAddr~combout [2]),
	.datab(\Mux38~2_combout ),
	.datac(\Mux38~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~3 .lut_mask = 16'hF4F4;
defparam \Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneii_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][26]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][26]~regout ))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[4][26]~regout ),
	.datac(\RF[5][26]~regout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'hE400;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneii_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][26]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][26]~regout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[0][26]~regout ),
	.datac(\RF[1][26]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~1 .lut_mask = 16'hFA44;
defparam \Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneii_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = (\Mux37~1_combout  & (((\RF[3][26]~regout ) # (!\RtAddr~combout [1])))) # (!\Mux37~1_combout  & (\RF[2][26]~regout  & (\RtAddr~combout [1])))

	.dataa(\RF[2][26]~regout ),
	.datab(\Mux37~1_combout ),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[3][26]~regout ),
	.cin(gnd),
	.combout(\Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~2 .lut_mask = 16'hEC2C;
defparam \Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneii_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = (\Mux37~0_combout ) # ((\Mux37~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux37~0_combout ),
	.datac(\Mux37~2_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~3 .lut_mask = 16'hCCFC;
defparam \Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneii_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][27]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][27]~regout )))))

	.dataa(\RF[5][27]~regout ),
	.datab(\RtAddr~combout [2]),
	.datac(\RF[4][27]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'h88C0;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneii_lcell_comb \RF~145 (
// Equation(s):
// \RF~145_combout  = (\WriteAddr~combout [0] & (\WriteData~combout [27] & (!\WriteAddr~combout [2] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteData~combout [27]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~145_combout ),
	.cout());
// synopsys translate_off
defparam \RF~145 .lut_mask = 16'h0800;
defparam \RF~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N27
cycloneii_lcell_ff \RF[1][27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~145_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][27]~regout ));

// Location: LCCOMB_X13_Y8_N6
cycloneii_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = (\RtAddr~combout [0] & (((\RtAddr~combout [1]) # (\RF[1][27]~regout )))) # (!\RtAddr~combout [0] & (\RF[0][27]~regout  & (!\RtAddr~combout [1])))

	.dataa(\RF[0][27]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[1][27]~regout ),
	.cin(gnd),
	.combout(\Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~1 .lut_mask = 16'hCEC2;
defparam \Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneii_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = (\RtAddr~combout [1] & ((\Mux36~1_combout  & ((\RF[3][27]~regout ))) # (!\Mux36~1_combout  & (\RF[2][27]~regout )))) # (!\RtAddr~combout [1] & (((\Mux36~1_combout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[2][27]~regout ),
	.datac(\RF[3][27]~regout ),
	.datad(\Mux36~1_combout ),
	.cin(gnd),
	.combout(\Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~2 .lut_mask = 16'hF588;
defparam \Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneii_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = (\Mux36~0_combout ) # ((\Mux36~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux36~0_combout ),
	.datab(\Mux36~2_combout ),
	.datac(\RtAddr~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~3 .lut_mask = 16'hAEAE;
defparam \Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneii_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = (\RtAddr~combout [0] & ((\RF[1][28]~regout ) # ((\RtAddr~combout [1])))) # (!\RtAddr~combout [0] & (((!\RtAddr~combout [1] & \RF[0][28]~regout ))))

	.dataa(\RF[1][28]~regout ),
	.datab(\RtAddr~combout [0]),
	.datac(\RtAddr~combout [1]),
	.datad(\RF[0][28]~regout ),
	.cin(gnd),
	.combout(\Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~1 .lut_mask = 16'hCBC8;
defparam \Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneii_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = (\Mux35~1_combout  & ((\RF[3][28]~regout ) # ((!\RtAddr~combout [1])))) # (!\Mux35~1_combout  & (((\RF[2][28]~regout  & \RtAddr~combout [1]))))

	.dataa(\RF[3][28]~regout ),
	.datab(\RF[2][28]~regout ),
	.datac(\Mux35~1_combout ),
	.datad(\RtAddr~combout [1]),
	.cin(gnd),
	.combout(\Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~2 .lut_mask = 16'hACF0;
defparam \Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneii_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & (\RF[5][28]~regout )) # (!\RtAddr~combout [0] & ((\RF[4][28]~regout )))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[5][28]~regout ),
	.datac(\RF[4][28]~regout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'hD800;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneii_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = (\Mux35~0_combout ) # ((\Mux35~2_combout  & !\RtAddr~combout [2]))

	.dataa(vcc),
	.datab(\Mux35~2_combout ),
	.datac(\Mux35~0_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~3 .lut_mask = 16'hF0FC;
defparam \Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][29]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][29]~regout ))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[4][29]~regout ),
	.datac(\RF[5][29]~regout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hE400;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneii_lcell_comb \RF~155 (
// Equation(s):
// \RF~155_combout  = (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & (\WriteData~combout [29] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [0]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteData~combout [29]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~155_combout ),
	.cout());
// synopsys translate_off
defparam \RF~155 .lut_mask = 16'h2000;
defparam \RF~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N17
cycloneii_lcell_ff \RF[1][29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~155_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][29]~regout ));

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][29]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][29]~regout ))))

	.dataa(\RF[0][29]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[1][29]~regout ),
	.datad(\RtAddr~combout [0]),
	.cin(gnd),
	.combout(\Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~1 .lut_mask = 16'hFC22;
defparam \Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = (\RtAddr~combout [1] & ((\Mux34~1_combout  & ((\RF[3][29]~regout ))) # (!\Mux34~1_combout  & (\RF[2][29]~regout )))) # (!\RtAddr~combout [1] & (((\Mux34~1_combout ))))

	.dataa(\RF[2][29]~regout ),
	.datab(\RtAddr~combout [1]),
	.datac(\Mux34~1_combout ),
	.datad(\RF[3][29]~regout ),
	.cin(gnd),
	.combout(\Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~2 .lut_mask = 16'hF838;
defparam \Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = (\Mux34~0_combout ) # ((\Mux34~2_combout  & !\RtAddr~combout [2]))

	.dataa(\Mux34~0_combout ),
	.datab(vcc),
	.datac(\Mux34~2_combout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~3 .lut_mask = 16'hAAFA;
defparam \Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \RF~158 (
// Equation(s):
// \RF~158_combout  = (\WriteAddr~combout [2] & (\WriteData~combout [30] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [30]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~158_combout ),
	.cout());
// synopsys translate_off
defparam \RF~158 .lut_mask = 16'h0800;
defparam \RF~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N1
cycloneii_lcell_ff \RF[4][30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~158_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[4][30]~regout ));

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][30]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][30]~regout ))))

	.dataa(\RtAddr~combout [0]),
	.datab(\RF[4][30]~regout ),
	.datac(\RF[5][30]~regout ),
	.datad(\RtAddr~combout [2]),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hE400;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \RF~161 (
// Equation(s):
// \RF~161_combout  = (!\WriteAddr~combout [2] & (\WriteData~combout [30] & (!\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteAddr~combout [2]),
	.datab(\WriteData~combout [30]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~161_combout ),
	.cout());
// synopsys translate_off
defparam \RF~161 .lut_mask = 16'h0400;
defparam \RF~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N19
cycloneii_lcell_ff \RF[0][30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~161_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[0][30]~regout ));

// Location: LCCOMB_X13_Y8_N18
cycloneii_lcell_comb \RF~160 (
// Equation(s):
// \RF~160_combout  = (\WriteData~combout [30] & (!\WriteAddr~combout [2] & (\WriteAddr~combout [0] & \RF[5][0]~0_combout )))

	.dataa(\WriteData~combout [30]),
	.datab(\WriteAddr~combout [2]),
	.datac(\WriteAddr~combout [0]),
	.datad(\RF[5][0]~0_combout ),
	.cin(gnd),
	.combout(\RF~160_combout ),
	.cout());
// synopsys translate_off
defparam \RF~160 .lut_mask = 16'h2000;
defparam \RF~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N19
cycloneii_lcell_ff \RF[1][30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~160_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][25]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[1][30]~regout ));

// Location: LCCOMB_X17_Y8_N28
cycloneii_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\RtAddr~combout [0] & ((\RtAddr~combout [1]) # ((\RF[1][30]~regout )))) # (!\RtAddr~combout [0] & (!\RtAddr~combout [1] & (\RF[0][30]~regout )))

	.dataa(\RtAddr~combout [0]),
	.datab(\RtAddr~combout [1]),
	.datac(\RF[0][30]~regout ),
	.datad(\RF[1][30]~regout ),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'hBA98;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneii_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\RtAddr~combout [1] & ((\Mux33~1_combout  & (\RF[3][30]~regout )) # (!\Mux33~1_combout  & ((\RF[2][30]~regout ))))) # (!\RtAddr~combout [1] & (\Mux33~1_combout ))

	.dataa(\RtAddr~combout [1]),
	.datab(\Mux33~1_combout ),
	.datac(\RF[3][30]~regout ),
	.datad(\RF[2][30]~regout ),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'hE6C4;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = (\Mux33~0_combout ) # ((!\RtAddr~combout [2] & \Mux33~2_combout ))

	.dataa(vcc),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux33~0_combout ),
	.datad(\Mux33~2_combout ),
	.cin(gnd),
	.combout(\Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~3 .lut_mask = 16'hF3F0;
defparam \Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\RtAddr~combout [1] & (((\RtAddr~combout [0])))) # (!\RtAddr~combout [1] & ((\RtAddr~combout [0] & ((\RF[1][31]~regout ))) # (!\RtAddr~combout [0] & (\RF[0][31]~regout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[0][31]~regout ),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[1][31]~regout ),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hF4A4;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \RF~167 (
// Equation(s):
// \RF~167_combout  = (\WriteData~combout [31] & (\WriteAddr~combout [0] & (!\WriteAddr~combout [2] & \RF[3][26]~4_combout )))

	.dataa(\WriteData~combout [31]),
	.datab(\WriteAddr~combout [0]),
	.datac(\WriteAddr~combout [2]),
	.datad(\RF[3][26]~4_combout ),
	.cin(gnd),
	.combout(\RF~167_combout ),
	.cout());
// synopsys translate_off
defparam \RF~167 .lut_mask = 16'h0800;
defparam \RF~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N11
cycloneii_lcell_ff \RF[3][31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF~167_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][26]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF[3][31]~regout ));

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\RtAddr~combout [1] & ((\Mux32~1_combout  & ((\RF[3][31]~regout ))) # (!\Mux32~1_combout  & (\RF[2][31]~regout )))) # (!\RtAddr~combout [1] & (((\Mux32~1_combout ))))

	.dataa(\RtAddr~combout [1]),
	.datab(\RF[2][31]~regout ),
	.datac(\Mux32~1_combout ),
	.datad(\RF[3][31]~regout ),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hF858;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneii_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\RtAddr~combout [2] & ((\RtAddr~combout [0] & ((\RF[5][31]~regout ))) # (!\RtAddr~combout [0] & (\RF[4][31]~regout ))))

	.dataa(\RF[4][31]~regout ),
	.datab(\RtAddr~combout [2]),
	.datac(\RtAddr~combout [0]),
	.datad(\RF[5][31]~regout ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hC808;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneii_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\Mux32~0_combout ) # ((!\RtAddr~combout [2] & \Mux32~2_combout ))

	.dataa(vcc),
	.datab(\RtAddr~combout [2]),
	.datac(\Mux32~2_combout ),
	.datad(\Mux32~0_combout ),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'hFF30;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RsAddr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsAddr[3]));
// synopsys translate_off
defparam \RsAddr[3]~I .input_async_reset = "none";
defparam \RsAddr[3]~I .input_power_up = "low";
defparam \RsAddr[3]~I .input_register_mode = "none";
defparam \RsAddr[3]~I .input_sync_reset = "none";
defparam \RsAddr[3]~I .oe_async_reset = "none";
defparam \RsAddr[3]~I .oe_power_up = "low";
defparam \RsAddr[3]~I .oe_register_mode = "none";
defparam \RsAddr[3]~I .oe_sync_reset = "none";
defparam \RsAddr[3]~I .operation_mode = "input";
defparam \RsAddr[3]~I .output_async_reset = "none";
defparam \RsAddr[3]~I .output_power_up = "low";
defparam \RsAddr[3]~I .output_register_mode = "none";
defparam \RsAddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RsAddr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsAddr[4]));
// synopsys translate_off
defparam \RsAddr[4]~I .input_async_reset = "none";
defparam \RsAddr[4]~I .input_power_up = "low";
defparam \RsAddr[4]~I .input_register_mode = "none";
defparam \RsAddr[4]~I .input_sync_reset = "none";
defparam \RsAddr[4]~I .oe_async_reset = "none";
defparam \RsAddr[4]~I .oe_power_up = "low";
defparam \RsAddr[4]~I .oe_register_mode = "none";
defparam \RsAddr[4]~I .oe_sync_reset = "none";
defparam \RsAddr[4]~I .operation_mode = "input";
defparam \RsAddr[4]~I .output_async_reset = "none";
defparam \RsAddr[4]~I .output_power_up = "low";
defparam \RsAddr[4]~I .output_register_mode = "none";
defparam \RsAddr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RtAddr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtAddr[3]));
// synopsys translate_off
defparam \RtAddr[3]~I .input_async_reset = "none";
defparam \RtAddr[3]~I .input_power_up = "low";
defparam \RtAddr[3]~I .input_register_mode = "none";
defparam \RtAddr[3]~I .input_sync_reset = "none";
defparam \RtAddr[3]~I .oe_async_reset = "none";
defparam \RtAddr[3]~I .oe_power_up = "low";
defparam \RtAddr[3]~I .oe_register_mode = "none";
defparam \RtAddr[3]~I .oe_sync_reset = "none";
defparam \RtAddr[3]~I .operation_mode = "input";
defparam \RtAddr[3]~I .output_async_reset = "none";
defparam \RtAddr[3]~I .output_power_up = "low";
defparam \RtAddr[3]~I .output_register_mode = "none";
defparam \RtAddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RtAddr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtAddr[4]));
// synopsys translate_off
defparam \RtAddr[4]~I .input_async_reset = "none";
defparam \RtAddr[4]~I .input_power_up = "low";
defparam \RtAddr[4]~I .input_register_mode = "none";
defparam \RtAddr[4]~I .input_sync_reset = "none";
defparam \RtAddr[4]~I .oe_async_reset = "none";
defparam \RtAddr[4]~I .oe_power_up = "low";
defparam \RtAddr[4]~I .oe_register_mode = "none";
defparam \RtAddr[4]~I .oe_sync_reset = "none";
defparam \RtAddr[4]~I .operation_mode = "input";
defparam \RtAddr[4]~I .output_async_reset = "none";
defparam \RtAddr[4]~I .output_power_up = "low";
defparam \RtAddr[4]~I .output_register_mode = "none";
defparam \RtAddr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[0]~I (
	.datain(\Mux31~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[0]));
// synopsys translate_off
defparam \RsData[0]~I .input_async_reset = "none";
defparam \RsData[0]~I .input_power_up = "low";
defparam \RsData[0]~I .input_register_mode = "none";
defparam \RsData[0]~I .input_sync_reset = "none";
defparam \RsData[0]~I .oe_async_reset = "none";
defparam \RsData[0]~I .oe_power_up = "low";
defparam \RsData[0]~I .oe_register_mode = "none";
defparam \RsData[0]~I .oe_sync_reset = "none";
defparam \RsData[0]~I .operation_mode = "output";
defparam \RsData[0]~I .output_async_reset = "none";
defparam \RsData[0]~I .output_power_up = "low";
defparam \RsData[0]~I .output_register_mode = "none";
defparam \RsData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[1]~I (
	.datain(\Mux30~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[1]));
// synopsys translate_off
defparam \RsData[1]~I .input_async_reset = "none";
defparam \RsData[1]~I .input_power_up = "low";
defparam \RsData[1]~I .input_register_mode = "none";
defparam \RsData[1]~I .input_sync_reset = "none";
defparam \RsData[1]~I .oe_async_reset = "none";
defparam \RsData[1]~I .oe_power_up = "low";
defparam \RsData[1]~I .oe_register_mode = "none";
defparam \RsData[1]~I .oe_sync_reset = "none";
defparam \RsData[1]~I .operation_mode = "output";
defparam \RsData[1]~I .output_async_reset = "none";
defparam \RsData[1]~I .output_power_up = "low";
defparam \RsData[1]~I .output_register_mode = "none";
defparam \RsData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[2]~I (
	.datain(\Mux29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[2]));
// synopsys translate_off
defparam \RsData[2]~I .input_async_reset = "none";
defparam \RsData[2]~I .input_power_up = "low";
defparam \RsData[2]~I .input_register_mode = "none";
defparam \RsData[2]~I .input_sync_reset = "none";
defparam \RsData[2]~I .oe_async_reset = "none";
defparam \RsData[2]~I .oe_power_up = "low";
defparam \RsData[2]~I .oe_register_mode = "none";
defparam \RsData[2]~I .oe_sync_reset = "none";
defparam \RsData[2]~I .operation_mode = "output";
defparam \RsData[2]~I .output_async_reset = "none";
defparam \RsData[2]~I .output_power_up = "low";
defparam \RsData[2]~I .output_register_mode = "none";
defparam \RsData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[3]~I (
	.datain(\Mux28~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[3]));
// synopsys translate_off
defparam \RsData[3]~I .input_async_reset = "none";
defparam \RsData[3]~I .input_power_up = "low";
defparam \RsData[3]~I .input_register_mode = "none";
defparam \RsData[3]~I .input_sync_reset = "none";
defparam \RsData[3]~I .oe_async_reset = "none";
defparam \RsData[3]~I .oe_power_up = "low";
defparam \RsData[3]~I .oe_register_mode = "none";
defparam \RsData[3]~I .oe_sync_reset = "none";
defparam \RsData[3]~I .operation_mode = "output";
defparam \RsData[3]~I .output_async_reset = "none";
defparam \RsData[3]~I .output_power_up = "low";
defparam \RsData[3]~I .output_register_mode = "none";
defparam \RsData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[4]~I (
	.datain(\Mux27~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[4]));
// synopsys translate_off
defparam \RsData[4]~I .input_async_reset = "none";
defparam \RsData[4]~I .input_power_up = "low";
defparam \RsData[4]~I .input_register_mode = "none";
defparam \RsData[4]~I .input_sync_reset = "none";
defparam \RsData[4]~I .oe_async_reset = "none";
defparam \RsData[4]~I .oe_power_up = "low";
defparam \RsData[4]~I .oe_register_mode = "none";
defparam \RsData[4]~I .oe_sync_reset = "none";
defparam \RsData[4]~I .operation_mode = "output";
defparam \RsData[4]~I .output_async_reset = "none";
defparam \RsData[4]~I .output_power_up = "low";
defparam \RsData[4]~I .output_register_mode = "none";
defparam \RsData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[5]~I (
	.datain(\Mux26~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[5]));
// synopsys translate_off
defparam \RsData[5]~I .input_async_reset = "none";
defparam \RsData[5]~I .input_power_up = "low";
defparam \RsData[5]~I .input_register_mode = "none";
defparam \RsData[5]~I .input_sync_reset = "none";
defparam \RsData[5]~I .oe_async_reset = "none";
defparam \RsData[5]~I .oe_power_up = "low";
defparam \RsData[5]~I .oe_register_mode = "none";
defparam \RsData[5]~I .oe_sync_reset = "none";
defparam \RsData[5]~I .operation_mode = "output";
defparam \RsData[5]~I .output_async_reset = "none";
defparam \RsData[5]~I .output_power_up = "low";
defparam \RsData[5]~I .output_register_mode = "none";
defparam \RsData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[6]~I (
	.datain(\Mux25~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[6]));
// synopsys translate_off
defparam \RsData[6]~I .input_async_reset = "none";
defparam \RsData[6]~I .input_power_up = "low";
defparam \RsData[6]~I .input_register_mode = "none";
defparam \RsData[6]~I .input_sync_reset = "none";
defparam \RsData[6]~I .oe_async_reset = "none";
defparam \RsData[6]~I .oe_power_up = "low";
defparam \RsData[6]~I .oe_register_mode = "none";
defparam \RsData[6]~I .oe_sync_reset = "none";
defparam \RsData[6]~I .operation_mode = "output";
defparam \RsData[6]~I .output_async_reset = "none";
defparam \RsData[6]~I .output_power_up = "low";
defparam \RsData[6]~I .output_register_mode = "none";
defparam \RsData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[7]~I (
	.datain(\Mux24~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[7]));
// synopsys translate_off
defparam \RsData[7]~I .input_async_reset = "none";
defparam \RsData[7]~I .input_power_up = "low";
defparam \RsData[7]~I .input_register_mode = "none";
defparam \RsData[7]~I .input_sync_reset = "none";
defparam \RsData[7]~I .oe_async_reset = "none";
defparam \RsData[7]~I .oe_power_up = "low";
defparam \RsData[7]~I .oe_register_mode = "none";
defparam \RsData[7]~I .oe_sync_reset = "none";
defparam \RsData[7]~I .operation_mode = "output";
defparam \RsData[7]~I .output_async_reset = "none";
defparam \RsData[7]~I .output_power_up = "low";
defparam \RsData[7]~I .output_register_mode = "none";
defparam \RsData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[8]~I (
	.datain(\Mux23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[8]));
// synopsys translate_off
defparam \RsData[8]~I .input_async_reset = "none";
defparam \RsData[8]~I .input_power_up = "low";
defparam \RsData[8]~I .input_register_mode = "none";
defparam \RsData[8]~I .input_sync_reset = "none";
defparam \RsData[8]~I .oe_async_reset = "none";
defparam \RsData[8]~I .oe_power_up = "low";
defparam \RsData[8]~I .oe_register_mode = "none";
defparam \RsData[8]~I .oe_sync_reset = "none";
defparam \RsData[8]~I .operation_mode = "output";
defparam \RsData[8]~I .output_async_reset = "none";
defparam \RsData[8]~I .output_power_up = "low";
defparam \RsData[8]~I .output_register_mode = "none";
defparam \RsData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[9]~I (
	.datain(\Mux22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[9]));
// synopsys translate_off
defparam \RsData[9]~I .input_async_reset = "none";
defparam \RsData[9]~I .input_power_up = "low";
defparam \RsData[9]~I .input_register_mode = "none";
defparam \RsData[9]~I .input_sync_reset = "none";
defparam \RsData[9]~I .oe_async_reset = "none";
defparam \RsData[9]~I .oe_power_up = "low";
defparam \RsData[9]~I .oe_register_mode = "none";
defparam \RsData[9]~I .oe_sync_reset = "none";
defparam \RsData[9]~I .operation_mode = "output";
defparam \RsData[9]~I .output_async_reset = "none";
defparam \RsData[9]~I .output_power_up = "low";
defparam \RsData[9]~I .output_register_mode = "none";
defparam \RsData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[10]~I (
	.datain(\Mux21~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[10]));
// synopsys translate_off
defparam \RsData[10]~I .input_async_reset = "none";
defparam \RsData[10]~I .input_power_up = "low";
defparam \RsData[10]~I .input_register_mode = "none";
defparam \RsData[10]~I .input_sync_reset = "none";
defparam \RsData[10]~I .oe_async_reset = "none";
defparam \RsData[10]~I .oe_power_up = "low";
defparam \RsData[10]~I .oe_register_mode = "none";
defparam \RsData[10]~I .oe_sync_reset = "none";
defparam \RsData[10]~I .operation_mode = "output";
defparam \RsData[10]~I .output_async_reset = "none";
defparam \RsData[10]~I .output_power_up = "low";
defparam \RsData[10]~I .output_register_mode = "none";
defparam \RsData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[11]~I (
	.datain(\Mux20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[11]));
// synopsys translate_off
defparam \RsData[11]~I .input_async_reset = "none";
defparam \RsData[11]~I .input_power_up = "low";
defparam \RsData[11]~I .input_register_mode = "none";
defparam \RsData[11]~I .input_sync_reset = "none";
defparam \RsData[11]~I .oe_async_reset = "none";
defparam \RsData[11]~I .oe_power_up = "low";
defparam \RsData[11]~I .oe_register_mode = "none";
defparam \RsData[11]~I .oe_sync_reset = "none";
defparam \RsData[11]~I .operation_mode = "output";
defparam \RsData[11]~I .output_async_reset = "none";
defparam \RsData[11]~I .output_power_up = "low";
defparam \RsData[11]~I .output_register_mode = "none";
defparam \RsData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[12]~I (
	.datain(\Mux19~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[12]));
// synopsys translate_off
defparam \RsData[12]~I .input_async_reset = "none";
defparam \RsData[12]~I .input_power_up = "low";
defparam \RsData[12]~I .input_register_mode = "none";
defparam \RsData[12]~I .input_sync_reset = "none";
defparam \RsData[12]~I .oe_async_reset = "none";
defparam \RsData[12]~I .oe_power_up = "low";
defparam \RsData[12]~I .oe_register_mode = "none";
defparam \RsData[12]~I .oe_sync_reset = "none";
defparam \RsData[12]~I .operation_mode = "output";
defparam \RsData[12]~I .output_async_reset = "none";
defparam \RsData[12]~I .output_power_up = "low";
defparam \RsData[12]~I .output_register_mode = "none";
defparam \RsData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[13]~I (
	.datain(\Mux18~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[13]));
// synopsys translate_off
defparam \RsData[13]~I .input_async_reset = "none";
defparam \RsData[13]~I .input_power_up = "low";
defparam \RsData[13]~I .input_register_mode = "none";
defparam \RsData[13]~I .input_sync_reset = "none";
defparam \RsData[13]~I .oe_async_reset = "none";
defparam \RsData[13]~I .oe_power_up = "low";
defparam \RsData[13]~I .oe_register_mode = "none";
defparam \RsData[13]~I .oe_sync_reset = "none";
defparam \RsData[13]~I .operation_mode = "output";
defparam \RsData[13]~I .output_async_reset = "none";
defparam \RsData[13]~I .output_power_up = "low";
defparam \RsData[13]~I .output_register_mode = "none";
defparam \RsData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[14]~I (
	.datain(\Mux17~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[14]));
// synopsys translate_off
defparam \RsData[14]~I .input_async_reset = "none";
defparam \RsData[14]~I .input_power_up = "low";
defparam \RsData[14]~I .input_register_mode = "none";
defparam \RsData[14]~I .input_sync_reset = "none";
defparam \RsData[14]~I .oe_async_reset = "none";
defparam \RsData[14]~I .oe_power_up = "low";
defparam \RsData[14]~I .oe_register_mode = "none";
defparam \RsData[14]~I .oe_sync_reset = "none";
defparam \RsData[14]~I .operation_mode = "output";
defparam \RsData[14]~I .output_async_reset = "none";
defparam \RsData[14]~I .output_power_up = "low";
defparam \RsData[14]~I .output_register_mode = "none";
defparam \RsData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[15]~I (
	.datain(\Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[15]));
// synopsys translate_off
defparam \RsData[15]~I .input_async_reset = "none";
defparam \RsData[15]~I .input_power_up = "low";
defparam \RsData[15]~I .input_register_mode = "none";
defparam \RsData[15]~I .input_sync_reset = "none";
defparam \RsData[15]~I .oe_async_reset = "none";
defparam \RsData[15]~I .oe_power_up = "low";
defparam \RsData[15]~I .oe_register_mode = "none";
defparam \RsData[15]~I .oe_sync_reset = "none";
defparam \RsData[15]~I .operation_mode = "output";
defparam \RsData[15]~I .output_async_reset = "none";
defparam \RsData[15]~I .output_power_up = "low";
defparam \RsData[15]~I .output_register_mode = "none";
defparam \RsData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[16]~I (
	.datain(\Mux15~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[16]));
// synopsys translate_off
defparam \RsData[16]~I .input_async_reset = "none";
defparam \RsData[16]~I .input_power_up = "low";
defparam \RsData[16]~I .input_register_mode = "none";
defparam \RsData[16]~I .input_sync_reset = "none";
defparam \RsData[16]~I .oe_async_reset = "none";
defparam \RsData[16]~I .oe_power_up = "low";
defparam \RsData[16]~I .oe_register_mode = "none";
defparam \RsData[16]~I .oe_sync_reset = "none";
defparam \RsData[16]~I .operation_mode = "output";
defparam \RsData[16]~I .output_async_reset = "none";
defparam \RsData[16]~I .output_power_up = "low";
defparam \RsData[16]~I .output_register_mode = "none";
defparam \RsData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[17]~I (
	.datain(\Mux14~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[17]));
// synopsys translate_off
defparam \RsData[17]~I .input_async_reset = "none";
defparam \RsData[17]~I .input_power_up = "low";
defparam \RsData[17]~I .input_register_mode = "none";
defparam \RsData[17]~I .input_sync_reset = "none";
defparam \RsData[17]~I .oe_async_reset = "none";
defparam \RsData[17]~I .oe_power_up = "low";
defparam \RsData[17]~I .oe_register_mode = "none";
defparam \RsData[17]~I .oe_sync_reset = "none";
defparam \RsData[17]~I .operation_mode = "output";
defparam \RsData[17]~I .output_async_reset = "none";
defparam \RsData[17]~I .output_power_up = "low";
defparam \RsData[17]~I .output_register_mode = "none";
defparam \RsData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[18]~I (
	.datain(\Mux13~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[18]));
// synopsys translate_off
defparam \RsData[18]~I .input_async_reset = "none";
defparam \RsData[18]~I .input_power_up = "low";
defparam \RsData[18]~I .input_register_mode = "none";
defparam \RsData[18]~I .input_sync_reset = "none";
defparam \RsData[18]~I .oe_async_reset = "none";
defparam \RsData[18]~I .oe_power_up = "low";
defparam \RsData[18]~I .oe_register_mode = "none";
defparam \RsData[18]~I .oe_sync_reset = "none";
defparam \RsData[18]~I .operation_mode = "output";
defparam \RsData[18]~I .output_async_reset = "none";
defparam \RsData[18]~I .output_power_up = "low";
defparam \RsData[18]~I .output_register_mode = "none";
defparam \RsData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[19]~I (
	.datain(\Mux12~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[19]));
// synopsys translate_off
defparam \RsData[19]~I .input_async_reset = "none";
defparam \RsData[19]~I .input_power_up = "low";
defparam \RsData[19]~I .input_register_mode = "none";
defparam \RsData[19]~I .input_sync_reset = "none";
defparam \RsData[19]~I .oe_async_reset = "none";
defparam \RsData[19]~I .oe_power_up = "low";
defparam \RsData[19]~I .oe_register_mode = "none";
defparam \RsData[19]~I .oe_sync_reset = "none";
defparam \RsData[19]~I .operation_mode = "output";
defparam \RsData[19]~I .output_async_reset = "none";
defparam \RsData[19]~I .output_power_up = "low";
defparam \RsData[19]~I .output_register_mode = "none";
defparam \RsData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[20]~I (
	.datain(\Mux11~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[20]));
// synopsys translate_off
defparam \RsData[20]~I .input_async_reset = "none";
defparam \RsData[20]~I .input_power_up = "low";
defparam \RsData[20]~I .input_register_mode = "none";
defparam \RsData[20]~I .input_sync_reset = "none";
defparam \RsData[20]~I .oe_async_reset = "none";
defparam \RsData[20]~I .oe_power_up = "low";
defparam \RsData[20]~I .oe_register_mode = "none";
defparam \RsData[20]~I .oe_sync_reset = "none";
defparam \RsData[20]~I .operation_mode = "output";
defparam \RsData[20]~I .output_async_reset = "none";
defparam \RsData[20]~I .output_power_up = "low";
defparam \RsData[20]~I .output_register_mode = "none";
defparam \RsData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[21]~I (
	.datain(\Mux10~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[21]));
// synopsys translate_off
defparam \RsData[21]~I .input_async_reset = "none";
defparam \RsData[21]~I .input_power_up = "low";
defparam \RsData[21]~I .input_register_mode = "none";
defparam \RsData[21]~I .input_sync_reset = "none";
defparam \RsData[21]~I .oe_async_reset = "none";
defparam \RsData[21]~I .oe_power_up = "low";
defparam \RsData[21]~I .oe_register_mode = "none";
defparam \RsData[21]~I .oe_sync_reset = "none";
defparam \RsData[21]~I .operation_mode = "output";
defparam \RsData[21]~I .output_async_reset = "none";
defparam \RsData[21]~I .output_power_up = "low";
defparam \RsData[21]~I .output_register_mode = "none";
defparam \RsData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[22]~I (
	.datain(\Mux9~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[22]));
// synopsys translate_off
defparam \RsData[22]~I .input_async_reset = "none";
defparam \RsData[22]~I .input_power_up = "low";
defparam \RsData[22]~I .input_register_mode = "none";
defparam \RsData[22]~I .input_sync_reset = "none";
defparam \RsData[22]~I .oe_async_reset = "none";
defparam \RsData[22]~I .oe_power_up = "low";
defparam \RsData[22]~I .oe_register_mode = "none";
defparam \RsData[22]~I .oe_sync_reset = "none";
defparam \RsData[22]~I .operation_mode = "output";
defparam \RsData[22]~I .output_async_reset = "none";
defparam \RsData[22]~I .output_power_up = "low";
defparam \RsData[22]~I .output_register_mode = "none";
defparam \RsData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[23]~I (
	.datain(\Mux8~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[23]));
// synopsys translate_off
defparam \RsData[23]~I .input_async_reset = "none";
defparam \RsData[23]~I .input_power_up = "low";
defparam \RsData[23]~I .input_register_mode = "none";
defparam \RsData[23]~I .input_sync_reset = "none";
defparam \RsData[23]~I .oe_async_reset = "none";
defparam \RsData[23]~I .oe_power_up = "low";
defparam \RsData[23]~I .oe_register_mode = "none";
defparam \RsData[23]~I .oe_sync_reset = "none";
defparam \RsData[23]~I .operation_mode = "output";
defparam \RsData[23]~I .output_async_reset = "none";
defparam \RsData[23]~I .output_power_up = "low";
defparam \RsData[23]~I .output_register_mode = "none";
defparam \RsData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[24]~I (
	.datain(\Mux7~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[24]));
// synopsys translate_off
defparam \RsData[24]~I .input_async_reset = "none";
defparam \RsData[24]~I .input_power_up = "low";
defparam \RsData[24]~I .input_register_mode = "none";
defparam \RsData[24]~I .input_sync_reset = "none";
defparam \RsData[24]~I .oe_async_reset = "none";
defparam \RsData[24]~I .oe_power_up = "low";
defparam \RsData[24]~I .oe_register_mode = "none";
defparam \RsData[24]~I .oe_sync_reset = "none";
defparam \RsData[24]~I .operation_mode = "output";
defparam \RsData[24]~I .output_async_reset = "none";
defparam \RsData[24]~I .output_power_up = "low";
defparam \RsData[24]~I .output_register_mode = "none";
defparam \RsData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[25]~I (
	.datain(\Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[25]));
// synopsys translate_off
defparam \RsData[25]~I .input_async_reset = "none";
defparam \RsData[25]~I .input_power_up = "low";
defparam \RsData[25]~I .input_register_mode = "none";
defparam \RsData[25]~I .input_sync_reset = "none";
defparam \RsData[25]~I .oe_async_reset = "none";
defparam \RsData[25]~I .oe_power_up = "low";
defparam \RsData[25]~I .oe_register_mode = "none";
defparam \RsData[25]~I .oe_sync_reset = "none";
defparam \RsData[25]~I .operation_mode = "output";
defparam \RsData[25]~I .output_async_reset = "none";
defparam \RsData[25]~I .output_power_up = "low";
defparam \RsData[25]~I .output_register_mode = "none";
defparam \RsData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[26]~I (
	.datain(\Mux5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[26]));
// synopsys translate_off
defparam \RsData[26]~I .input_async_reset = "none";
defparam \RsData[26]~I .input_power_up = "low";
defparam \RsData[26]~I .input_register_mode = "none";
defparam \RsData[26]~I .input_sync_reset = "none";
defparam \RsData[26]~I .oe_async_reset = "none";
defparam \RsData[26]~I .oe_power_up = "low";
defparam \RsData[26]~I .oe_register_mode = "none";
defparam \RsData[26]~I .oe_sync_reset = "none";
defparam \RsData[26]~I .operation_mode = "output";
defparam \RsData[26]~I .output_async_reset = "none";
defparam \RsData[26]~I .output_power_up = "low";
defparam \RsData[26]~I .output_register_mode = "none";
defparam \RsData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[27]~I (
	.datain(\Mux4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[27]));
// synopsys translate_off
defparam \RsData[27]~I .input_async_reset = "none";
defparam \RsData[27]~I .input_power_up = "low";
defparam \RsData[27]~I .input_register_mode = "none";
defparam \RsData[27]~I .input_sync_reset = "none";
defparam \RsData[27]~I .oe_async_reset = "none";
defparam \RsData[27]~I .oe_power_up = "low";
defparam \RsData[27]~I .oe_register_mode = "none";
defparam \RsData[27]~I .oe_sync_reset = "none";
defparam \RsData[27]~I .operation_mode = "output";
defparam \RsData[27]~I .output_async_reset = "none";
defparam \RsData[27]~I .output_power_up = "low";
defparam \RsData[27]~I .output_register_mode = "none";
defparam \RsData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[28]~I (
	.datain(\Mux3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[28]));
// synopsys translate_off
defparam \RsData[28]~I .input_async_reset = "none";
defparam \RsData[28]~I .input_power_up = "low";
defparam \RsData[28]~I .input_register_mode = "none";
defparam \RsData[28]~I .input_sync_reset = "none";
defparam \RsData[28]~I .oe_async_reset = "none";
defparam \RsData[28]~I .oe_power_up = "low";
defparam \RsData[28]~I .oe_register_mode = "none";
defparam \RsData[28]~I .oe_sync_reset = "none";
defparam \RsData[28]~I .operation_mode = "output";
defparam \RsData[28]~I .output_async_reset = "none";
defparam \RsData[28]~I .output_power_up = "low";
defparam \RsData[28]~I .output_register_mode = "none";
defparam \RsData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[29]~I (
	.datain(\Mux2~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[29]));
// synopsys translate_off
defparam \RsData[29]~I .input_async_reset = "none";
defparam \RsData[29]~I .input_power_up = "low";
defparam \RsData[29]~I .input_register_mode = "none";
defparam \RsData[29]~I .input_sync_reset = "none";
defparam \RsData[29]~I .oe_async_reset = "none";
defparam \RsData[29]~I .oe_power_up = "low";
defparam \RsData[29]~I .oe_register_mode = "none";
defparam \RsData[29]~I .oe_sync_reset = "none";
defparam \RsData[29]~I .operation_mode = "output";
defparam \RsData[29]~I .output_async_reset = "none";
defparam \RsData[29]~I .output_power_up = "low";
defparam \RsData[29]~I .output_register_mode = "none";
defparam \RsData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[30]~I (
	.datain(\Mux1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[30]));
// synopsys translate_off
defparam \RsData[30]~I .input_async_reset = "none";
defparam \RsData[30]~I .input_power_up = "low";
defparam \RsData[30]~I .input_register_mode = "none";
defparam \RsData[30]~I .input_sync_reset = "none";
defparam \RsData[30]~I .oe_async_reset = "none";
defparam \RsData[30]~I .oe_power_up = "low";
defparam \RsData[30]~I .oe_register_mode = "none";
defparam \RsData[30]~I .oe_sync_reset = "none";
defparam \RsData[30]~I .operation_mode = "output";
defparam \RsData[30]~I .output_async_reset = "none";
defparam \RsData[30]~I .output_power_up = "low";
defparam \RsData[30]~I .output_register_mode = "none";
defparam \RsData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RsData[31]~I (
	.datain(\Mux0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RsData[31]));
// synopsys translate_off
defparam \RsData[31]~I .input_async_reset = "none";
defparam \RsData[31]~I .input_power_up = "low";
defparam \RsData[31]~I .input_register_mode = "none";
defparam \RsData[31]~I .input_sync_reset = "none";
defparam \RsData[31]~I .oe_async_reset = "none";
defparam \RsData[31]~I .oe_power_up = "low";
defparam \RsData[31]~I .oe_register_mode = "none";
defparam \RsData[31]~I .oe_sync_reset = "none";
defparam \RsData[31]~I .operation_mode = "output";
defparam \RsData[31]~I .output_async_reset = "none";
defparam \RsData[31]~I .output_power_up = "low";
defparam \RsData[31]~I .output_register_mode = "none";
defparam \RsData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[0]~I (
	.datain(\Mux63~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[0]));
// synopsys translate_off
defparam \RtData[0]~I .input_async_reset = "none";
defparam \RtData[0]~I .input_power_up = "low";
defparam \RtData[0]~I .input_register_mode = "none";
defparam \RtData[0]~I .input_sync_reset = "none";
defparam \RtData[0]~I .oe_async_reset = "none";
defparam \RtData[0]~I .oe_power_up = "low";
defparam \RtData[0]~I .oe_register_mode = "none";
defparam \RtData[0]~I .oe_sync_reset = "none";
defparam \RtData[0]~I .operation_mode = "output";
defparam \RtData[0]~I .output_async_reset = "none";
defparam \RtData[0]~I .output_power_up = "low";
defparam \RtData[0]~I .output_register_mode = "none";
defparam \RtData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[1]~I (
	.datain(\Mux62~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[1]));
// synopsys translate_off
defparam \RtData[1]~I .input_async_reset = "none";
defparam \RtData[1]~I .input_power_up = "low";
defparam \RtData[1]~I .input_register_mode = "none";
defparam \RtData[1]~I .input_sync_reset = "none";
defparam \RtData[1]~I .oe_async_reset = "none";
defparam \RtData[1]~I .oe_power_up = "low";
defparam \RtData[1]~I .oe_register_mode = "none";
defparam \RtData[1]~I .oe_sync_reset = "none";
defparam \RtData[1]~I .operation_mode = "output";
defparam \RtData[1]~I .output_async_reset = "none";
defparam \RtData[1]~I .output_power_up = "low";
defparam \RtData[1]~I .output_register_mode = "none";
defparam \RtData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[2]~I (
	.datain(\Mux61~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[2]));
// synopsys translate_off
defparam \RtData[2]~I .input_async_reset = "none";
defparam \RtData[2]~I .input_power_up = "low";
defparam \RtData[2]~I .input_register_mode = "none";
defparam \RtData[2]~I .input_sync_reset = "none";
defparam \RtData[2]~I .oe_async_reset = "none";
defparam \RtData[2]~I .oe_power_up = "low";
defparam \RtData[2]~I .oe_register_mode = "none";
defparam \RtData[2]~I .oe_sync_reset = "none";
defparam \RtData[2]~I .operation_mode = "output";
defparam \RtData[2]~I .output_async_reset = "none";
defparam \RtData[2]~I .output_power_up = "low";
defparam \RtData[2]~I .output_register_mode = "none";
defparam \RtData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[3]~I (
	.datain(\Mux60~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[3]));
// synopsys translate_off
defparam \RtData[3]~I .input_async_reset = "none";
defparam \RtData[3]~I .input_power_up = "low";
defparam \RtData[3]~I .input_register_mode = "none";
defparam \RtData[3]~I .input_sync_reset = "none";
defparam \RtData[3]~I .oe_async_reset = "none";
defparam \RtData[3]~I .oe_power_up = "low";
defparam \RtData[3]~I .oe_register_mode = "none";
defparam \RtData[3]~I .oe_sync_reset = "none";
defparam \RtData[3]~I .operation_mode = "output";
defparam \RtData[3]~I .output_async_reset = "none";
defparam \RtData[3]~I .output_power_up = "low";
defparam \RtData[3]~I .output_register_mode = "none";
defparam \RtData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[4]~I (
	.datain(\Mux59~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[4]));
// synopsys translate_off
defparam \RtData[4]~I .input_async_reset = "none";
defparam \RtData[4]~I .input_power_up = "low";
defparam \RtData[4]~I .input_register_mode = "none";
defparam \RtData[4]~I .input_sync_reset = "none";
defparam \RtData[4]~I .oe_async_reset = "none";
defparam \RtData[4]~I .oe_power_up = "low";
defparam \RtData[4]~I .oe_register_mode = "none";
defparam \RtData[4]~I .oe_sync_reset = "none";
defparam \RtData[4]~I .operation_mode = "output";
defparam \RtData[4]~I .output_async_reset = "none";
defparam \RtData[4]~I .output_power_up = "low";
defparam \RtData[4]~I .output_register_mode = "none";
defparam \RtData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[5]~I (
	.datain(\Mux58~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[5]));
// synopsys translate_off
defparam \RtData[5]~I .input_async_reset = "none";
defparam \RtData[5]~I .input_power_up = "low";
defparam \RtData[5]~I .input_register_mode = "none";
defparam \RtData[5]~I .input_sync_reset = "none";
defparam \RtData[5]~I .oe_async_reset = "none";
defparam \RtData[5]~I .oe_power_up = "low";
defparam \RtData[5]~I .oe_register_mode = "none";
defparam \RtData[5]~I .oe_sync_reset = "none";
defparam \RtData[5]~I .operation_mode = "output";
defparam \RtData[5]~I .output_async_reset = "none";
defparam \RtData[5]~I .output_power_up = "low";
defparam \RtData[5]~I .output_register_mode = "none";
defparam \RtData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[6]~I (
	.datain(\Mux57~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[6]));
// synopsys translate_off
defparam \RtData[6]~I .input_async_reset = "none";
defparam \RtData[6]~I .input_power_up = "low";
defparam \RtData[6]~I .input_register_mode = "none";
defparam \RtData[6]~I .input_sync_reset = "none";
defparam \RtData[6]~I .oe_async_reset = "none";
defparam \RtData[6]~I .oe_power_up = "low";
defparam \RtData[6]~I .oe_register_mode = "none";
defparam \RtData[6]~I .oe_sync_reset = "none";
defparam \RtData[6]~I .operation_mode = "output";
defparam \RtData[6]~I .output_async_reset = "none";
defparam \RtData[6]~I .output_power_up = "low";
defparam \RtData[6]~I .output_register_mode = "none";
defparam \RtData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[7]~I (
	.datain(\Mux56~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[7]));
// synopsys translate_off
defparam \RtData[7]~I .input_async_reset = "none";
defparam \RtData[7]~I .input_power_up = "low";
defparam \RtData[7]~I .input_register_mode = "none";
defparam \RtData[7]~I .input_sync_reset = "none";
defparam \RtData[7]~I .oe_async_reset = "none";
defparam \RtData[7]~I .oe_power_up = "low";
defparam \RtData[7]~I .oe_register_mode = "none";
defparam \RtData[7]~I .oe_sync_reset = "none";
defparam \RtData[7]~I .operation_mode = "output";
defparam \RtData[7]~I .output_async_reset = "none";
defparam \RtData[7]~I .output_power_up = "low";
defparam \RtData[7]~I .output_register_mode = "none";
defparam \RtData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[8]~I (
	.datain(\Mux55~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[8]));
// synopsys translate_off
defparam \RtData[8]~I .input_async_reset = "none";
defparam \RtData[8]~I .input_power_up = "low";
defparam \RtData[8]~I .input_register_mode = "none";
defparam \RtData[8]~I .input_sync_reset = "none";
defparam \RtData[8]~I .oe_async_reset = "none";
defparam \RtData[8]~I .oe_power_up = "low";
defparam \RtData[8]~I .oe_register_mode = "none";
defparam \RtData[8]~I .oe_sync_reset = "none";
defparam \RtData[8]~I .operation_mode = "output";
defparam \RtData[8]~I .output_async_reset = "none";
defparam \RtData[8]~I .output_power_up = "low";
defparam \RtData[8]~I .output_register_mode = "none";
defparam \RtData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[9]~I (
	.datain(\Mux54~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[9]));
// synopsys translate_off
defparam \RtData[9]~I .input_async_reset = "none";
defparam \RtData[9]~I .input_power_up = "low";
defparam \RtData[9]~I .input_register_mode = "none";
defparam \RtData[9]~I .input_sync_reset = "none";
defparam \RtData[9]~I .oe_async_reset = "none";
defparam \RtData[9]~I .oe_power_up = "low";
defparam \RtData[9]~I .oe_register_mode = "none";
defparam \RtData[9]~I .oe_sync_reset = "none";
defparam \RtData[9]~I .operation_mode = "output";
defparam \RtData[9]~I .output_async_reset = "none";
defparam \RtData[9]~I .output_power_up = "low";
defparam \RtData[9]~I .output_register_mode = "none";
defparam \RtData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[10]~I (
	.datain(\Mux53~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[10]));
// synopsys translate_off
defparam \RtData[10]~I .input_async_reset = "none";
defparam \RtData[10]~I .input_power_up = "low";
defparam \RtData[10]~I .input_register_mode = "none";
defparam \RtData[10]~I .input_sync_reset = "none";
defparam \RtData[10]~I .oe_async_reset = "none";
defparam \RtData[10]~I .oe_power_up = "low";
defparam \RtData[10]~I .oe_register_mode = "none";
defparam \RtData[10]~I .oe_sync_reset = "none";
defparam \RtData[10]~I .operation_mode = "output";
defparam \RtData[10]~I .output_async_reset = "none";
defparam \RtData[10]~I .output_power_up = "low";
defparam \RtData[10]~I .output_register_mode = "none";
defparam \RtData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[11]~I (
	.datain(\Mux52~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[11]));
// synopsys translate_off
defparam \RtData[11]~I .input_async_reset = "none";
defparam \RtData[11]~I .input_power_up = "low";
defparam \RtData[11]~I .input_register_mode = "none";
defparam \RtData[11]~I .input_sync_reset = "none";
defparam \RtData[11]~I .oe_async_reset = "none";
defparam \RtData[11]~I .oe_power_up = "low";
defparam \RtData[11]~I .oe_register_mode = "none";
defparam \RtData[11]~I .oe_sync_reset = "none";
defparam \RtData[11]~I .operation_mode = "output";
defparam \RtData[11]~I .output_async_reset = "none";
defparam \RtData[11]~I .output_power_up = "low";
defparam \RtData[11]~I .output_register_mode = "none";
defparam \RtData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[12]~I (
	.datain(\Mux51~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[12]));
// synopsys translate_off
defparam \RtData[12]~I .input_async_reset = "none";
defparam \RtData[12]~I .input_power_up = "low";
defparam \RtData[12]~I .input_register_mode = "none";
defparam \RtData[12]~I .input_sync_reset = "none";
defparam \RtData[12]~I .oe_async_reset = "none";
defparam \RtData[12]~I .oe_power_up = "low";
defparam \RtData[12]~I .oe_register_mode = "none";
defparam \RtData[12]~I .oe_sync_reset = "none";
defparam \RtData[12]~I .operation_mode = "output";
defparam \RtData[12]~I .output_async_reset = "none";
defparam \RtData[12]~I .output_power_up = "low";
defparam \RtData[12]~I .output_register_mode = "none";
defparam \RtData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[13]~I (
	.datain(\Mux50~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[13]));
// synopsys translate_off
defparam \RtData[13]~I .input_async_reset = "none";
defparam \RtData[13]~I .input_power_up = "low";
defparam \RtData[13]~I .input_register_mode = "none";
defparam \RtData[13]~I .input_sync_reset = "none";
defparam \RtData[13]~I .oe_async_reset = "none";
defparam \RtData[13]~I .oe_power_up = "low";
defparam \RtData[13]~I .oe_register_mode = "none";
defparam \RtData[13]~I .oe_sync_reset = "none";
defparam \RtData[13]~I .operation_mode = "output";
defparam \RtData[13]~I .output_async_reset = "none";
defparam \RtData[13]~I .output_power_up = "low";
defparam \RtData[13]~I .output_register_mode = "none";
defparam \RtData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[14]~I (
	.datain(\Mux49~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[14]));
// synopsys translate_off
defparam \RtData[14]~I .input_async_reset = "none";
defparam \RtData[14]~I .input_power_up = "low";
defparam \RtData[14]~I .input_register_mode = "none";
defparam \RtData[14]~I .input_sync_reset = "none";
defparam \RtData[14]~I .oe_async_reset = "none";
defparam \RtData[14]~I .oe_power_up = "low";
defparam \RtData[14]~I .oe_register_mode = "none";
defparam \RtData[14]~I .oe_sync_reset = "none";
defparam \RtData[14]~I .operation_mode = "output";
defparam \RtData[14]~I .output_async_reset = "none";
defparam \RtData[14]~I .output_power_up = "low";
defparam \RtData[14]~I .output_register_mode = "none";
defparam \RtData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[15]~I (
	.datain(\Mux48~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[15]));
// synopsys translate_off
defparam \RtData[15]~I .input_async_reset = "none";
defparam \RtData[15]~I .input_power_up = "low";
defparam \RtData[15]~I .input_register_mode = "none";
defparam \RtData[15]~I .input_sync_reset = "none";
defparam \RtData[15]~I .oe_async_reset = "none";
defparam \RtData[15]~I .oe_power_up = "low";
defparam \RtData[15]~I .oe_register_mode = "none";
defparam \RtData[15]~I .oe_sync_reset = "none";
defparam \RtData[15]~I .operation_mode = "output";
defparam \RtData[15]~I .output_async_reset = "none";
defparam \RtData[15]~I .output_power_up = "low";
defparam \RtData[15]~I .output_register_mode = "none";
defparam \RtData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[16]~I (
	.datain(\Mux47~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[16]));
// synopsys translate_off
defparam \RtData[16]~I .input_async_reset = "none";
defparam \RtData[16]~I .input_power_up = "low";
defparam \RtData[16]~I .input_register_mode = "none";
defparam \RtData[16]~I .input_sync_reset = "none";
defparam \RtData[16]~I .oe_async_reset = "none";
defparam \RtData[16]~I .oe_power_up = "low";
defparam \RtData[16]~I .oe_register_mode = "none";
defparam \RtData[16]~I .oe_sync_reset = "none";
defparam \RtData[16]~I .operation_mode = "output";
defparam \RtData[16]~I .output_async_reset = "none";
defparam \RtData[16]~I .output_power_up = "low";
defparam \RtData[16]~I .output_register_mode = "none";
defparam \RtData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[17]~I (
	.datain(\Mux46~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[17]));
// synopsys translate_off
defparam \RtData[17]~I .input_async_reset = "none";
defparam \RtData[17]~I .input_power_up = "low";
defparam \RtData[17]~I .input_register_mode = "none";
defparam \RtData[17]~I .input_sync_reset = "none";
defparam \RtData[17]~I .oe_async_reset = "none";
defparam \RtData[17]~I .oe_power_up = "low";
defparam \RtData[17]~I .oe_register_mode = "none";
defparam \RtData[17]~I .oe_sync_reset = "none";
defparam \RtData[17]~I .operation_mode = "output";
defparam \RtData[17]~I .output_async_reset = "none";
defparam \RtData[17]~I .output_power_up = "low";
defparam \RtData[17]~I .output_register_mode = "none";
defparam \RtData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[18]~I (
	.datain(\Mux45~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[18]));
// synopsys translate_off
defparam \RtData[18]~I .input_async_reset = "none";
defparam \RtData[18]~I .input_power_up = "low";
defparam \RtData[18]~I .input_register_mode = "none";
defparam \RtData[18]~I .input_sync_reset = "none";
defparam \RtData[18]~I .oe_async_reset = "none";
defparam \RtData[18]~I .oe_power_up = "low";
defparam \RtData[18]~I .oe_register_mode = "none";
defparam \RtData[18]~I .oe_sync_reset = "none";
defparam \RtData[18]~I .operation_mode = "output";
defparam \RtData[18]~I .output_async_reset = "none";
defparam \RtData[18]~I .output_power_up = "low";
defparam \RtData[18]~I .output_register_mode = "none";
defparam \RtData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[19]~I (
	.datain(\Mux44~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[19]));
// synopsys translate_off
defparam \RtData[19]~I .input_async_reset = "none";
defparam \RtData[19]~I .input_power_up = "low";
defparam \RtData[19]~I .input_register_mode = "none";
defparam \RtData[19]~I .input_sync_reset = "none";
defparam \RtData[19]~I .oe_async_reset = "none";
defparam \RtData[19]~I .oe_power_up = "low";
defparam \RtData[19]~I .oe_register_mode = "none";
defparam \RtData[19]~I .oe_sync_reset = "none";
defparam \RtData[19]~I .operation_mode = "output";
defparam \RtData[19]~I .output_async_reset = "none";
defparam \RtData[19]~I .output_power_up = "low";
defparam \RtData[19]~I .output_register_mode = "none";
defparam \RtData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[20]~I (
	.datain(\Mux43~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[20]));
// synopsys translate_off
defparam \RtData[20]~I .input_async_reset = "none";
defparam \RtData[20]~I .input_power_up = "low";
defparam \RtData[20]~I .input_register_mode = "none";
defparam \RtData[20]~I .input_sync_reset = "none";
defparam \RtData[20]~I .oe_async_reset = "none";
defparam \RtData[20]~I .oe_power_up = "low";
defparam \RtData[20]~I .oe_register_mode = "none";
defparam \RtData[20]~I .oe_sync_reset = "none";
defparam \RtData[20]~I .operation_mode = "output";
defparam \RtData[20]~I .output_async_reset = "none";
defparam \RtData[20]~I .output_power_up = "low";
defparam \RtData[20]~I .output_register_mode = "none";
defparam \RtData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[21]~I (
	.datain(\Mux42~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[21]));
// synopsys translate_off
defparam \RtData[21]~I .input_async_reset = "none";
defparam \RtData[21]~I .input_power_up = "low";
defparam \RtData[21]~I .input_register_mode = "none";
defparam \RtData[21]~I .input_sync_reset = "none";
defparam \RtData[21]~I .oe_async_reset = "none";
defparam \RtData[21]~I .oe_power_up = "low";
defparam \RtData[21]~I .oe_register_mode = "none";
defparam \RtData[21]~I .oe_sync_reset = "none";
defparam \RtData[21]~I .operation_mode = "output";
defparam \RtData[21]~I .output_async_reset = "none";
defparam \RtData[21]~I .output_power_up = "low";
defparam \RtData[21]~I .output_register_mode = "none";
defparam \RtData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[22]~I (
	.datain(\Mux41~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[22]));
// synopsys translate_off
defparam \RtData[22]~I .input_async_reset = "none";
defparam \RtData[22]~I .input_power_up = "low";
defparam \RtData[22]~I .input_register_mode = "none";
defparam \RtData[22]~I .input_sync_reset = "none";
defparam \RtData[22]~I .oe_async_reset = "none";
defparam \RtData[22]~I .oe_power_up = "low";
defparam \RtData[22]~I .oe_register_mode = "none";
defparam \RtData[22]~I .oe_sync_reset = "none";
defparam \RtData[22]~I .operation_mode = "output";
defparam \RtData[22]~I .output_async_reset = "none";
defparam \RtData[22]~I .output_power_up = "low";
defparam \RtData[22]~I .output_register_mode = "none";
defparam \RtData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[23]~I (
	.datain(\Mux40~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[23]));
// synopsys translate_off
defparam \RtData[23]~I .input_async_reset = "none";
defparam \RtData[23]~I .input_power_up = "low";
defparam \RtData[23]~I .input_register_mode = "none";
defparam \RtData[23]~I .input_sync_reset = "none";
defparam \RtData[23]~I .oe_async_reset = "none";
defparam \RtData[23]~I .oe_power_up = "low";
defparam \RtData[23]~I .oe_register_mode = "none";
defparam \RtData[23]~I .oe_sync_reset = "none";
defparam \RtData[23]~I .operation_mode = "output";
defparam \RtData[23]~I .output_async_reset = "none";
defparam \RtData[23]~I .output_power_up = "low";
defparam \RtData[23]~I .output_register_mode = "none";
defparam \RtData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[24]~I (
	.datain(\Mux39~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[24]));
// synopsys translate_off
defparam \RtData[24]~I .input_async_reset = "none";
defparam \RtData[24]~I .input_power_up = "low";
defparam \RtData[24]~I .input_register_mode = "none";
defparam \RtData[24]~I .input_sync_reset = "none";
defparam \RtData[24]~I .oe_async_reset = "none";
defparam \RtData[24]~I .oe_power_up = "low";
defparam \RtData[24]~I .oe_register_mode = "none";
defparam \RtData[24]~I .oe_sync_reset = "none";
defparam \RtData[24]~I .operation_mode = "output";
defparam \RtData[24]~I .output_async_reset = "none";
defparam \RtData[24]~I .output_power_up = "low";
defparam \RtData[24]~I .output_register_mode = "none";
defparam \RtData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[25]~I (
	.datain(\Mux38~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[25]));
// synopsys translate_off
defparam \RtData[25]~I .input_async_reset = "none";
defparam \RtData[25]~I .input_power_up = "low";
defparam \RtData[25]~I .input_register_mode = "none";
defparam \RtData[25]~I .input_sync_reset = "none";
defparam \RtData[25]~I .oe_async_reset = "none";
defparam \RtData[25]~I .oe_power_up = "low";
defparam \RtData[25]~I .oe_register_mode = "none";
defparam \RtData[25]~I .oe_sync_reset = "none";
defparam \RtData[25]~I .operation_mode = "output";
defparam \RtData[25]~I .output_async_reset = "none";
defparam \RtData[25]~I .output_power_up = "low";
defparam \RtData[25]~I .output_register_mode = "none";
defparam \RtData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[26]~I (
	.datain(\Mux37~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[26]));
// synopsys translate_off
defparam \RtData[26]~I .input_async_reset = "none";
defparam \RtData[26]~I .input_power_up = "low";
defparam \RtData[26]~I .input_register_mode = "none";
defparam \RtData[26]~I .input_sync_reset = "none";
defparam \RtData[26]~I .oe_async_reset = "none";
defparam \RtData[26]~I .oe_power_up = "low";
defparam \RtData[26]~I .oe_register_mode = "none";
defparam \RtData[26]~I .oe_sync_reset = "none";
defparam \RtData[26]~I .operation_mode = "output";
defparam \RtData[26]~I .output_async_reset = "none";
defparam \RtData[26]~I .output_power_up = "low";
defparam \RtData[26]~I .output_register_mode = "none";
defparam \RtData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[27]~I (
	.datain(\Mux36~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[27]));
// synopsys translate_off
defparam \RtData[27]~I .input_async_reset = "none";
defparam \RtData[27]~I .input_power_up = "low";
defparam \RtData[27]~I .input_register_mode = "none";
defparam \RtData[27]~I .input_sync_reset = "none";
defparam \RtData[27]~I .oe_async_reset = "none";
defparam \RtData[27]~I .oe_power_up = "low";
defparam \RtData[27]~I .oe_register_mode = "none";
defparam \RtData[27]~I .oe_sync_reset = "none";
defparam \RtData[27]~I .operation_mode = "output";
defparam \RtData[27]~I .output_async_reset = "none";
defparam \RtData[27]~I .output_power_up = "low";
defparam \RtData[27]~I .output_register_mode = "none";
defparam \RtData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[28]~I (
	.datain(\Mux35~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[28]));
// synopsys translate_off
defparam \RtData[28]~I .input_async_reset = "none";
defparam \RtData[28]~I .input_power_up = "low";
defparam \RtData[28]~I .input_register_mode = "none";
defparam \RtData[28]~I .input_sync_reset = "none";
defparam \RtData[28]~I .oe_async_reset = "none";
defparam \RtData[28]~I .oe_power_up = "low";
defparam \RtData[28]~I .oe_register_mode = "none";
defparam \RtData[28]~I .oe_sync_reset = "none";
defparam \RtData[28]~I .operation_mode = "output";
defparam \RtData[28]~I .output_async_reset = "none";
defparam \RtData[28]~I .output_power_up = "low";
defparam \RtData[28]~I .output_register_mode = "none";
defparam \RtData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[29]~I (
	.datain(\Mux34~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[29]));
// synopsys translate_off
defparam \RtData[29]~I .input_async_reset = "none";
defparam \RtData[29]~I .input_power_up = "low";
defparam \RtData[29]~I .input_register_mode = "none";
defparam \RtData[29]~I .input_sync_reset = "none";
defparam \RtData[29]~I .oe_async_reset = "none";
defparam \RtData[29]~I .oe_power_up = "low";
defparam \RtData[29]~I .oe_register_mode = "none";
defparam \RtData[29]~I .oe_sync_reset = "none";
defparam \RtData[29]~I .operation_mode = "output";
defparam \RtData[29]~I .output_async_reset = "none";
defparam \RtData[29]~I .output_power_up = "low";
defparam \RtData[29]~I .output_register_mode = "none";
defparam \RtData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[30]~I (
	.datain(\Mux33~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[30]));
// synopsys translate_off
defparam \RtData[30]~I .input_async_reset = "none";
defparam \RtData[30]~I .input_power_up = "low";
defparam \RtData[30]~I .input_register_mode = "none";
defparam \RtData[30]~I .input_sync_reset = "none";
defparam \RtData[30]~I .oe_async_reset = "none";
defparam \RtData[30]~I .oe_power_up = "low";
defparam \RtData[30]~I .oe_register_mode = "none";
defparam \RtData[30]~I .oe_sync_reset = "none";
defparam \RtData[30]~I .operation_mode = "output";
defparam \RtData[30]~I .output_async_reset = "none";
defparam \RtData[30]~I .output_power_up = "low";
defparam \RtData[30]~I .output_register_mode = "none";
defparam \RtData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RtData[31]~I (
	.datain(\Mux32~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RtData[31]));
// synopsys translate_off
defparam \RtData[31]~I .input_async_reset = "none";
defparam \RtData[31]~I .input_power_up = "low";
defparam \RtData[31]~I .input_register_mode = "none";
defparam \RtData[31]~I .input_sync_reset = "none";
defparam \RtData[31]~I .oe_async_reset = "none";
defparam \RtData[31]~I .oe_power_up = "low";
defparam \RtData[31]~I .oe_register_mode = "none";
defparam \RtData[31]~I .oe_sync_reset = "none";
defparam \RtData[31]~I .operation_mode = "output";
defparam \RtData[31]~I .output_async_reset = "none";
defparam \RtData[31]~I .output_power_up = "low";
defparam \RtData[31]~I .output_register_mode = "none";
defparam \RtData[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
