-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_V_empty_n : IN STD_LOGIC;
    data_V_V_read : OUT STD_LOGIC;
    res_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_V_full_n : IN STD_LOGIC;
    res_V_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv20_51F : STD_LOGIC_VECTOR (19 downto 0) := "00000000010100011111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_31F : STD_LOGIC_VECTOR (9 downto 0) := "1100011111";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv12_DD3 : STD_LOGIC_VECTOR (11 downto 0) := "110111010011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal layer_in_V_21 : STD_LOGIC_VECTOR (3199 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal sX_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal res_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal and_ln215_4_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_823 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_130_reg_828 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_131_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_132_reg_838 : STD_LOGIC_VECTOR (31 downto 0);
    signal sX_9_load_reg_843 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln215_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_848 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_9_load_reg_853 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln215_4_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_4_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_9_load_reg_863 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_9_load_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln215_4_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_668_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_reg_879 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln411_fu_674_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ir_fu_720_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln237_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_reg_900 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state16 : BOOLEAN;
    signal select_ln252_fu_753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln252_reg_904 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln241_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln241_reg_909 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln247_fu_793_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln247_reg_913 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_done : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_idle : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return : STD_LOGIC_VECTOR (3199 downto 0);
    signal i_0_i18_reg_151 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln206_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir1_0_i_i_i17_reg_163 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln404_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_13316_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_133_phi_fu_495_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_13414_reg_185 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_134_phi_fu_464_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_13512_reg_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_135_phi_fu_433_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_13610_reg_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_136_phi_fu_402_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1378_reg_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_137_phi_fu_371_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1386_reg_229 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_138_phi_fu_340_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1394_reg_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_139_phi_fu_309_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1402_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_140_phi_fu_278_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_reg_262 : STD_LOGIC_VECTOR (19 downto 0);
    signal acc_0_V_fu_690_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_140_reg_273 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_680_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_V_139_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_138_reg_335 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_137_reg_366 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_136_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_135_reg_428 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_134_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_133_reg_490 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_525_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_i_reg_521 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm_state6 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln245_fu_777_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln250_fu_737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_614_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_32_fu_634_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln215_5_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_6_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_3_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_0_V_fu_690_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln252_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln247_fu_788_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_189 : BOOLEAN;
    signal ap_condition_198 : BOOLEAN;

    component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_read : IN STD_LOGIC_VECTOR (127 downto 0);
        output_V_read : IN STD_LOGIC_VECTOR (3199 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (3199 downto 0) );
    end component;


    component myproject_axi_mux_83_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532 : component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start,
        ap_done => grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_done,
        ap_idle => grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_idle,
        ap_ready => grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready,
        data_V_read => grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read,
        output_V_read => layer_in_V_21,
        ap_return => grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return);

    myproject_axi_mux_83_32_1_1_U21 : component myproject_axi_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_13316_reg_174,
        din1 => tmp_V_13414_reg_185,
        din2 => tmp_V_13512_reg_196,
        din3 => tmp_V_13610_reg_207,
        din4 => tmp_V_1378_reg_218,
        din5 => tmp_V_1386_reg_229,
        din6 => tmp_V_1394_reg_240,
        din7 => tmp_V_1402_reg_251,
        din8 => acc_0_V_fu_690_p9,
        dout => acc_0_V_fu_690_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln206_fu_817_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = ap_NS_fsm_state6))) then 
                    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready = ap_const_logic_1)) then 
                    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i18_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln206_fu_817_p2 = ap_const_lv1_0))) then 
                i_0_i18_reg_151 <= i_reg_879;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i18_reg_151 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    ir1_0_i_i_i17_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                ir1_0_i_i_i17_reg_163 <= ir_fu_720_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                ir1_0_i_i_i17_reg_163 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    pX_9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_189)) then
                if ((icmp_ln237_fu_732_p2 = ap_const_lv1_1)) then 
                    pX_9 <= ap_const_lv32_0;
                elsif ((icmp_ln237_fu_732_p2 = ap_const_lv1_0)) then 
                    pX_9 <= add_ln250_fu_737_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_198)) then
                if ((icmp_ln241_fu_772_p2 = ap_const_lv1_1)) then 
                    pY_9 <= ap_const_lv32_0;
                elsif ((icmp_ln241_fu_772_p2 = ap_const_lv1_0)) then 
                    pY_9 <= add_ln245_fu_777_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_reg_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                phi_mul_reg_262 <= add_ln411_fu_674_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                phi_mul_reg_262 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    sX_9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln237_reg_900 = ap_const_lv1_0))) then 
                sX_9 <= select_ln252_reg_904;
            elsif ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln237_fu_732_p2 = ap_const_lv1_1))) then 
                sX_9 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_i_reg_521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln241_fu_772_p2 = ap_const_lv1_1) and (icmp_ln237_fu_732_p2 = ap_const_lv1_1))) then 
                storemerge_i_reg_521 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln241_reg_909 = ap_const_lv1_0) and (icmp_ln237_reg_900 = ap_const_lv1_1))) then 
                storemerge_i_reg_521 <= select_ln247_reg_913;
            end if; 
        end if;
    end process;

    tmp_V_13316_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_13316_reg_174 <= ap_phi_mux_tmp_V_133_phi_fu_495_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_13316_reg_174 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_133_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_133_reg_490 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_133_reg_490 <= tmp_V_13316_reg_174;
            end if; 
        end if;
    end process;

    tmp_V_13414_reg_185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_13414_reg_185 <= ap_phi_mux_tmp_V_134_phi_fu_464_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_13414_reg_185 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_134_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_134_reg_459 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_134_reg_459 <= tmp_V_13414_reg_185;
            end if; 
        end if;
    end process;

    tmp_V_13512_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_13512_reg_196 <= ap_phi_mux_tmp_V_135_phi_fu_433_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_13512_reg_196 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_135_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_135_reg_428 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_135_reg_428 <= tmp_V_13512_reg_196;
            end if; 
        end if;
    end process;

    tmp_V_13610_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_13610_reg_207 <= ap_phi_mux_tmp_V_136_phi_fu_402_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_13610_reg_207 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_136_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_136_reg_397 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_136_reg_397 <= tmp_V_13610_reg_207;
            end if; 
        end if;
    end process;

    tmp_V_1378_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_1378_reg_218 <= ap_phi_mux_tmp_V_137_phi_fu_371_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_1378_reg_218 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_137_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_137_reg_366 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_137_reg_366 <= tmp_V_1378_reg_218;
            end if; 
        end if;
    end process;

    tmp_V_1386_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_1386_reg_229 <= ap_phi_mux_tmp_V_138_phi_fu_340_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_1386_reg_229 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_138_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_138_reg_335 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_138_reg_335 <= tmp_V_1386_reg_229;
            end if; 
        end if;
    end process;

    tmp_V_1394_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_1394_reg_240 <= ap_phi_mux_tmp_V_139_phi_fu_309_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_1394_reg_240 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_139_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_139_reg_304 <= acc_0_V_fu_690_p10;
            elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_139_reg_304 <= tmp_V_1394_reg_240;
            end if; 
        end if;
    end process;

    tmp_V_1402_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then 
                tmp_V_1402_reg_251 <= ap_phi_mux_tmp_V_140_phi_fu_278_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then 
                tmp_V_1402_reg_251 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_140_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_V_140_reg_273 <= tmp_V_1402_reg_251;
            elsif (((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_V_140_reg_273 <= acc_0_V_fu_690_p10;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                and_ln215_4_reg_875 <= and_ln215_4_fu_662_p2;
                i_reg_879 <= i_fu_668_p2;
                icmp_ln215_4_reg_858 <= icmp_ln215_4_fu_604_p2;
                icmp_ln215_reg_848 <= icmp_ln215_fu_594_p2;
                layer_in_V_21 <= grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return;
                pX_9_load_reg_869 <= pX_9;
                pY_9_load_reg_863 <= pY_9;
                sX_9_load_reg_843 <= sX_9;
                sY_9_load_reg_853 <= sY_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                icmp_ln237_reg_900 <= icmp_ln237_fu_732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln237_fu_732_p2 = ap_const_lv1_1))) then
                icmp_ln241_reg_909 <= icmp_ln241_fu_772_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln237_reg_900 = ap_const_lv1_1))) then
                sY_9 <= ap_phi_mux_storemerge_i_phi_fu_525_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln241_fu_772_p2 = ap_const_lv1_0) and (icmp_ln237_fu_732_p2 = ap_const_lv1_1))) then
                select_ln247_reg_913 <= select_ln247_fu_793_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln237_fu_732_p2 = ap_const_lv1_0))) then
                select_ln252_reg_904 <= select_ln252_fu_753_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_130_reg_828 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_131_reg_833 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_V_132_reg_838 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_reg_823 <= data_V_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, data_V_V_empty_n, res_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, and_ln215_4_reg_875, ap_CS_fsm_state7, and_ln215_4_fu_662_p2, ap_CS_fsm_state8, ap_CS_fsm_state17, icmp_ln206_fu_817_p2, icmp_ln404_fu_726_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln215_4_fu_662_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln404_fu_726_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln206_fu_817_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    acc_0_V_fu_690_p9 <= phi_mul_reg_262(19 downto 17);
    add_ln245_fu_777_p2 <= std_logic_vector(unsigned(pY_9_load_reg_863) + unsigned(ap_const_lv32_1));
    add_ln247_fu_788_p2 <= std_logic_vector(unsigned(sY_9_load_reg_853) + unsigned(ap_const_lv32_1));
    add_ln250_fu_737_p2 <= std_logic_vector(unsigned(pX_9_load_reg_869) + unsigned(ap_const_lv32_1));
    add_ln252_fu_748_p2 <= std_logic_vector(unsigned(sX_9_load_reg_843) + unsigned(ap_const_lv32_1));
    add_ln411_fu_674_p2 <= std_logic_vector(unsigned(phi_mul_reg_262) + unsigned(ap_const_lv20_51F));
    and_ln215_3_fu_656_p2 <= (icmp_ln215_6_fu_644_p2 and icmp_ln215_5_fu_624_p2);
    and_ln215_4_fu_662_p2 <= (and_ln215_fu_650_p2 and and_ln215_3_fu_656_p2);
    and_ln215_fu_650_p2 <= (icmp_ln215_fu_594_p2 and icmp_ln215_4_fu_604_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state6 <= ap_NS_fsm(5);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state16_assign_proc : process(res_V_V_full_n, and_ln215_4_reg_875)
    begin
                ap_block_state16 <= ((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875));
    end process;


    ap_condition_189_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state16, and_ln215_4_reg_875)
    begin
                ap_condition_189 <= (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16));
    end process;


    ap_condition_198_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state16, and_ln215_4_reg_875, icmp_ln237_fu_732_p2)
    begin
                ap_condition_198 <= (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln237_fu_732_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state17, icmp_ln206_fu_817_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln206_fu_817_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_525_p4_assign_proc : process(icmp_ln237_reg_900, icmp_ln241_reg_909, select_ln247_reg_913, ap_CS_fsm_state17, storemerge_i_reg_521)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln241_reg_909 = ap_const_lv1_0) and (icmp_ln237_reg_900 = ap_const_lv1_1))) then 
            ap_phi_mux_storemerge_i_phi_fu_525_p4 <= select_ln247_reg_913;
        else 
            ap_phi_mux_storemerge_i_phi_fu_525_p4 <= storemerge_i_reg_521;
        end if; 
    end process;


    ap_phi_mux_tmp_V_133_phi_fu_495_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_13316_reg_174, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_133_phi_fu_495_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_133_phi_fu_495_p16 <= tmp_V_13316_reg_174;
        else 
            ap_phi_mux_tmp_V_133_phi_fu_495_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_134_phi_fu_464_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_13414_reg_185, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_134_phi_fu_464_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_134_phi_fu_464_p16 <= tmp_V_13414_reg_185;
        else 
            ap_phi_mux_tmp_V_134_phi_fu_464_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_135_phi_fu_433_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_13512_reg_196, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_135_phi_fu_433_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_135_phi_fu_433_p16 <= tmp_V_13512_reg_196;
        else 
            ap_phi_mux_tmp_V_135_phi_fu_433_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_136_phi_fu_402_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_13610_reg_207, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_136_phi_fu_402_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_136_phi_fu_402_p16 <= tmp_V_13610_reg_207;
        else 
            ap_phi_mux_tmp_V_136_phi_fu_402_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_137_phi_fu_371_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_1378_reg_218, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_137_phi_fu_371_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_137_phi_fu_371_p16 <= tmp_V_1378_reg_218;
        else 
            ap_phi_mux_tmp_V_137_phi_fu_371_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_138_phi_fu_340_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_1386_reg_229, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_138_phi_fu_340_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_138_phi_fu_340_p16 <= tmp_V_1386_reg_229;
        else 
            ap_phi_mux_tmp_V_138_phi_fu_340_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_139_phi_fu_309_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_1394_reg_240, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if (((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_139_phi_fu_309_p16 <= acc_0_V_fu_690_p10;
        elsif ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_139_phi_fu_309_p16 <= tmp_V_1394_reg_240;
        else 
            ap_phi_mux_tmp_V_139_phi_fu_309_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_140_phi_fu_278_p16_assign_proc : process(ap_CS_fsm_state8, tmp_V_1402_reg_251, acc_0_V_fu_690_p10, trunc_ln_fu_680_p4)
    begin
        if ((((trunc_ln_fu_680_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((trunc_ln_fu_680_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_phi_mux_tmp_V_140_phi_fu_278_p16 <= tmp_V_1402_reg_251;
        elsif (((trunc_ln_fu_680_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_phi_mux_tmp_V_140_phi_fu_278_p16 <= acc_0_V_fu_690_p10;
        else 
            ap_phi_mux_tmp_V_140_phi_fu_278_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    data_V_V_blk_n_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_V_V_blk_n <= data_V_V_empty_n;
        else 
            data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_V_read_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            data_V_V_read <= ap_const_logic_1;
        else 
            data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start <= grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg;
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read <= (((tmp_V_132_reg_838 & tmp_V_131_reg_833) & tmp_V_130_reg_828) & tmp_V_reg_823);
    i_fu_668_p2 <= std_logic_vector(unsigned(i_0_i18_reg_151) + unsigned(ap_const_lv12_1));
    icmp_ln206_fu_817_p2 <= "1" when (i_0_i18_reg_151 = ap_const_lv12_DD3) else "0";
    icmp_ln215_4_fu_604_p2 <= "1" when (sY_9 = ap_const_lv32_4) else "0";
    icmp_ln215_5_fu_624_p2 <= "1" when (signed(tmp_31_fu_614_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln215_6_fu_644_p2 <= "1" when (signed(tmp_32_fu_634_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln215_fu_594_p2 <= "1" when (sX_9 = ap_const_lv32_4) else "0";
    icmp_ln237_fu_732_p2 <= "1" when (pX_9_load_reg_869 = ap_const_lv32_3A) else "0";
    icmp_ln241_fu_772_p2 <= "1" when (pY_9_load_reg_863 = ap_const_lv32_3B) else "0";
    icmp_ln404_fu_726_p2 <= "1" when (ir1_0_i_i_i17_reg_163 = ap_const_lv10_31F) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state17, icmp_ln206_fu_817_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln206_fu_817_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ir_fu_720_p2 <= std_logic_vector(unsigned(ir1_0_i_i_i17_reg_163) + unsigned(ap_const_lv10_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_V_blk_n_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, and_ln215_4_reg_875)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = and_ln215_4_reg_875)))) then 
            res_V_V_blk_n <= res_V_V_full_n;
        else 
            res_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_V_din_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, and_ln215_4_reg_875, tmp_V_140_reg_273, tmp_V_139_reg_304, tmp_V_138_reg_335, tmp_V_137_reg_366, tmp_V_136_reg_397, tmp_V_135_reg_428, tmp_V_134_reg_459, tmp_V_133_reg_490)
    begin
        if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = and_ln215_4_reg_875))) then 
            res_V_V_din <= tmp_V_140_reg_273;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            res_V_V_din <= tmp_V_139_reg_304;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            res_V_V_din <= tmp_V_138_reg_335;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            res_V_V_din <= tmp_V_137_reg_366;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            res_V_V_din <= tmp_V_136_reg_397;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            res_V_V_din <= tmp_V_135_reg_428;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            res_V_V_din <= tmp_V_134_reg_459;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            res_V_V_din <= tmp_V_133_reg_490;
        else 
            res_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_V_V_write_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, and_ln215_4_reg_875)
    begin
        if ((((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_875))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = and_ln215_4_reg_875)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            res_V_V_write <= ap_const_logic_1;
        else 
            res_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln247_fu_793_p3 <= 
        ap_const_lv32_4 when (icmp_ln215_4_reg_858(0) = '1') else 
        add_ln247_fu_788_p2;
    select_ln252_fu_753_p3 <= 
        ap_const_lv32_4 when (icmp_ln215_reg_848(0) = '1') else 
        add_ln252_fu_748_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_31_fu_614_p4 <= pY_9(31 downto 2);
    tmp_32_fu_634_p4 <= pX_9(31 downto 2);
    trunc_ln_fu_680_p4 <= phi_mul_reg_262(19 downto 17);
end behav;
