{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596399618884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596399618885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 14:20:18 2020 " "Processing started: Sun Aug 02 14:20:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596399618885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596399618885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596399618885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596399619237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596399619237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Modules/mux1a2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "Tests/overflow_flag_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "Tests/corrimiento_circular_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Tests/unidad_logico_aritmetica_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Modules/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625606 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(16) " "Verilog HDL warning at extender.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596399625607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596399625608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596399625608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "Tests/chipset_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem_tb " "Found entity 1: instructionMem_tb" {  } { { "Tests/instructionMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/instructionMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596399625614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596399625614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionMem_tb " "Elaborating entity \"instructionMem_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596399625643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:DUT " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:DUT\"" {  } { { "Tests/instructionMem_tb.sv" "DUT" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/instructionMem_tb.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596399625644 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 255 instructionMem.sv(8) " "Verilog HDL warning at instructionMem.sv(8): number of words (55) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1596399625647 "|instructionMem_tb|instructionMem:DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 instructionMem.sv(4) " "Net \"RAM.data_a\" at instructionMem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596399625656 "|instructionMem_tb|instructionMem:DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 instructionMem.sv(4) " "Net \"RAM.waddr_a\" at instructionMem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596399625656 "|instructionMem_tb|instructionMem:DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 instructionMem.sv(4) " "Net \"RAM.we_a\" at instructionMem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596399625656 "|instructionMem_tb|instructionMem:DUT"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596399625744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596399625772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 14:20:25 2020 " "Processing ended: Sun Aug 02 14:20:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596399625772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596399625772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596399625772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596399625772 ""}
