description = "SMMU-500 GPV"
[[bank]]
  name = "SMMU_GPV"
  address = "0xfd800000"
[[register]]
  name = "SMMU_SCR0"
  type = "mixed"
  width = 32
  description = "Provides top-level control of the SMMU."
  default = "0x00200001"
  offset = "0x00000000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "SMCFCFG"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "PTM"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "USFCFG"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "GSE"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "STALLD"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "GCFGFIE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "GCFGFRE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GFIE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "GFRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CLIENTPD"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_SCR1"
  type = "mixed"
  width = 32
  description = "Provides top-level Secure control of the SMMU."
  default = "0x02013010"
  offset = "0x00000004"
  [[register.field]]
    name = "NSCAFRO"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "SPMEN"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "SIF"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "GEFRO"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "GASRAE"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NSNUMIRPTO"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "NSNUMSMRGO"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "NSNUMCBO"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_SACR"
  type = "rw"
  width = 32
  description = "Provides IMPLEMENTATION DEFINED functionality."
  default = "0x04000004"
  offset = "0x00000010"
  [[register.field]]
    name = "NORMALIZE"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "CACHE_LOCK"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PAGESIZE"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "S2CRB_TLBEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "MMUDISB_TLBEN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "SMTNMB_TLBEN"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "S1WC2EN"
    bits = "2"
    type = "rw"
[[register]]
  name = "SMMU_SIDR0"
  type = "ro"
  width = 32
  description = "Provides SMMU capability information."
  default = "0xFC013E30"
  offset = "0x00000020"
  [[register.field]]
    name = "SES"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "S1TS"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "S2TS"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "NTS"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "SMS"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "ATOSNS"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "PTFS"
    bits = "25:24"
    type = "ro"
  [[register.field]]
    name = "NUMIRPT"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "CTTW"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "BTM"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "NUMSIDB"
    bits = "12:9"
    type = "ro"
  [[register.field]]
    name = "NUMSMRG"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_SIDR1"
  type = "ro"
  width = 32
  description = "Provides SMMU capability information."
  default = "0x30000F10"
  offset = "0x00000024"
  [[register.field]]
    name = "PAGESIZE"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "NUMPAGENDXB"
    bits = "30:28"
    type = "ro"
  [[register.field]]
    name = "NUMS2CB"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "SMCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "SSDTP"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "NUMSSDNDXB"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "NUMCB"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_SIDR2"
  type = "ro"
  width = 32
  description = "Provides SMMU capability information."
  default = "0x00005555"
  offset = "0x00000028"
  [[register.field]]
    name = "PTFSV8_64KB"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "PTFSV8_16KB"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "TFSV8_4KB"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UBS"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "OAS"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "IAS"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SMMU_SIDR7"
  type = "ro"
  width = 32
  description = "Provides SMMU capability information."
  default = "0x00000021"
  offset = "0x0000003C"
  [[register.field]]
    name = "MAJOR"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "MINOR"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SMMU_SGFAR_LOW"
  type = "rw"
  width = 32
  description = "Contains the input address of an erroneous request reported by SMMU_sGFSR."
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "FADDR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_SGFAR_HIGH"
  type = "rw"
  width = 32
  description = "Contains the input address of an erroneous request reported by SMMU_sGFSR."
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "FADDR"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_SGFSR"
  type = "wo"
  width = 32
  description = "Gives the fault status for each of the following possible faults."
  default = "0x00000000"
  offset = "0x00000048"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "CAF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "UCIF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "UCBF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "SMCF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "USF"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ICF"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_SGFSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_sGFSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0000004C"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "CAF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "UCIF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "UCBF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "SMCF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "USF"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ICF"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_SGFSYNR0"
  type = "mixed"
  width = 32
  description = "Contains fault syndrome information relating to SMMU_sGFSR."
  default = "0x00000000"
  offset = "0x00000050"
  [[register.field]]
    name = "ATS"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "NSSTATE"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "1"
    type = "rw"
[[register]]
  name = "SMMU_SGFSYNR1"
  type = "rw"
  width = 32
  description = "Contains fault syndrome information relating to SMMU_sGFSR."
  default = "0x00000000"
  offset = "0x00000054"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_STLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked Secure entries in the TLB."
  default = "0x00000000"
  offset = "0x00000060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_TLBIVMID"
  type = "wo"
  width = 32
  description = "Invalidates all Non-secure non-Hyp TLB entries having the specified VMID."
  default = "0x00000000"
  offset = "0x00000064"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "wo"
[[register]]
  name = "SMMU_TLBIALLNSNH"
  type = "wo"
  width = 32
  description = "Invalidates all Non-secure non-Hyp tagged entries in the TLB."
  default = "0x00000000"
  offset = "0x00000068"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_STLBGSYNC"
  type = "wo"
  width = 32
  description = "Starts a global synchronization operation that ensures the completion of any previously accepted TLB Invalidate operation. As a minimum, the operation applies to the specified security state, and includes all TLB Invalidate operations initiated in context banks associated with that security state."
  default = "0x00000000"
  offset = "0x00000070"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_STLBGSTATUS"
  type = "ro"
  width = 32
  description = "Gives the status of a TLB maintenance operation."
  default = "0x00000000"
  offset = "0x00000074"
  [[register.field]]
    name = "GSACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_DBGRPTRTBU"
  type = "rw"
  width = 32
  description = "Address of TLB entry in a specific TBU."
  default = "0x00000000"
  offset = "0x00000080"
  [[register.field]]
    name = "TBU_ID"
    bits = "26:24"
    type = "rw"
  [[register.field]]
    name = "TLB_POINTER"
    bits = "15:4"
    type = "rw"
  [[register.field]]
    name = "TLB_ENTRY_POINTER"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_DBGRDATATBU"
  type = "ro"
  width = 32
  description = "TLB entry data addressed by TBU debug read pointer."
  default = "0x00000000"
  offset = "0x00000084"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SMMU_DBGRPTRTCU"
  type = "rw"
  width = 32
  description = "Address of an entry from a specific cache in TCU."
  default = "0x00000000"
  offset = "0x00000088"
  [[register.field]]
    name = "DATASRC"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "WAY_RAM"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "TLB_POINTER"
    bits = "12:4"
    type = "rw"
  [[register.field]]
    name = "TLB_ENTRY_POINTER"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_DBGRDATATCU"
  type = "ro"
  width = 32
  description = "Cache entry data addressed by TCU debug read pointer."
  default = "0x00000000"
  offset = "0x0000008C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SMMU_STLBIVALM_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address."
  default = "0x00000000"
  offset = "0x000000A0"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_STLBIVALM_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address."
  default = "0x00000000"
  offset = "0x000000A4"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_STLBIVAM_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address."
  default = "0x00000000"
  offset = "0x000000A8"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_STLBIVAM_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked entries associated with MONC banks, that match the specified virtual address."
  default = "0x00000000"
  offset = "0x000000AC"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_STLBIALLM"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked entries associated with MONC banks in the TLB."
  default = "0x00000000"
  offset = "0x000000BC"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_NSCR0"
  type = "mixed"
  width = 32
  description = "Provides top-level control of the SMMU."
  default = "0x00200001"
  offset = "0x00000400"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "SMCFCFG"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "PTM"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "VMIDPNE"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "USFCFG"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "GSE"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "STALLD"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "GCFGFIE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "GCFGFRE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GFIE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "GFRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CLIENTPD"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_NSACR"
  type = "rw"
  width = 32
  description = "Provides IMPLEMENTATION DEFINED functionality."
  default = "0x0400001C"
  offset = "0x00000410"
  [[register.field]]
    name = "CACHE_LOCK"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "DP4K_TBUDISB"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "DP4K_TCUDISB"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "S2CRB_TLBEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "MMUDISB_TLBEN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "SMTNMB_TLBEN"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IPA2PA_CEN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "S2WC2EN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "S1WC2EN"
    bits = "2"
    type = "rw"
[[register]]
  name = "SMMU_NSGFAR_LOW"
  type = "rw"
  width = 32
  description = "Contains the input address of an erroneous request reported by SMMU_GFSR."
  default = "0x00000000"
  offset = "0x00000440"
  [[register.field]]
    name = "FADDR"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_NSGFAR_HIGH"
  type = "rw"
  width = 32
  description = "Contains the input address of an erroneous request reported by SMMU_GFSR."
  default = "0x00000000"
  offset = "0x00000444"
  [[register.field]]
    name = "FADDR"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_NSGFSR"
  type = "wo"
  width = 32
  description = "Gives the fault status for each of the following possible faults."
  default = "0x00000000"
  offset = "0x00000448"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "CAF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "UCIF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "UCBF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "SMCF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "USF"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ICF"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_NSGFSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_GFSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0000044C"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "CAF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "UCIF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "UCBF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "SMCF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "USF"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ICF"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_NSGFSYNR0"
  type = "mixed"
  width = 32
  description = "Contains fault syndrome information relating to SMMU_GFSR."
  default = "0x00000000"
  offset = "0x00000450"
  [[register.field]]
    name = "ATS"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "IND"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "NESTED"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_NSGFSYNDR1"
  type = "mixed"
  width = 32
  description = "Contains fault syndrome information relating to SMMU_GFSR."
  default = "0x00000000"
  offset = "0x00000454"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_NSTLBGSYNC"
  type = "wo"
  width = 32
  description = "Starts a global synchronization operation that ensures the completion of any previously accepted TLB Invalidate operation. As a minimum, the operation applies to the specified security state, and includes all TLB Invalidate operations initiated in context banks associated with that security state."
  default = "0x00000000"
  offset = "0x00000470"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_NSTLBGSTATUS"
  type = "ro"
  width = 32
  description = "Gives the status of a TLB maintenance operation."
  default = "0x00000000"
  offset = "0x00000474"
  [[register.field]]
    name = "GSACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_SMR0"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000800"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR1"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000804"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR2"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000808"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR3"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000080C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR4"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000810"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR5"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000814"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR6"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000818"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR7"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000081C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR8"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000820"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR9"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000824"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR10"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000828"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR11"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000082C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR12"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000830"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR13"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000834"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR14"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000838"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR15"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000083C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR16"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000840"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR17"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000844"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR18"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000848"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR19"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000084C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR20"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000850"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR21"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000854"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR22"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000858"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR23"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000085C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR24"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000860"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR25"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000864"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR26"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000868"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR27"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000086C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR28"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000870"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR29"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000874"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR30"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000878"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR31"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000087C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR32"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000880"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR33"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000884"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR34"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000888"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR35"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000088C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR36"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000890"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR37"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000894"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR38"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x00000898"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR39"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x0000089C"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR40"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008A0"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR41"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008A4"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR42"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008A8"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR43"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008AC"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR44"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008B0"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR45"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008B4"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR46"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008B8"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_SMR47"
  type = "rw"
  width = 32
  description = "Matches a transaction with a particular Stream mapping register group."
  default = "0x00000000"
  offset = "0x000008BC"
  [[register.field]]
    name = "VALID"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MASK"
    bits = "30:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR0"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C00"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR1"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C04"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR2"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C08"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR3"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C0C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR4"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C10"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR5"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C14"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR6"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C18"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR7"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C1C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR8"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C20"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR9"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C24"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR10"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C28"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR11"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C2C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR12"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C30"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR13"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C34"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR14"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C38"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR15"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C3C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR16"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C40"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR17"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C44"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR18"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C48"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR19"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C4C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR20"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C50"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR21"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C54"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR22"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C58"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR23"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C5C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR24"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C60"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR25"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C64"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR26"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C68"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR27"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C6C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR28"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C70"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR29"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C74"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR30"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C78"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR31"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C7C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR32"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C80"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR33"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C84"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR34"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C88"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR35"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C8C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR36"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C90"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR37"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C94"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR38"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C98"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR39"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000C9C"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR40"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CA0"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR41"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CA4"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR42"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CA8"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR43"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CAC"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR44"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CB0"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR45"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CB4"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR46"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CB8"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_S2CR47"
  type = "rw"
  width = 32
  description = "Specifies an initial context for processing a transaction, where the transaction matches the Stream mapping group that this register belongs to."
  default = "0x00020000"
  offset = "0x00000CBC"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_1"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "INSTCFG_0_FB"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PRIVCFG_BSU"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "NSCFG"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEM_ATTR"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "CBNDX_VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_PIDR4"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 4"
  default = "0x00000004"
  offset = "0x00000FD0"
  [[register.field]]
    name = "FOURKB_COUNT"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "JEP106_CONTINUATION_CODE"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SMMU_PIDR5"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 5"
  default = "0x00000000"
  offset = "0x00000FD4"
[[register]]
  name = "SMMU_PIDR6"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 6"
  default = "0x00000000"
  offset = "0x00000FD8"
[[register]]
  name = "SMMU_PIDR7"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 7"
  default = "0x00000000"
  offset = "0x00000FDC"
[[register]]
  name = "SMMU_PIDR0"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 0"
  default = "0x00000081"
  offset = "0x00000FE0"
  [[register.field]]
    name = "PARTNUMBER0"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_PIDR1"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 1"
  default = "0x000000B4"
  offset = "0x00000FE4"
  [[register.field]]
    name = "JEP106_IDENTITY_CODE"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "PARTNUMBER1"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SMMU_PIDR2"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 2"
  default = "0x0000001B"
  offset = "0x00000FE8"
  [[register.field]]
    name = "ARCHITECTURE_REVISION"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "JEDEC"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "JEP106_IDENTITY_CODE"
    bits = "2:0"
    type = "ro"
[[register]]
  name = "SMMU_PIDR3"
  type = "ro"
  width = 32
  description = "Peripheral Identificaation register 3"
  default = "0x00000000"
  offset = "0x00000FEC"
  [[register.field]]
    name = "REVAND"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CUSTOMER_MODIFIED"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SMMU_CIDR0"
  type = "ro"
  width = 32
  description = "Component Identification register 0"
  default = "0x0000000D"
  offset = "0x00000FF0"
  [[register.field]]
    name = "PREAMBLE"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CIDR1"
  type = "ro"
  width = 32
  description = "Component Identification register 1"
  default = "0x000000F0"
  offset = "0x00000FF4"
  [[register.field]]
    name = "PREAMBLE"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CIDR2"
  type = "ro"
  width = 32
  description = "Component Identification register 2"
  default = "0x00000005"
  offset = "0x00000FF8"
  [[register.field]]
    name = "PREAMBLE"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CIDR3"
  type = "ro"
  width = 32
  description = "Component Identification register 3"
  default = "0x000000B1"
  offset = "0x00000FFC"
  [[register.field]]
    name = "PREAMBLE"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CBAR0"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001000"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR1"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001004"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR2"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001008"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR3"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x0000100C"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR4"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001010"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR5"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001014"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR6"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001018"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR7"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x0000101C"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR8"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001020"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR9"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001024"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR10"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001028"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR11"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x0000102C"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR12"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001030"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR13"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001034"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR14"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x00001038"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBAR15"
  type = "mixed"
  width = 32
  description = "Specifies configuration attributes for translation context bank."
  default = "0x00020000"
  offset = "0x0000103C"
  [[register.field]]
    name = "IRPTNDX"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "WACFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "BSU"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "MEMATTR_CBNDX_7_4"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "FB_CBNDX_3"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "HYPC_CBNDX_2"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "BPSHCFG_CBNDX_1_0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA0"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001400"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA1"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001404"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA2"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001408"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA3"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x0000140C"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA4"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001410"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA5"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001414"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA6"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001418"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA7"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x0000141C"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA8"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001420"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA9"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001424"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA10"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001428"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA11"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x0000142C"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA12"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001430"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA13"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001434"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA14"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x00001438"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBFRSYNRA15"
  type = "mixed"
  width = 32
  description = "Gives fault syndrome information about the access that caused an exception in the associated translation context bank."
  default = "0x00000000"
  offset = "0x0000143C"
  [[register.field]]
    name = "SSD_INDEX"
    bits = "30:16"
    type = "ro"
  [[register.field]]
    name = "STREAMID"
    bits = "14:0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R0"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001800"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R1"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001804"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R2"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001808"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R3"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x0000180C"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R4"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001810"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R5"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001814"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R6"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001818"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R7"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x0000181C"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R8"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001820"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R9"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001824"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R10"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001828"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R11"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x0000182C"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R12"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001830"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R13"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001834"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R14"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x00001838"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CBA2R15"
  type = "rw"
  width = 32
  description = "Extends the configuration attributes for the translation context bank that SMMU_CBARn specifies."
  default = "0x00000000"
  offset = "0x0000183C"
  [[register.field]]
    name = "MONC"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "VA64"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_ITCTRL"
  type = "rw"
  width = 32
  description = "This register enables the component to switch from functional mode to integration mode. You can directly control the inputs and outputs in integration mode."
  default = "0x00000000"
  offset = "0x00002000"
  [[register.field]]
    name = "TBU_INDEX"
    bits = "6:4"
    type = "rw"
  [[register.field]]
    name = "MODULE"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "RAM_DATA"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RAM_MODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "INTGMODE"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_ITIP"
  type = "ro"
  width = 32
  description = "Enables the MMU-500 to read the status of the spniden signal."
  default = "0x00000000"
  offset = "0x00002004"
  [[register.field]]
    name = "SPINDEN"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_ITOP_GLBL"
  type = "mixed"
  width = 32
  description = "For integration test purposes, allows to enable or disable secure and nonsecure interrupts and write or read most significant bits of TCU MTLB and IPA RAMS."
  default = "0x00000000"
  offset = "0x00002008"
  [[register.field]]
    name = "TCU_RAM_DATA"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "GLBLSF1"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "GLBLNSF1"
    bits = "1"
    type = "ro"
[[register]]
  name = "SMMU_ITOP_PERF_INDEX"
  type = "wo"
  width = 32
  description = "Enables TBU performance interrupts."
  default = "0x00000000"
  offset = "0x0000200C"
  [[register.field]]
    name = "WAY_IPA2PA_PF"
    bits = "31:30"
    type = "wo"
  [[register.field]]
    name = "IPA2PA_PF_INDEX"
    bits = "22:16"
    type = "wo"
  [[register.field]]
    name = "WAY_MTLB_WC"
    bits = "15:14"
    type = "wo"
  [[register.field]]
    name = "MTLB_WC_INDEX"
    bits = "11:0"
    type = "wo"
[[register]]
  name = "SMMU_ITOP_CXT0TO31_RAM0"
  type = "wo"
  width = 32
  description = "Enable the context performance interrupts."
  default = "0x00000000"
  offset = "0x00002010"
  [[register.field]]
    name = "RAM_DATA"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_TBUQOS0"
  type = "rw"
  width = 32
  description = "Specify the QoS for TBUs,when the TBUn is in the range of 0-7."
  default = "0x00000000"
  offset = "0x00002100"
  [[register.field]]
    name = "QOSTBU5"
    bits = "23:20"
    type = "rw"
  [[register.field]]
    name = "QOSTBU4"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "QOSTBU3"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "QOSTBU2"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "QOSTBU1"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "QOSTBU0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_PER"
  type = "ro"
  width = 32
  description = "Checks for parity errors in TCU and TBU RAMs."
  default = "0x00000000"
  offset = "0x00002200"
  [[register.field]]
    name = "PER_TCU"
    bits = "15:8"
    type = "ro"
  [[register.field]]
    name = "PER_TBU"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_TBU_PWR_STATUS"
  type = "ro"
  width = 32
  description = "Provides the power status of TBUs."
  default = "0x00000000"
  offset = "0x00002204"
  [[register.field]]
    name = "STATE"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003000"
  [[register.field]]
    name = "PMN0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003004"
  [[register.field]]
    name = "PMN1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003008"
  [[register.field]]
    name = "PMN2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0000300C"
  [[register.field]]
    name = "PMN3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR4"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003010"
  [[register.field]]
    name = "PMN0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR5"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003014"
  [[register.field]]
    name = "PMN1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR6"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003018"
  [[register.field]]
    name = "PMN2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR7"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0000301C"
  [[register.field]]
    name = "PMN3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR8"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003020"
  [[register.field]]
    name = "PMN0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR9"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003024"
  [[register.field]]
    name = "PMN1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR10"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003028"
  [[register.field]]
    name = "PMN2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR11"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0000302C"
  [[register.field]]
    name = "PMN3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR12"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003030"
  [[register.field]]
    name = "PMN0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR13"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003034"
  [[register.field]]
    name = "PMN1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR14"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003038"
  [[register.field]]
    name = "PMN2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR15"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0000303C"
  [[register.field]]
    name = "PMN3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR16"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003040"
  [[register.field]]
    name = "PMN0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR17"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003044"
  [[register.field]]
    name = "PMN1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR18"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003048"
  [[register.field]]
    name = "PMN2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR19"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0000304C"
  [[register.field]]
    name = "PMN3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR20"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003050"
  [[register.field]]
    name = "PMN0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR21"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003054"
  [[register.field]]
    name = "PMN1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR22"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00003058"
  [[register.field]]
    name = "PMN2"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVCNTR23"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0000305C"
  [[register.field]]
    name = "PMN3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003400"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003404"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003408"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0000340C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER4"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003410"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER5"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003414"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER6"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003418"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER7"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0000341C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER8"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003420"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER9"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003424"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER10"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003428"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER11"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0000342C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER12"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003430"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER13"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003434"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER14"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003438"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER15"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0000343C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER16"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003440"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER17"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003444"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER18"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003448"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER19"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0000344C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER20"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003450"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER21"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003454"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER22"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00003458"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMEVTYPER23"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0000345C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "PMCGCR0"
  type = "mixed"
  width = 32
  description = "Controls Counter group behavior."
  default = "0x04000000"
  offset = "0x00003800"
  [[register.field]]
    name = "CGNC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SIDG"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "CBAEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "TCEFCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "NDX"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PMCGCR1"
  type = "mixed"
  width = 32
  description = "Controls Counter group behavior."
  default = "0x04010000"
  offset = "0x00003804"
  [[register.field]]
    name = "CGNC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SIDG"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "CBAEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "TCEFCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "NDX"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PMCGCR2"
  type = "mixed"
  width = 32
  description = "Controls Counter group behavior."
  default = "0x04020000"
  offset = "0x00003808"
  [[register.field]]
    name = "CGNC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SIDG"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "CBAEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "TCEFCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "NDX"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PMCGCR3"
  type = "mixed"
  width = 32
  description = "Controls Counter group behavior."
  default = "0x04030000"
  offset = "0x0000380C"
  [[register.field]]
    name = "CGNC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SIDG"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "CBAEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "TCEFCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "NDX"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PMCGCR4"
  type = "mixed"
  width = 32
  description = "Controls Counter group behavior."
  default = "0x04040000"
  offset = "0x00003810"
  [[register.field]]
    name = "CGNC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SIDG"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "CBAEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "TCEFCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "NDX"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PMCGCR5"
  type = "mixed"
  width = 32
  description = "Controls Counter group behavior."
  default = "0x04050000"
  offset = "0x00003814"
  [[register.field]]
    name = "CGNC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "SIDG"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "CBAEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "TCEFCFG"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "NDX"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "PMCGSMR0"
  type = "rw"
  width = 32
  description = "Specifies StreamID filtering of the events counted in a Counter group"
  default = "0x00000000"
  offset = "0x00003A00"
  [[register.field]]
    name = "MASK"
    bits = "25:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "PMCGSMR1"
  type = "rw"
  width = 32
  description = "Specifies StreamID filtering of the events counted in a Counter group"
  default = "0x00000000"
  offset = "0x00003A04"
  [[register.field]]
    name = "MASK"
    bits = "25:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "PMCGSMR2"
  type = "rw"
  width = 32
  description = "Specifies StreamID filtering of the events counted in a Counter group"
  default = "0x00000000"
  offset = "0x00003A08"
  [[register.field]]
    name = "MASK"
    bits = "25:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "PMCGSMR3"
  type = "rw"
  width = 32
  description = "Specifies StreamID filtering of the events counted in a Counter group"
  default = "0x00000000"
  offset = "0x00003A0C"
  [[register.field]]
    name = "MASK"
    bits = "25:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "PMCGSMR4"
  type = "rw"
  width = 32
  description = "Specifies StreamID filtering of the events counted in a Counter group"
  default = "0x00000000"
  offset = "0x00003A10"
  [[register.field]]
    name = "MASK"
    bits = "25:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "PMCGSMR5"
  type = "rw"
  width = 32
  description = "Specifies StreamID filtering of the events counted in a Counter group"
  default = "0x00000000"
  offset = "0x00003A14"
  [[register.field]]
    name = "MASK"
    bits = "25:16"
    type = "rw"
  [[register.field]]
    name = "ID"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "PMCNTENSET"
  type = "wo"
  width = 32
  description = "Performance Monitor Counter Enable Set registers are used to enable the event counters PMEVCNTRxx."
  default = "0x00000000"
  offset = "0x00003C00"
  [[register.field]]
    name = "P23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "P22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "P21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "P20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "P19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "P18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "P17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "P16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "P15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "P14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "P13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "P12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "P11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "P10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "P9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "P8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "P7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "P6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "P5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "P4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Performance Monitor Counter Enable Clear registers are used to disable the event counters PMEVCNTRxx."
  default = "0x00000000"
  offset = "0x00003C20"
  [[register.field]]
    name = "P23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "P22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "P21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "P20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "P19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "P18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "P17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "P16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "P15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "P14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "P13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "P12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "P11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "P10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "P9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "P8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "P7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "P6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "P5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "P4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "PMINTENSET"
  type = "wo"
  width = 32
  description = "Performance Monitor Interrupt Enable Set registers are used enable the generation of interrupts on overflows of the event counters."
  default = "0x00000000"
  offset = "0x00003C40"
  [[register.field]]
    name = "P23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "P22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "P21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "P20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "P19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "P18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "P17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "P16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "P15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "P14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "P13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "P12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "P11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "P10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "P9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "P8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "P7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "P6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "P5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "P4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "PMINTENCLR"
  type = "wo"
  width = 32
  description = "Performance Monitor Interrupt Enable Clear registers are used disable the generation of interrupts on overflows of the event counters."
  default = "0x00000000"
  offset = "0x00003C60"
  [[register.field]]
    name = "P23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "P22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "P21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "P20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "P19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "P18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "P17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "P16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "P15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "P14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "P13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "P12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "P11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "P10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "P9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "P8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "P7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "P6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "P5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "P4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "PMOVSCLR"
  type = "wo"
  width = 32
  description = "Performance Monitor Overflow Status Clear registers are used to clear the overflow status of the event registers."
  default = "0x00000000"
  offset = "0x00003C80"
  [[register.field]]
    name = "P23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "P22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "P21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "P20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "P19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "P18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "P17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "P16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "P15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "P14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "P13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "P12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "P11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "P10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "P9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "P8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "P7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "P6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "P5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "P4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "PMOVSSET"
  type = "wo"
  width = 32
  description = "Performance Monitor Overflow Status Set registers contain overflow status for the event counters."
  default = "0x00000000"
  offset = "0x00003CC0"
  [[register.field]]
    name = "P23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "P22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "P21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "P20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "P19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "P18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "P17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "P16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "P15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "P14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "P13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "P12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "P11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "P10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "P9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "P8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "P7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "P6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "P5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "P4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "PMCFGR"
  type = "ro"
  width = 32
  description = "Performance Monitor Configuration register containss PMU specific configuration data."
  default = "0x05011F17"
  offset = "0x00003E00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "PMCR"
  type = "mixed"
  width = 32
  description = "Performance Monitor Configuration register controls the behaviour of the event counters."
  default = "0x00000000"
  offset = "0x00003E04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "PMCEID0"
  type = "ro"
  width = 32
  description = "Performance Monitor Common Event Identification register 0 describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00003E20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions."
  default = "0x00000080"
  offset = "0x00003FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "PMDEVTYPE"
  type = "ro"
  width = 32
  description = "Performance Monitor Device Type register provides the Coresight device type information for the PerformanceMonitors."
  default = "0x00000056"
  offset = "0x00003FCC"
  [[register.field]]
    name = "T"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "C"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SMMU_CB0_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00010000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00010004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00010008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00010010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00010020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00010024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00010028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001002C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00010030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00010034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00010038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001003C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00010058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB0_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001005C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00010060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00010064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00010068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00010070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB0_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00010074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00010600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00010604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00010608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001060C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00010610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00010618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00010620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00010624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00010628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001062C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00010630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00010634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00010638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001063C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000107F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000107F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB0_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00010E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00010E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00010E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00010E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00010E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00010E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00010E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00010E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00010F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB0_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00010F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB0_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00010F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB0_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00010F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00010F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00010F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00010F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00010F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00010F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB0_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00010FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB1_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00011000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00011004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00011008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00011010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00011020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00011024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00011028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001102C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00011030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00011034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00011038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001103C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00011058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB1_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001105C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00011060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00011064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00011068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00011070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB1_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00011074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00011600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00011604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00011608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001160C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00011610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00011618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00011620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00011624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00011628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001162C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00011630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00011634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00011638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001163C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000117F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000117F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB1_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00011E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00011E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00011E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00011E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00011E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00011E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00011E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00011E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00011F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB1_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00011F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB1_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00011F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB1_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00011F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00011F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00011F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00011F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00011F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00011F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB1_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00011FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB2_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00012000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00012004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00012008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00012010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00012020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00012024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00012028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001202C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00012030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00012034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00012038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001203C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00012058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB2_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001205C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00012060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00012064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00012068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00012070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB2_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00012074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00012600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00012604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00012608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001260C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00012610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00012618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00012620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00012624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00012628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001262C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00012630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00012634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00012638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001263C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000127F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000127F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB2_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00012E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00012E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00012E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00012E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00012E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00012E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00012E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00012E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00012F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB2_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00012F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB2_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00012F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB2_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00012F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00012F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00012F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00012F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00012F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00012F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB2_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00012FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB3_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00013000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00013004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00013008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00013010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00013020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00013024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00013028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001302C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00013030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00013034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00013038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001303C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00013058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB3_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001305C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00013060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00013064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00013068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00013070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB3_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00013074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00013600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00013604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00013608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001360C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00013610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00013618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00013620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00013624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00013628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001362C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00013630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00013634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00013638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001363C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000137F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000137F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB3_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00013E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00013E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00013E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00013E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00013E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00013E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00013E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00013E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00013F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB3_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00013F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB3_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00013F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB3_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00013F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00013F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00013F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00013F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00013F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00013F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB3_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00013FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB4_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00014000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00014004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00014008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00014010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00014020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00014024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00014028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001402C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00014030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00014034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00014038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001403C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00014058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB4_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001405C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00014060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00014064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00014068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00014070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB4_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00014074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00014600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00014604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00014608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001460C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00014610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00014618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00014620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00014624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00014628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001462C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00014630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00014634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00014638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001463C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000147F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000147F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB4_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00014E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00014E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00014E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00014E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00014E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00014E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00014E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00014E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00014F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB4_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00014F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB4_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00014F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB4_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00014F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00014F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00014F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00014F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00014F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00014F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB4_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00014FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB5_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00015000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00015004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00015008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00015010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00015020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00015024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00015028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001502C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00015030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00015034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00015038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001503C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00015058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB5_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001505C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00015060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00015064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00015068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00015070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB5_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00015074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00015600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00015604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00015608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001560C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00015610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00015618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00015620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00015624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00015628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001562C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00015630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00015634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00015638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001563C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000157F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000157F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB5_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00015E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00015E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00015E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00015E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00015E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00015E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00015E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00015E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00015F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB5_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00015F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB5_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00015F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB5_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00015F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00015F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00015F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00015F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00015F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00015F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB5_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00015FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB6_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00016000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00016004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00016008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00016010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00016020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00016024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00016028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001602C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00016030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00016034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00016038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001603C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00016058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB6_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001605C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00016060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00016064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00016068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00016070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB6_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00016074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00016600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00016604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00016608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001660C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00016610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00016618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00016620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00016624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00016628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001662C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00016630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00016634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00016638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001663C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000167F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000167F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB6_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00016E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00016E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00016E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00016E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00016E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00016E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00016E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00016E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00016F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB6_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00016F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB6_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00016F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB6_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00016F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00016F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00016F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00016F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00016F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00016F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB6_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00016FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB7_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00017000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00017004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00017008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00017010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00017020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00017024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00017028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001702C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00017030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00017034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00017038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001703C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00017058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB7_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001705C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00017060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00017064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00017068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00017070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB7_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00017074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00017600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00017604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00017608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001760C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00017610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00017618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00017620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00017624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00017628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001762C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00017630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00017634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00017638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001763C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000177F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000177F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB7_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00017E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00017E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00017E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00017E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00017E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00017E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00017E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00017E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00017F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB7_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00017F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB7_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00017F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB7_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00017F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00017F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00017F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00017F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00017F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00017F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB7_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00017FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB8_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00018000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00018004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00018008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00018010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00018020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00018024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00018028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001802C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00018030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00018034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00018038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001803C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00018058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB8_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001805C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00018060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00018064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00018068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00018070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB8_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00018074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00018600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00018604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00018608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001860C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00018610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00018618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00018620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00018624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00018628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001862C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00018630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00018634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00018638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001863C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000187F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000187F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB8_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00018E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00018E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00018E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00018E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00018E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00018E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00018E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00018E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00018F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB8_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00018F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB8_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00018F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB8_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00018F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00018F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00018F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00018F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00018F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00018F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB8_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00018FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB9_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x00019000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x00019004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x00019008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x00019010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00019020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x00019024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x00019028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001902C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x00019030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x00019034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x00019038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001903C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x00019058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB9_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001905C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00019060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x00019064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x00019068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x00019070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB9_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x00019074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x00019600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x00019604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x00019608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001960C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x00019610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x00019618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00019620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x00019624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x00019628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001962C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00019630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x00019634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x00019638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001963C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x000197F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x000197F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB9_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00019E00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00019E04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00019E08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x00019E0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00019E80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00019E84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00019E88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x00019E8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x00019F00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB9_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x00019F04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB9_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x00019F20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB9_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x00019F40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x00019F44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x00019F48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x00019F4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x00019F50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x00019F58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB9_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x00019FB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB10_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x0001A000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x0001A004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x0001A008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x0001A010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001A020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001A024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001A028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001A02C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x0001A030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x0001A034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001A038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001A03C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x0001A058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB10_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001A05C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001A060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001A064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x0001A068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x0001A070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB10_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x0001A074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001A600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x0001A604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001A608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001A60C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x0001A610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x0001A618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001A620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001A624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001A628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001A62C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001A630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001A634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001A638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001A63C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x0001A7F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x0001A7F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB10_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001AE00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001AE04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001AE08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001AE0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001AE80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001AE84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001AE88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001AE8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x0001AF00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB10_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x0001AF04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB10_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x0001AF20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB10_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x0001AF40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x0001AF44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x0001AF48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x0001AF4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x0001AF50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x0001AF58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB10_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x0001AFB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB11_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x0001B000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x0001B004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x0001B008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x0001B010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001B020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001B024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001B028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001B02C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x0001B030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x0001B034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001B038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001B03C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x0001B058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB11_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001B05C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001B060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001B064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x0001B068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x0001B070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB11_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x0001B074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001B600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x0001B604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001B608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001B60C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x0001B610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x0001B618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001B620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001B624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001B628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001B62C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001B630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001B634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001B638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001B63C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x0001B7F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x0001B7F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB11_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001BE00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001BE04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001BE08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001BE0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001BE80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001BE84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001BE88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001BE8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x0001BF00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB11_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x0001BF04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB11_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x0001BF20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB11_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x0001BF40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x0001BF44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x0001BF48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x0001BF4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x0001BF50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x0001BF58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB11_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x0001BFB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB12_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x0001C000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x0001C004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x0001C008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x0001C010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001C020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001C024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001C028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001C02C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x0001C030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x0001C034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001C038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001C03C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x0001C058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB12_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001C05C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001C060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001C064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x0001C068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x0001C070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB12_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x0001C074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001C600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x0001C604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001C608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001C60C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x0001C610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x0001C618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001C620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001C624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001C628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001C62C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001C630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001C634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001C638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001C63C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x0001C7F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x0001C7F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB12_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001CE00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001CE04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001CE08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001CE0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001CE80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001CE84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001CE88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001CE8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x0001CF00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB12_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x0001CF04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB12_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x0001CF20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB12_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x0001CF40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x0001CF44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x0001CF48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x0001CF4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x0001CF50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x0001CF58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB12_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x0001CFB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB13_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x0001D000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x0001D004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x0001D008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x0001D010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001D020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001D024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001D028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001D02C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x0001D030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x0001D034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001D038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001D03C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x0001D058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB13_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001D05C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001D060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001D064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x0001D068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x0001D070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB13_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x0001D074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001D600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x0001D604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001D608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001D60C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x0001D610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x0001D618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001D620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001D624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001D628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001D62C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001D630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001D634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001D638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001D63C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x0001D7F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x0001D7F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB13_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001DE00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001DE04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001DE08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001DE0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001DE80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001DE84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001DE88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001DE8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x0001DF00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB13_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x0001DF04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB13_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x0001DF20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB13_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x0001DF40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x0001DF44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x0001DF48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x0001DF4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x0001DF50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x0001DF58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB13_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x0001DFB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB14_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x0001E000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x0001E004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x0001E008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x0001E010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001E020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001E024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001E028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001E02C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x0001E030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x0001E034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001E038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001E03C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x0001E058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB14_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001E05C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001E060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001E064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x0001E068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x0001E070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB14_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x0001E074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001E600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x0001E604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001E608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001E60C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x0001E610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x0001E618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001E620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001E624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001E628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001E62C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001E630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001E634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001E638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001E63C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x0001E7F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x0001E7F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB14_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001EE00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001EE04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001EE08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001EE0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001EE80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001EE84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001EE88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001EE8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x0001EF00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB14_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x0001EF04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB14_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x0001EF20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB14_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x0001EF40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x0001EF44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x0001EF48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x0001EF4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x0001EF50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x0001EF58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB14_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x0001EFB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB15_SCTLR"
  type = "mixed"
  width = 32
  description = "The System Control register provides the top level control of the translation system for the related Context bank."
  default = "0x00000100"
  offset = "0x0001F000"
  [[register.field]]
    name = "NSCFG"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "WACFG"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "RACFG"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "SHCFG"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "FB"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "MTCFG"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "MEMATTR"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TRANSIENTCFG"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "PTW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ASIDPNE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "UWXN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WXN"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "HUPCF"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "CFCFG"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CFIE"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFRE"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "E"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AFFD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "AFE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "TRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "M"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_ACTLR"
  type = "rw"
  width = 32
  description = "The Auxillary Control register provides implementation specific configuration and control options."
  default = "0x00000003"
  offset = "0x0001F004"
  [[register.field]]
    name = "CPRE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CMTLB"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_RESUME"
  type = "wo"
  width = 32
  description = "The Transaction Resume is used to resume operation of a transaction that is stalled because of an existing fault condition."
  default = "0x00000000"
  offset = "0x0001F008"
  [[register.field]]
    name = "TNR"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TCR2"
  type = "mixed"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000060"
  offset = "0x0001F010"
  [[register.field]]
    name = "NSCFG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SEP"
    bits = "17:15"
    type = "rw"
  [[register.field]]
    name = "NSCFG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "TBI1"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TBI0"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "AS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PASIZE"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_TTBR0_LOW"
  type = "mixed"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001F020"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_TTBR0_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 0."
  default = "0x00000000"
  offset = "0x0001F024"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_TTBR1_LOW"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001F028"
  [[register.field]]
    name = "ADDRESS_31_7"
    bits = "31:7"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_6_IRGN0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_5_NOS"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_4_3_RGN"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_1_S"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "ADDRESS_0_IRGN1"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_TTBR1_HIGH"
  type = "rw"
  width = 32
  description = "The Translation Table Base register 0 holds the base address of the translation table 1."
  default = "0x00000000"
  offset = "0x0001F02C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "ADDRESS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_TCR_LPAE"
  type = "rw"
  width = 32
  description = "The Translation Table base control register determines which of the TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation table walk that is required when the input address is not found in the TLB."
  default = "0x00000000"
  offset = "0x0001F030"
  [[register.field]]
    name = "EAE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NSCFG1_TG1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "SH1"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "ORGN1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "IRGN1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "EPD1"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "A1"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "T1SZ_5_3"
    bits = "21:19"
    type = "rw"
  [[register.field]]
    name = "T1SZ_2_0_PASIZE"
    bits = "18:16"
    type = "rw"
  [[register.field]]
    name = "NSCFG0_TG0"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "SH0"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "ORGN0"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IRGN0"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "SL0_1_EPD0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SL0_0"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PD1_T0SZ_5"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "S_PD0_T0SZ_4"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "T0SZ_3_0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_CONTEXTIDR"
  type = "rw"
  width = 32
  description = "Identifies the current process identifier and the current address space identifier"
  default = "0x00000000"
  offset = "0x0001F034"
  [[register.field]]
    name = "PROCID"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "ASID"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PRRR_MAIR0"
  type = "rw"
  width = 32
  description = "Primary region remap register if AArch32 short descriptor scheme is selected. Controls top-level mapping of the TEX, C, and B memory region attributes. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001F038"
  [[register.field]]
    name = "NOS7"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "NOS6"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NOS5"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NOS4"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "NOS3"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "NOS2"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "NOS1"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "NOS0"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "NS1"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "NS0"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "DS1"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DS0"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "TR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "TR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "TR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "TR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "TR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "TR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "TR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "TR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_NMRR_MAIR1"
  type = "rw"
  width = 32
  description = "Normal memory remap register if AArch32 short descriptor scheme is selected. Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64 translation scheme is selected. Provide a revised version of the TEX-Remap system to redirect the selection of memory attributes from the translation table entries."
  default = "0x00000000"
  offset = "0x0001F03C"
  [[register.field]]
    name = "OR7"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "OR6"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "OR5"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "OR4"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "OR3"
    bits = "23:22"
    type = "rw"
  [[register.field]]
    name = "OR2"
    bits = "21:20"
    type = "rw"
  [[register.field]]
    name = "OR1"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "OR0"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "IR7"
    bits = "15:14"
    type = "rw"
  [[register.field]]
    name = "IR6"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "IR5"
    bits = "11:10"
    type = "rw"
  [[register.field]]
    name = "IR4"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "IR3"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "IR2"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "IR1"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "IR0"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_FSR"
  type = "wo"
  width = 32
  description = "Provides memory system fault status information."
  default = "0x00000000"
  offset = "0x0001F058"
  [[register.field]]
    name = "MULTI"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "SS"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "FORMAT"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "UUT"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ASF"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "TLBLKF"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "TLBMCF"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "EF"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PF"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "AFF"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TF"
    bits = "1"
    type = "wo"
[[register]]
  name = "SMMU_CB15_FSRRESTORE"
  type = "wo"
  width = 32
  description = "Restores the state of SMMU_CBn_FSR, after a reset, for example."
  default = "0x00000000"
  offset = "0x0001F05C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_FAR_LOW"
  type = "rw"
  width = 32
  description = "Holds the Lower input address bits [31:0] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001F060"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_FAR_HIGH"
  type = "rw"
  width = 32
  description = "Holds the Upper input address bits [63:32] of the memory access that caused a synchronous abort exception."
  default = "0x00000000"
  offset = "0x0001F064"
  [[register.field]]
    name = "BITS"
    bits = "16:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_FSYNR0"
  type = "mixed"
  width = 32
  description = "Holds fault syndrome information about the memory access that caused a synchronous abort exception"
  default = "0x00000000"
  offset = "0x0001F068"
  [[register.field]]
    name = "S1CBNDX"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "AFR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PTWF"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "ATOF"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NSATTR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "IND"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PNU"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "WNR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PLVL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_IPAFAR_LOW"
  type = "mixed"
  width = 32
  description = "The stage 1 IPA Fault Address Lower bits [31:0] Register."
  default = "0x00000000"
  offset = "0x0001F070"
  [[register.field]]
    name = "IPAFAR_L"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "FAR_RO"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "SMMU_CB15_IPAFAR_HIGH"
  type = "rw"
  width = 32
  description = "The stage 1 IPA Fault Address Upper bits [63:32] Register"
  default = "0x00000000"
  offset = "0x0001F074"
  [[register.field]]
    name = "BITS"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_TLBIVA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001F600"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match both the VA provided and the TLB tagging scheme of the context bank, including any global entries if appropriate"
  default = "0x00000000"
  offset = "0x0001F604"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVAA_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001F608"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVAA_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate."
  default = "0x00000000"
  offset = "0x0001F60C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIASID"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the ASID provided as an argument"
  default = "0x00000000"
  offset = "0x0001F610"
  [[register.field]]
    name = "ASID"
    bits = "15:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIALL"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that are tagged as: i) Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank, for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure context banks."
  default = "0x00000000"
  offset = "0x0001F618"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001F620"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA and ASID provided as arguments, and the VMID of the context bank. This register is similar to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation."
  default = "0x00000000"
  offset = "0x0001F624"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVAAL_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001F628"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIVAAL_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all of the unlocked TLB entries that match the VA provided as an argument, and the VMID of the context bank, regardless of the ASID. This operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA, but it is only required to invalidate cached copies of the last level of translation table walk of the first stage of translation"
  default = "0x00000000"
  offset = "0x0001F62C"
  [[register.field]]
    name = "ASID"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "ADDRESS"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIIPAS2_LOW"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001F630"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIIPAS2_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates all unlocked TLB entries that match the IPA provided"
  default = "0x00000000"
  offset = "0x0001F634"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIIPAS2L_LOW"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001F638"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBIIPAS2L_HIGH"
  type = "wo"
  width = 32
  description = "Invalidates any unlocked TLB entries that match the IPA provided and that correspond to the final level of translation table lookup"
  default = "0x00000000"
  offset = "0x0001F63C"
  [[register.field]]
    name = "ADDRESS"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBSYNC"
  type = "wo"
  width = 32
  description = "Initiates a synchronization operation that ensures the completion of any TLB invalidate operations previously accepted in the corresponding translation context bank."
  default = "0x00000000"
  offset = "0x0001F7F0"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_TLBSTATUS"
  type = "ro"
  width = 32
  description = "Indicates the status of any TLB maintenance operations issued before the most recent SMMU_CBn_TLBSYNC operation"
  default = "0x00000000"
  offset = "0x0001F7F4"
  [[register.field]]
    name = "SACTIVE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB15_PMEVCNTR0"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001FE00"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVCNTR1"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001FE04"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVCNTR2"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001FE08"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVCNTR3"
  type = "rw"
  width = 32
  description = "Provides event counter resources in the register map of a translation context bank. Reads or writes the value of the selected event counter."
  default = "0x00000000"
  offset = "0x0001FE0C"
  [[register.field]]
    name = "BITS"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVTYPER0"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001FE80"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVTYPER1"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001FE84"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVTYPER2"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001FE88"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMEVTYPER3"
  type = "rw"
  width = 32
  description = "Provides event type resources in the register map of a translation context bank. Controls which events are counted by the corresponding event counter"
  default = "0x00000000"
  offset = "0x0001FE8C"
  [[register.field]]
    name = "P"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "U"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "NSP"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "NSU"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "EVENT"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMCFGR"
  type = "ro"
  width = 32
  description = "Provides a performance monitoring configuration register in the register map of a translation context bank. Provides Performance Monitoring Unit (PMU) configuration data."
  default = "0x00011F03"
  offset = "0x0001FF00"
  [[register.field]]
    name = "NCG"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "UEN"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "EX"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "CCD"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CC"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "SIZE"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "N"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "SMMU_CB15_PMCR"
  type = "mixed"
  width = 32
  description = "Provides the equivalent of the PMCR register, in the register map of a translation context bank. PMCR provides controls for the Performance Monitors."
  default = "0x00000000"
  offset = "0x0001FF04"
  [[register.field]]
    name = "IMP"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "X"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "P"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "E"
    bits = "0"
    type = "rw"
[[register]]
  name = "SMMU_CB15_PMCEID"
  type = "ro"
  width = 32
  description = "Provide the equivalent of the SMMU performance monitoring register map PMCEID0 register, in the register map of a translation context bank. Describes the event classes supported by the SMMU implementation."
  default = "0x00030303"
  offset = "0x0001FF20"
  [[register.field]]
    name = "EVENT0X12"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "EVENT0X11"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "EVENT0X10"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "EVENT0X0A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "EVENT0X09"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "EVENT0X08"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "EVENT0X01"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "EVENT0X00"
    bits = "0"
    type = "ro"
[[register]]
  name = "SMMU_CB15_PMCNTENSE"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENSETx register, in the register map of a translation context bank. Enables any implemented event counters."
  default = "0x00000000"
  offset = "0x0001FF40"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_PMCNTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMCNTENCLRx register, in the register map of a translation context bank. Disables any implemented event counter."
  default = "0x00000000"
  offset = "0x0001FF44"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_PMCNTENSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENSETx in the register map of a translation context bank. Enables the generation of interrupt requests on overflows from each implemented event counter"
  default = "0x00000000"
  offset = "0x0001FF48"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_PMINTENCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMINTENCLRx in the register map of a translation context bank. Disables the generation of interrupt requests on overflows from each implemented event counter."
  default = "0x00000000"
  offset = "0x0001FF4C"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_PMOVSCLR"
  type = "wo"
  width = 32
  description = "Provides the equivalent of the PMOVSCLRx register, in the register map of a translation context bank. Clears the state of the overflow bit for each implemented event counter."
  default = "0x00000000"
  offset = "0x0001FF50"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_PMOVSSET"
  type = "wo"
  width = 32
  description = "Provides the equivalent of PMOVSSETx, in the register map of a translation context bank. Sets the state of the overflow bit for each of the implemented event counters."
  default = "0x00000000"
  offset = "0x0001FF58"
  [[register.field]]
    name = "P3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "P2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "P1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "P0"
    bits = "0"
    type = "wo"
[[register]]
  name = "SMMU_CB15_PMAUTHSTATUS"
  type = "ro"
  width = 32
  description = "Provides the equivalent of the PMAUTHSTATUS register, in the register map of a translation context bank. Indicates the implemented debug features and provides the current values of the configuration inputs that determine the debug permissions"
  default = "0x00000080"
  offset = "0x0001FFB8"
  [[register.field]]
    name = "SNI"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "SNE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SI"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "SE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "NSNI"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NSNE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NSI"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NSE"
    bits = "0"
    type = "ro"
