
out/programa.elf:     file format elf32-littlearm
out/programa.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000d09

Program Header:
0x70000001 off    0x000117d8 vaddr 0x1a0017d8 paddr 0x1a0017d8 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000020 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000017e0 memsz 0x000017e0 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0017e0 align 2**16
         filesz 0x00000044 memsz 0x00000044 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017d8  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000044  10000000  1a0017e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020044  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020044  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020044  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020044  2**2
                  CONTENTS
  6 .bss          00000020  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020044  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020044  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020044  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020044  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0017d8  1a0017d8  000117d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020044  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020044  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020044  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020044  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020044  2**2
                  CONTENTS
 17 .noinit       00000000  10000068  10000068  00020044  2**2
                  CONTENTS
 18 .debug_info   0001136c  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00002aa9  00000000  00000000  000313b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_aranges 000005d0  00000000  00000000  00033e59  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_ranges 00000568  00000000  00000000  00034429  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  00003edf  00000000  00000000  00034991  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   000083cb  00000000  00000000  00038870  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    0001bd37  00000000  00000000  00040c3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      0000007f  00000000  00000000  0005c972  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000039  00000000  00000000  0005c9f1  2**0
                  CONTENTS, READONLY
 27 .debug_frame  00000d58  00000000  00000000  0005ca2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00004261  00000000  00000000  0005d784  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0017d8 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000068 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 programa.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000328 l     F .text	000000a0 pll_calc_divs
1a0003c8 l     F .text	00000100 pll_get_frac
1a0004c8 l     F .text	0000004c Chip_Clock_FindBaseClock
1a00073c l     F .text	00000022 Chip_Clock_GetDivRate
10000048 l     O .bss	00000008 audio_usb_pll_freq
1a00155c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0015c8 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000a48 l     F .text	0000002c Chip_UART_GetIndex
1a001610 l     O .text	00000008 UART_BClock
1a001618 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 board.c
1a000bb0 l     F .text	00000044 Board_LED_Init
1a001628 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001634 l     O .text	0000000c InitClkStates
1a001640 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000e84 l     F .text	00000034 gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0010c8 l     F .text	00000002 errorOcurred
1a0010ca l     F .text	00000002 doNothing
10000004 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a000300 l       .text	00000000 __CRP_WORD_END__
1a0002fc l       .text	00000000 __CRP_WORD_START__
1a000560 g     F .text	0000001c Chip_Clock_GetDividerSource
1a00114c g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a0008ca g     F .text	00000024 Chip_GPIO_SetDir
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a0010a4 g     F .text	00000024 SysTick_Handler
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a0017e0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00018a  w    F .text	00000002 I2C1_IRQHandler
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
53ff6b86 g       *ABS*	00000000 __valid_user_code_checksum
1a0017e0 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1a00018a  w    F .text	00000002 I2S0_IRQHandler
1a001190 g     F .text	00000044 TIMER3_IRQHandler
1a0007de g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a001220 g     F .text	00000000 .hidden __aeabi_uldivmod
10000068 g       .noinit	00000000 _noinit
1a001204 g     F .text	00000018 uartWriteString
10000050 g     O .bss	00000004 SystemCoreClock
1a000a74 g     F .text	00000054 Chip_UART_Init
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a000828 g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
10000058 g     O .bss	00000008 tickCounter
1a000c90 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001250 g     F .text	000002dc .hidden __udivmoddi4
1a001620 g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a00018a  w    F .text	00000002 GPIO1_IRQHandler
1a00102c g     F .text	00000078 tickConfig
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a000eb8 g     F .text	00000174 gpioConfig
1a0017d8 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00018a  w    F .text	00000002 ADC1_IRQHandler
1a000c30 g     F .text	00000028 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
10000068 g       .bss	00000000 _ebss
1a0010cc g     F .text	00000040 TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a000514 g     F .text	0000004c Chip_Clock_EnableCrystal
1a000d90 g     F .text	000000ee boardConfig
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a00110c g     F .text	00000040 TIMER1_IRQHandler
1a00121c g     F .text	00000002 UART2_IRQHandler
1a0006d0 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a000e7e g     F .text	00000004 sAPI_NullFuncPtr
1a0011d4 g     F .text	00000030 uartWriteByte
1a00018a  w    F .text	00000002 GPIO2_IRQHandler
1a0007b8 g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a0008c8 g     F .text	00000002 Chip_GPIO_Init
1a001624 g     O .text	00000004 OscRateIn
10000068 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a00152c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00018a  w    F .text	00000002 USB0_IRQHandler
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a00057c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a001530 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000014 main
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a0007ec g     F .text	0000003c Chip_Clock_EnableOpts
1a0016a0 g     O .text	00000136 gpioPinsConfig
1a000598 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000874 g     F .text	00000054 fpuInit
1a000650 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000d84 g     F .text	0000000c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1a00018a  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000c58 g     F .text	00000038 Board_SetupMuxing
1a000ac8 g     F .text	000000e8 Chip_UART_SetBaudFDR
10000060 g     O .bss	00000008 tickRateMS
1a00018a  w    F .text	00000002 ETH_IRQHandler
10000000 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000068 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a00018a  w    F .text	00000002 GINT0_IRQHandler
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a000c08 g     F .text	00000028 Board_Debug_Init
10000044 g       .data	00000000 _edata
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
1a0008f0 g     F .text	00000158 Chip_SetupCoreClock
1a00018a  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a000d08 g     F .text	0000007c ResetISR
1a000314 g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a00152c  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a00121e g     F .text	00000002 UART3_IRQHandler
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a000bf4 g     F .text	00000014 Board_UART_Init
1a000760 g     F .text	00000058 Chip_Clock_SetBaseClock
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
1a000cfc g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 09 0d 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 86 6b ff 53     }............k.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	a5 10 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a cd 10 00 1a 0d 11 00 1a 4d 11 00 1a     ............M...
1a00007c:	91 11 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a bd 01 00 1a 8b 01 00 1a 1d 12 00 1a     ................
1a0000ac:	1f 12 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0017e0 	.word	0x1a0017e0
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000044 	.word	0x00000044
1a000120:	1a0017e0 	.word	0x1a0017e0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0017e0 	.word	0x1a0017e0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0017e0 	.word	0x1a0017e0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0017e0 	.word	0x1a0017e0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00000020 	.word	0x00000020
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	6804      	ldr	r4, [r0, #0]
1a000196:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000198:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a00019a:	3004      	adds	r0, #4
1a00019c:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	e003      	b.n	1a0001b6 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b2:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b4:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	428b      	cmp	r3, r1
1a0001b8:	d3f9      	bcc.n	1a0001ae <bss_init+0x4>
}
1a0001ba:	4770      	bx	lr

1a0001bc <UART0_IRQHandler>:
/*==================[ISR external functions definition]======================*/

__attribute__ ((section(".after_vectors")))

/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
1a0001bc:	4770      	bx	lr
1a0001be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
/*==================[declaraciones de funciones externas]====================*/

/*==================[funcion principal]======================================*/

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a000300:	b508      	push	{r3, lr}

   // ---------- CONFIGURACIONES ------------------------------
   // Inicializar y configurar la plataforma
   boardConfig();
1a000302:	f000 fd45 	bl	1a000d90 <boardConfig>
   //inicializar driver de teclado
   //inicializar driver de display
   //inicializar mefAscensor
   //inicializar manejo de puertas
   uartWriteString(UART_USB,"Bienvenidos \n\r");
1a000306:	4902      	ldr	r1, [pc, #8]	; (1a000310 <main+0x10>)
1a000308:	2000      	movs	r0, #0
1a00030a:	f000 ff7b 	bl	1a001204 <uartWriteString>
1a00030e:	e7fe      	b.n	1a00030e <main+0xe>
1a000310:	1a001540 	.word	0x1a001540

1a000314 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000314:	b508      	push	{r3, lr}
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000316:	2069      	movs	r0, #105	; 0x69
1a000318:	f000 fa86 	bl	1a000828 <Chip_Clock_GetRate>
1a00031c:	4b01      	ldr	r3, [pc, #4]	; (1a000324 <SystemCoreClockUpdate+0x10>)
1a00031e:	6018      	str	r0, [r3, #0]
1a000320:	bd08      	pop	{r3, pc}
1a000322:	bf00      	nop
1a000324:	10000050 	.word	0x10000050

1a000328 <pll_calc_divs>:
       return -val;
   return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000328:	b5f0      	push	{r4, r5, r6, r7, lr}

   uint32_t prev = freq;
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a00032a:	680b      	ldr	r3, [r1, #0]
1a00032c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000330:	d002      	beq.n	1a000338 <pll_calc_divs+0x10>
       ppll->ctrl &= ~(1 << 6);
1a000332:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000336:	600b      	str	r3, [r1, #0]
1a000338:	4607      	mov	r7, r0
1a00033a:	2501      	movs	r5, #1
1a00033c:	e03b      	b.n	1a0003b6 <pll_calc_divs+0x8e>
           for (m = 1; m <= 256; m++) {
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
               } else {
                   fcco = (m * ppll->fin) / n;
1a00033e:	694b      	ldr	r3, [r1, #20]
1a000340:	fb03 f302 	mul.w	r3, r3, r2
1a000344:	fbb3 f3f5 	udiv	r3, r3, r5
1a000348:	e014      	b.n	1a000374 <pll_calc_divs+0x4c>
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
               if (fcco > PLL_MAX_CCO_FREQ) break;
               if (ppll->ctrl & (1 << 7)) {
                   fout = fcco;
1a00034a:	461c      	mov	r4, r3
1a00034c:	e020      	b.n	1a000390 <pll_calc_divs+0x68>
       return -val;
1a00034e:	f1ce 0e00 	rsb	lr, lr, #0
1a000352:	e020      	b.n	1a000396 <pll_calc_divs+0x6e>
           for (m = 1; m <= 256; m++) {
1a000354:	3201      	adds	r2, #1
1a000356:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00035a:	dc26      	bgt.n	1a0003aa <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 6)) {
1a00035c:	680c      	ldr	r4, [r1, #0]
1a00035e:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000362:	d0ec      	beq.n	1a00033e <pll_calc_divs+0x16>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000364:	1c73      	adds	r3, r6, #1
1a000366:	fa02 fe03 	lsl.w	lr, r2, r3
1a00036a:	694b      	ldr	r3, [r1, #20]
1a00036c:	fb03 f30e 	mul.w	r3, r3, lr
1a000370:	fbb3 f3f5 	udiv	r3, r3, r5
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000374:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a0003c0 <pll_calc_divs+0x98>
1a000378:	4573      	cmp	r3, lr
1a00037a:	d9eb      	bls.n	1a000354 <pll_calc_divs+0x2c>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a00037c:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a0003c4 <pll_calc_divs+0x9c>
1a000380:	4573      	cmp	r3, lr
1a000382:	d812      	bhi.n	1a0003aa <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 7)) {
1a000384:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000388:	d1df      	bne.n	1a00034a <pll_calc_divs+0x22>
               } else {
                   fout = fcco >> (p + 1);
1a00038a:	1c74      	adds	r4, r6, #1
1a00038c:	fa23 f404 	lsr.w	r4, r3, r4
   if (val < 0)
1a000390:	ebb0 0e04 	subs.w	lr, r0, r4
1a000394:	d4db      	bmi.n	1a00034e <pll_calc_divs+0x26>
               }

               if (ABS(freq - fout) < prev) {
1a000396:	4577      	cmp	r7, lr
1a000398:	d9dc      	bls.n	1a000354 <pll_calc_divs+0x2c>
                   ppll->nsel = n;
1a00039a:	608d      	str	r5, [r1, #8]
                   ppll->psel = p + 1;
1a00039c:	1c77      	adds	r7, r6, #1
1a00039e:	60cf      	str	r7, [r1, #12]
                   ppll->msel = m;
1a0003a0:	610a      	str	r2, [r1, #16]
                   ppll->fout = fout;
1a0003a2:	618c      	str	r4, [r1, #24]
                   ppll->fcco = fcco;
1a0003a4:	61cb      	str	r3, [r1, #28]
                   prev = ABS(freq - fout);
1a0003a6:	4677      	mov	r7, lr
1a0003a8:	e7d4      	b.n	1a000354 <pll_calc_divs+0x2c>
       for (p = 0; p < 4; p ++) {
1a0003aa:	3601      	adds	r6, #1
1a0003ac:	2e03      	cmp	r6, #3
1a0003ae:	dc01      	bgt.n	1a0003b4 <pll_calc_divs+0x8c>
1a0003b0:	2201      	movs	r2, #1
1a0003b2:	e7d0      	b.n	1a000356 <pll_calc_divs+0x2e>
   for (n = 1; n <= 4; n++) {
1a0003b4:	3501      	adds	r5, #1
1a0003b6:	2d04      	cmp	r5, #4
1a0003b8:	dc01      	bgt.n	1a0003be <pll_calc_divs+0x96>
1a0003ba:	2600      	movs	r6, #0
1a0003bc:	e7f6      	b.n	1a0003ac <pll_calc_divs+0x84>
               }
           }
       }
   }
}
1a0003be:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0003c0:	094c5eff 	.word	0x094c5eff
1a0003c4:	1312d000 	.word	0x1312d000

1a0003c8 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0003c8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0003ca:	b099      	sub	sp, #100	; 0x64
1a0003cc:	4605      	mov	r5, r0
1a0003ce:	460c      	mov	r4, r1
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0003d0:	2260      	movs	r2, #96	; 0x60
1a0003d2:	2100      	movs	r1, #0
1a0003d4:	4668      	mov	r0, sp
1a0003d6:	f001 f8ab 	bl	1a001530 <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a0003da:	2380      	movs	r3, #128	; 0x80
1a0003dc:	9300      	str	r3, [sp, #0]
   pll[0].fin = ppll->fin;
1a0003de:	6963      	ldr	r3, [r4, #20]
1a0003e0:	9305      	str	r3, [sp, #20]
   pll[0].srcin = ppll->srcin;
1a0003e2:	7923      	ldrb	r3, [r4, #4]
1a0003e4:	f88d 3004 	strb.w	r3, [sp, #4]
   pll_calc_divs(freq, &pll[0]);
1a0003e8:	4669      	mov	r1, sp
1a0003ea:	4628      	mov	r0, r5
1a0003ec:	f7ff ff9c 	bl	1a000328 <pll_calc_divs>
   if (pll[0].fout == freq) {
1a0003f0:	9b06      	ldr	r3, [sp, #24]
1a0003f2:	429d      	cmp	r5, r3
1a0003f4:	d02f      	beq.n	1a000456 <pll_get_frac+0x8e>
   if (val < 0)
1a0003f6:	1aeb      	subs	r3, r5, r3
1a0003f8:	d436      	bmi.n	1a000468 <pll_get_frac+0xa0>
       *ppll = pll[0];
       return ;
   }
   diff[0] = ABS(freq - pll[0].fout);
1a0003fa:	461e      	mov	r6, r3

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a0003fc:	2340      	movs	r3, #64	; 0x40
1a0003fe:	9310      	str	r3, [sp, #64]	; 0x40
   pll[2].fin = ppll->fin;
1a000400:	6963      	ldr	r3, [r4, #20]
1a000402:	9315      	str	r3, [sp, #84]	; 0x54
   pll[2].srcin = ppll->srcin;
1a000404:	7923      	ldrb	r3, [r4, #4]
1a000406:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
   pll_calc_divs(freq, &pll[2]);
1a00040a:	a910      	add	r1, sp, #64	; 0x40
1a00040c:	4628      	mov	r0, r5
1a00040e:	f7ff ff8b 	bl	1a000328 <pll_calc_divs>
   if (pll[2].fout == freq) {
1a000412:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000414:	429d      	cmp	r5, r3
1a000416:	d029      	beq.n	1a00046c <pll_get_frac+0xa4>
   if (val < 0)
1a000418:	1aeb      	subs	r3, r5, r3
1a00041a:	d42f      	bmi.n	1a00047c <pll_get_frac+0xb4>
       *ppll = pll[2];
       return ;
   }

   diff[2] = ABS(freq - pll[2].fout);
1a00041c:	461f      	mov	r7, r3
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a00041e:	2340      	movs	r3, #64	; 0x40
1a000420:	9308      	str	r3, [sp, #32]
   pll[1].fin = ppll->fin;
1a000422:	6963      	ldr	r3, [r4, #20]
1a000424:	930d      	str	r3, [sp, #52]	; 0x34
   pll[1].srcin = ppll->srcin;
1a000426:	7923      	ldrb	r3, [r4, #4]
1a000428:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   pll_calc_divs(freq, &pll[1]);
1a00042c:	a908      	add	r1, sp, #32
1a00042e:	4628      	mov	r0, r5
1a000430:	f7ff ff7a 	bl	1a000328 <pll_calc_divs>
   if (pll[1].fout == freq) {
1a000434:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000436:	429d      	cmp	r5, r3
1a000438:	d022      	beq.n	1a000480 <pll_get_frac+0xb8>
   if (val < 0)
1a00043a:	1aed      	subs	r5, r5, r3
1a00043c:	d428      	bmi.n	1a000490 <pll_get_frac+0xc8>
       return ;
   }
   diff[1] = ABS(freq - pll[1].fout);

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a00043e:	42ae      	cmp	r6, r5
1a000440:	dc30      	bgt.n	1a0004a4 <pll_get_frac+0xdc>
       if (diff[0] <= diff[2]) {
1a000442:	42be      	cmp	r6, r7
1a000444:	dc26      	bgt.n	1a000494 <pll_get_frac+0xcc>
           *ppll = pll[0];
1a000446:	466d      	mov	r5, sp
1a000448:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00044a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00044c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000450:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000454:	e006      	b.n	1a000464 <pll_get_frac+0x9c>
       *ppll = pll[0];
1a000456:	466d      	mov	r5, sp
1a000458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00045a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00045c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000460:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
           *ppll = pll[1];
       } else {
           *ppll = pll[2];
       }
   }
}
1a000464:	b019      	add	sp, #100	; 0x64
1a000466:	bdf0      	pop	{r4, r5, r6, r7, pc}
       return -val;
1a000468:	425b      	negs	r3, r3
1a00046a:	e7c6      	b.n	1a0003fa <pll_get_frac+0x32>
       *ppll = pll[2];
1a00046c:	ad10      	add	r5, sp, #64	; 0x40
1a00046e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000470:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000472:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000476:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a00047a:	e7f3      	b.n	1a000464 <pll_get_frac+0x9c>
       return -val;
1a00047c:	425b      	negs	r3, r3
1a00047e:	e7cd      	b.n	1a00041c <pll_get_frac+0x54>
       *ppll = pll[1];
1a000480:	ad08      	add	r5, sp, #32
1a000482:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000484:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000486:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00048a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a00048e:	e7e9      	b.n	1a000464 <pll_get_frac+0x9c>
       return -val;
1a000490:	426d      	negs	r5, r5
1a000492:	e7d4      	b.n	1a00043e <pll_get_frac+0x76>
           *ppll = pll[2];
1a000494:	ad10      	add	r5, sp, #64	; 0x40
1a000496:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000498:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00049a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00049e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0004a2:	e7df      	b.n	1a000464 <pll_get_frac+0x9c>
       if (diff[1] <= diff[2]) {
1a0004a4:	42af      	cmp	r7, r5
1a0004a6:	db07      	blt.n	1a0004b8 <pll_get_frac+0xf0>
           *ppll = pll[1];
1a0004a8:	ad08      	add	r5, sp, #32
1a0004aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0004ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0004ae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0004b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0004b6:	e7d5      	b.n	1a000464 <pll_get_frac+0x9c>
           *ppll = pll[2];
1a0004b8:	ad10      	add	r5, sp, #64	; 0x40
1a0004ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0004bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0004be:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0004c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0004c6:	e7cd      	b.n	1a000464 <pll_get_frac+0x9c>

1a0004c8 <Chip_Clock_FindBaseClock>:
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0004c8:	b430      	push	{r4, r5}
1a0004ca:	4605      	mov	r5, r0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;
1a0004cc:	2300      	movs	r3, #0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0004ce:	201c      	movs	r0, #28

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0004d0:	e000      	b.n	1a0004d4 <Chip_Clock_FindBaseClock+0xc>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
           baseclk = periph_to_base[i].clkbase;
       }
       else {
           i++;
1a0004d2:	3301      	adds	r3, #1
   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0004d4:	281c      	cmp	r0, #28
1a0004d6:	d118      	bne.n	1a00050a <Chip_Clock_FindBaseClock+0x42>
1a0004d8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0004dc:	0051      	lsls	r1, r2, #1
1a0004de:	4a0c      	ldr	r2, [pc, #48]	; (1a000510 <Chip_Clock_FindBaseClock+0x48>)
1a0004e0:	440a      	add	r2, r1
1a0004e2:	7914      	ldrb	r4, [r2, #4]
1a0004e4:	42a0      	cmp	r0, r4
1a0004e6:	d010      	beq.n	1a00050a <Chip_Clock_FindBaseClock+0x42>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0004e8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0004ec:	004a      	lsls	r2, r1, #1
1a0004ee:	4908      	ldr	r1, [pc, #32]	; (1a000510 <Chip_Clock_FindBaseClock+0x48>)
1a0004f0:	5a8a      	ldrh	r2, [r1, r2]
1a0004f2:	42aa      	cmp	r2, r5
1a0004f4:	d8ed      	bhi.n	1a0004d2 <Chip_Clock_FindBaseClock+0xa>
1a0004f6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0004fa:	0051      	lsls	r1, r2, #1
1a0004fc:	4a04      	ldr	r2, [pc, #16]	; (1a000510 <Chip_Clock_FindBaseClock+0x48>)
1a0004fe:	440a      	add	r2, r1
1a000500:	8852      	ldrh	r2, [r2, #2]
1a000502:	4295      	cmp	r5, r2
1a000504:	d8e5      	bhi.n	1a0004d2 <Chip_Clock_FindBaseClock+0xa>
           baseclk = periph_to_base[i].clkbase;
1a000506:	4620      	mov	r0, r4
1a000508:	e7e4      	b.n	1a0004d4 <Chip_Clock_FindBaseClock+0xc>
       }
   }

   return baseclk;
}
1a00050a:	bc30      	pop	{r4, r5}
1a00050c:	4770      	bx	lr
1a00050e:	bf00      	nop
1a000510:	1a00155c 	.word	0x1a00155c

1a000514 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000514:	b082      	sub	sp, #8
   volatile uint32_t delay = 1000;
1a000516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00051a:	9301      	str	r3, [sp, #4]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a00051c:	4a0d      	ldr	r2, [pc, #52]	; (1a000554 <Chip_Clock_EnableCrystal+0x40>)
1a00051e:	6993      	ldr	r3, [r2, #24]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a000520:	f023 0102 	bic.w	r1, r3, #2
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000524:	6992      	ldr	r2, [r2, #24]
1a000526:	4291      	cmp	r1, r2
1a000528:	d001      	beq.n	1a00052e <Chip_Clock_EnableCrystal+0x1a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00052a:	4a0a      	ldr	r2, [pc, #40]	; (1a000554 <Chip_Clock_EnableCrystal+0x40>)
1a00052c:	6191      	str	r1, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a00052e:	f023 0303 	bic.w	r3, r3, #3
   if (OscRateIn >= 20000000) {
1a000532:	4a09      	ldr	r2, [pc, #36]	; (1a000558 <Chip_Clock_EnableCrystal+0x44>)
1a000534:	6811      	ldr	r1, [r2, #0]
1a000536:	4a09      	ldr	r2, [pc, #36]	; (1a00055c <Chip_Clock_EnableCrystal+0x48>)
1a000538:	4291      	cmp	r1, r2
1a00053a:	d901      	bls.n	1a000540 <Chip_Clock_EnableCrystal+0x2c>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a00053c:	f043 0304 	orr.w	r3, r3, #4

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000540:	4a04      	ldr	r2, [pc, #16]	; (1a000554 <Chip_Clock_EnableCrystal+0x40>)
1a000542:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a000544:	9b01      	ldr	r3, [sp, #4]
1a000546:	1e5a      	subs	r2, r3, #1
1a000548:	9201      	str	r2, [sp, #4]
1a00054a:	2b00      	cmp	r3, #0
1a00054c:	d1fa      	bne.n	1a000544 <Chip_Clock_EnableCrystal+0x30>
}
1a00054e:	b002      	add	sp, #8
1a000550:	4770      	bx	lr
1a000552:	bf00      	nop
1a000554:	40050000 	.word	0x40050000
1a000558:	1a001624 	.word	0x1a001624
1a00055c:	01312cff 	.word	0x01312cff

1a000560 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000560:	3012      	adds	r0, #18
1a000562:	4b05      	ldr	r3, [pc, #20]	; (1a000578 <Chip_Clock_GetDividerSource+0x18>)
1a000564:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

   if (reg & 1) {  /* divider is powered down */
1a000568:	f010 0f01 	tst.w	r0, #1
1a00056c:	d001      	beq.n	1a000572 <Chip_Clock_GetDividerSource+0x12>
       return CLKINPUT_PD;
1a00056e:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000570:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000572:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000576:	4770      	bx	lr
1a000578:	40050000 	.word	0x40050000

1a00057c <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a00057c:	f100 0212 	add.w	r2, r0, #18
1a000580:	4b03      	ldr	r3, [pc, #12]	; (1a000590 <Chip_Clock_GetDividerDivisor+0x14>)
1a000582:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000586:	4b03      	ldr	r3, [pc, #12]	; (1a000594 <Chip_Clock_GetDividerDivisor+0x18>)
1a000588:	5c18      	ldrb	r0, [r3, r0]
}
1a00058a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00058e:	4770      	bx	lr
1a000590:	40050000 	.word	0x40050000
1a000594:	1a001554 	.word	0x1a001554

1a000598 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000598:	b508      	push	{r3, lr}
   uint32_t rate = 0;

   switch (input) {
1a00059a:	2810      	cmp	r0, #16
1a00059c:	d80a      	bhi.n	1a0005b4 <Chip_Clock_GetClockInputHz+0x1c>
1a00059e:	e8df f000 	tbb	[pc, r0]
1a0005a2:	0b44      	.short	0x0b44
1a0005a4:	0921180d 	.word	0x0921180d
1a0005a8:	2d2a2724 	.word	0x2d2a2724
1a0005ac:	34300909 	.word	0x34300909
1a0005b0:	3c38      	.short	0x3c38
1a0005b2:	40          	.byte	0x40
1a0005b3:	00          	.byte	0x00
   uint32_t rate = 0;
1a0005b4:	2000      	movs	r0, #0
1a0005b6:	bd08      	pop	{r3, pc}
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
       break;

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a0005b8:	481e      	ldr	r0, [pc, #120]	; (1a000634 <Chip_Clock_GetClockInputHz+0x9c>)
       break;
1a0005ba:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0005bc:	4b1e      	ldr	r3, [pc, #120]	; (1a000638 <Chip_Clock_GetClockInputHz+0xa0>)
1a0005be:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0005c2:	f003 0307 	and.w	r3, r3, #7
1a0005c6:	2b04      	cmp	r3, #4
1a0005c8:	d001      	beq.n	1a0005ce <Chip_Clock_GetClockInputHz+0x36>
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a0005ca:	481c      	ldr	r0, [pc, #112]	; (1a00063c <Chip_Clock_GetClockInputHz+0xa4>)
1a0005cc:	bd08      	pop	{r3, pc}
   uint32_t rate = 0;
1a0005ce:	2000      	movs	r0, #0
1a0005d0:	bd08      	pop	{r3, pc}
       }
       break;

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0005d2:	4b19      	ldr	r3, [pc, #100]	; (1a000638 <Chip_Clock_GetClockInputHz+0xa0>)
1a0005d4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0005d8:	f003 0307 	and.w	r3, r3, #7
1a0005dc:	2b04      	cmp	r3, #4
1a0005de:	d027      	beq.n	1a000630 <Chip_Clock_GetClockInputHz+0x98>
           rate = 25000000; /* MII uses 25 MHz */
1a0005e0:	4816      	ldr	r0, [pc, #88]	; (1a00063c <Chip_Clock_GetClockInputHz+0xa4>)
1a0005e2:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a0005e4:	4b16      	ldr	r3, [pc, #88]	; (1a000640 <Chip_Clock_GetClockInputHz+0xa8>)
1a0005e6:	6818      	ldr	r0, [r3, #0]
       break;
1a0005e8:	bd08      	pop	{r3, pc}

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a0005ea:	4b16      	ldr	r3, [pc, #88]	; (1a000644 <Chip_Clock_GetClockInputHz+0xac>)
1a0005ec:	6818      	ldr	r0, [r3, #0]
       break;
1a0005ee:	bd08      	pop	{r3, pc}

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0005f0:	4b15      	ldr	r3, [pc, #84]	; (1a000648 <Chip_Clock_GetClockInputHz+0xb0>)
1a0005f2:	6818      	ldr	r0, [r3, #0]
       break;
1a0005f4:	bd08      	pop	{r3, pc}

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0005f6:	4b14      	ldr	r3, [pc, #80]	; (1a000648 <Chip_Clock_GetClockInputHz+0xb0>)
1a0005f8:	6858      	ldr	r0, [r3, #4]
       break;
1a0005fa:	bd08      	pop	{r3, pc}

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a0005fc:	f000 f868 	bl	1a0006d0 <Chip_Clock_GetMainPLLHz>
       break;
1a000600:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000602:	2100      	movs	r1, #0
1a000604:	f000 f89a 	bl	1a00073c <Chip_Clock_GetDivRate>
       break;
1a000608:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00060a:	2101      	movs	r1, #1
1a00060c:	f000 f896 	bl	1a00073c <Chip_Clock_GetDivRate>
       break;
1a000610:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000612:	2102      	movs	r1, #2
1a000614:	f000 f892 	bl	1a00073c <Chip_Clock_GetDivRate>
       break;
1a000618:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00061a:	2103      	movs	r1, #3
1a00061c:	f000 f88e 	bl	1a00073c <Chip_Clock_GetDivRate>
       break;
1a000620:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000622:	2104      	movs	r1, #4
1a000624:	f000 f88a 	bl	1a00073c <Chip_Clock_GetDivRate>
       break;
1a000628:	bd08      	pop	{r3, pc}
       rate = CRYSTAL_32K_FREQ_IN;
1a00062a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a00062e:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
1a000630:	4806      	ldr	r0, [pc, #24]	; (1a00064c <Chip_Clock_GetClockInputHz+0xb4>)
   default:
       break;
   }

   return rate;
}
1a000632:	bd08      	pop	{r3, pc}
1a000634:	00b71b00 	.word	0x00b71b00
1a000638:	40043000 	.word	0x40043000
1a00063c:	017d7840 	.word	0x017d7840
1a000640:	1a001620 	.word	0x1a001620
1a000644:	1a001624 	.word	0x1a001624
1a000648:	10000048 	.word	0x10000048
1a00064c:	02faf080 	.word	0x02faf080

1a000650 <Chip_Clock_CalcMainPLLValue>:
{
1a000650:	b538      	push	{r3, r4, r5, lr}
1a000652:	4605      	mov	r5, r0
1a000654:	460c      	mov	r4, r1
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000656:	7908      	ldrb	r0, [r1, #4]
1a000658:	f7ff ff9e 	bl	1a000598 <Chip_Clock_GetClockInputHz>
1a00065c:	6160      	str	r0, [r4, #20]
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00065e:	4b19      	ldr	r3, [pc, #100]	; (1a0006c4 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000660:	442b      	add	r3, r5
1a000662:	4a19      	ldr	r2, [pc, #100]	; (1a0006c8 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000664:	4293      	cmp	r3, r2
1a000666:	d821      	bhi.n	1a0006ac <Chip_Clock_CalcMainPLLValue+0x5c>
1a000668:	b318      	cbz	r0, 1a0006b2 <Chip_Clock_CalcMainPLLValue+0x62>
   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00066a:	2380      	movs	r3, #128	; 0x80
1a00066c:	6023      	str	r3, [r4, #0]
   ppll->nsel = 0;
1a00066e:	2300      	movs	r3, #0
1a000670:	60a3      	str	r3, [r4, #8]
   ppll->psel = 0;
1a000672:	60e3      	str	r3, [r4, #12]
   ppll->msel = freq / ppll->fin;
1a000674:	fbb5 f3f0 	udiv	r3, r5, r0
1a000678:	6123      	str	r3, [r4, #16]
   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00067a:	4a14      	ldr	r2, [pc, #80]	; (1a0006cc <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00067c:	4295      	cmp	r5, r2
1a00067e:	d903      	bls.n	1a000688 <Chip_Clock_CalcMainPLLValue+0x38>
1a000680:	fb03 f000 	mul.w	r0, r3, r0
1a000684:	4285      	cmp	r5, r0
1a000686:	d007      	beq.n	1a000698 <Chip_Clock_CalcMainPLLValue+0x48>
       pll_get_frac(freq, ppll);
1a000688:	4621      	mov	r1, r4
1a00068a:	4628      	mov	r0, r5
1a00068c:	f7ff fe9c 	bl	1a0003c8 <pll_get_frac>
       if (!ppll->nsel) {
1a000690:	68a3      	ldr	r3, [r4, #8]
1a000692:	b18b      	cbz	r3, 1a0006b8 <Chip_Clock_CalcMainPLLValue+0x68>
       ppll->nsel --;
1a000694:	3b01      	subs	r3, #1
1a000696:	60a3      	str	r3, [r4, #8]
   if (ppll->msel == 0) {
1a000698:	6923      	ldr	r3, [r4, #16]
1a00069a:	b183      	cbz	r3, 1a0006be <Chip_Clock_CalcMainPLLValue+0x6e>
   if (ppll->psel) {
1a00069c:	68e2      	ldr	r2, [r4, #12]
1a00069e:	b10a      	cbz	r2, 1a0006a4 <Chip_Clock_CalcMainPLLValue+0x54>
       ppll->psel --;
1a0006a0:	3a01      	subs	r2, #1
1a0006a2:	60e2      	str	r2, [r4, #12]
   ppll->msel --;
1a0006a4:	3b01      	subs	r3, #1
1a0006a6:	6123      	str	r3, [r4, #16]
   return 0;
1a0006a8:	2000      	movs	r0, #0
1a0006aa:	bd38      	pop	{r3, r4, r5, pc}
       return -1;
1a0006ac:	f04f 30ff 	mov.w	r0, #4294967295
1a0006b0:	bd38      	pop	{r3, r4, r5, pc}
1a0006b2:	f04f 30ff 	mov.w	r0, #4294967295
1a0006b6:	bd38      	pop	{r3, r4, r5, pc}
           return -1;
1a0006b8:	f04f 30ff 	mov.w	r0, #4294967295
1a0006bc:	bd38      	pop	{r3, r4, r5, pc}
       return - 1;
1a0006be:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0006c2:	bd38      	pop	{r3, r4, r5, pc}
1a0006c4:	ff6b3a10 	.word	0xff6b3a10
1a0006c8:	0b940510 	.word	0x0b940510
1a0006cc:	094c5eff 	.word	0x094c5eff

1a0006d0 <Chip_Clock_GetMainPLLHz>:
{
1a0006d0:	b530      	push	{r4, r5, lr}
1a0006d2:	b083      	sub	sp, #12
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0006d4:	4d17      	ldr	r5, [pc, #92]	; (1a000734 <Chip_Clock_GetMainPLLHz+0x64>)
1a0006d6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0006d8:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0006dc:	f7ff ff5c 	bl	1a000598 <Chip_Clock_GetClockInputHz>
   const uint8_t ptab[] = {1, 2, 4, 8};
1a0006e0:	4b15      	ldr	r3, [pc, #84]	; (1a000738 <Chip_Clock_GetMainPLLHz+0x68>)
1a0006e2:	681b      	ldr	r3, [r3, #0]
1a0006e4:	9301      	str	r3, [sp, #4]
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0006e6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0006e8:	f013 0f01 	tst.w	r3, #1
1a0006ec:	d01f      	beq.n	1a00072e <Chip_Clock_GetMainPLLHz+0x5e>
   msel = (PLLReg >> 16) & 0xFF;
1a0006ee:	f3c4 4207 	ubfx	r2, r4, #16, #8
   nsel = (PLLReg >> 12) & 0x3;
1a0006f2:	f3c4 3301 	ubfx	r3, r4, #12, #2
   psel = (PLLReg >> 8) & 0x3;
1a0006f6:	f3c4 2101 	ubfx	r1, r4, #8, #2
   fbsel = (PLLReg >> 6) & 0x1;
1a0006fa:	f3c4 1580 	ubfx	r5, r4, #6, #1
   m = msel + 1;
1a0006fe:	3201      	adds	r2, #1
   n = nsel + 1;
1a000700:	3301      	adds	r3, #1
   p = ptab[psel];
1a000702:	f10d 0e08 	add.w	lr, sp, #8
1a000706:	4471      	add	r1, lr
1a000708:	f811 1c04 	ldrb.w	r1, [r1, #-4]
   if (direct || fbsel) {
1a00070c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000710:	d108      	bne.n	1a000724 <Chip_Clock_GetMainPLLHz+0x54>
1a000712:	b93d      	cbnz	r5, 1a000724 <Chip_Clock_GetMainPLLHz+0x54>
   return (m / (2 * p)) * (freq / n);
1a000714:	0049      	lsls	r1, r1, #1
1a000716:	fbb2 f2f1 	udiv	r2, r2, r1
1a00071a:	fbb0 f0f3 	udiv	r0, r0, r3
1a00071e:	fb00 f002 	mul.w	r0, r0, r2
1a000722:	e005      	b.n	1a000730 <Chip_Clock_GetMainPLLHz+0x60>
       return m * (freq / n);
1a000724:	fbb0 f0f3 	udiv	r0, r0, r3
1a000728:	fb00 f002 	mul.w	r0, r0, r2
1a00072c:	e000      	b.n	1a000730 <Chip_Clock_GetMainPLLHz+0x60>
       return 0;
1a00072e:	2000      	movs	r0, #0
}
1a000730:	b003      	add	sp, #12
1a000732:	bd30      	pop	{r4, r5, pc}
1a000734:	40050000 	.word	0x40050000
1a000738:	1a001550 	.word	0x1a001550

1a00073c <Chip_Clock_GetDivRate>:
{
1a00073c:	b538      	push	{r3, r4, r5, lr}
1a00073e:	460c      	mov	r4, r1
   input = Chip_Clock_GetDividerSource(divider);
1a000740:	4608      	mov	r0, r1
1a000742:	f7ff ff0d 	bl	1a000560 <Chip_Clock_GetDividerSource>
1a000746:	4605      	mov	r5, r0
   div = Chip_Clock_GetDividerDivisor(divider);
1a000748:	4620      	mov	r0, r4
1a00074a:	f7ff ff17 	bl	1a00057c <Chip_Clock_GetDividerDivisor>
1a00074e:	4604      	mov	r4, r0
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000750:	4628      	mov	r0, r5
1a000752:	f7ff ff21 	bl	1a000598 <Chip_Clock_GetClockInputHz>
1a000756:	3401      	adds	r4, #1
}
1a000758:	fbb0 f0f4 	udiv	r0, r0, r4
1a00075c:	bd38      	pop	{r3, r4, r5, pc}
1a00075e:	Address 0x1a00075e is out of bounds.


1a000760 <Chip_Clock_SetBaseClock>:
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000760:	b430      	push	{r4, r5}
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000762:	f100 0416 	add.w	r4, r0, #22
1a000766:	00a4      	lsls	r4, r4, #2
1a000768:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00076c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000770:	6865      	ldr	r5, [r4, #4]

   if (BaseClock < CLK_BASE_NONE) {
1a000772:	281b      	cmp	r0, #27
1a000774:	d813      	bhi.n	1a00079e <Chip_Clock_SetBaseClock+0x3e>
       if (Input != CLKINPUT_PD) {
1a000776:	2911      	cmp	r1, #17
1a000778:	d01a      	beq.n	1a0007b0 <Chip_Clock_SetBaseClock+0x50>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00077a:	4c0e      	ldr	r4, [pc, #56]	; (1a0007b4 <Chip_Clock_SetBaseClock+0x54>)
1a00077c:	402c      	ands	r4, r5

           if (autoblocken) {
1a00077e:	b10a      	cbz	r2, 1a000784 <Chip_Clock_SetBaseClock+0x24>
               reg |= (1 << 11);
1a000780:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
           }
           if (powerdn) {
1a000784:	b10b      	cbz	r3, 1a00078a <Chip_Clock_SetBaseClock+0x2a>
               reg |= (1 << 0);
1a000786:	f044 0401 	orr.w	r4, r4, #1
           }

           /* Set clock source */
           reg |= (Input << 24);
1a00078a:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00078e:	3016      	adds	r0, #22
1a000790:	0080      	lsls	r0, r0, #2
1a000792:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000796:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00079a:	6044      	str	r4, [r0, #4]
1a00079c:	e008      	b.n	1a0007b0 <Chip_Clock_SetBaseClock+0x50>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a00079e:	f045 0501 	orr.w	r5, r5, #1
1a0007a2:	3016      	adds	r0, #22
1a0007a4:	0080      	lsls	r0, r0, #2
1a0007a6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0007aa:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0007ae:	6045      	str	r5, [r0, #4]
   }
}
1a0007b0:	bc30      	pop	{r4, r5}
1a0007b2:	4770      	bx	lr
1a0007b4:	e0fff7fe 	.word	0xe0fff7fe

1a0007b8 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a0007b8:	281b      	cmp	r0, #27
1a0007ba:	d901      	bls.n	1a0007c0 <Chip_Clock_GetBaseClock+0x8>
       return CLKINPUT_PD;
1a0007bc:	2011      	movs	r0, #17
1a0007be:	4770      	bx	lr
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a0007c0:	3016      	adds	r0, #22
1a0007c2:	0080      	lsls	r0, r0, #2
1a0007c4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0007c8:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0007cc:	6840      	ldr	r0, [r0, #4]

   /* base clock is powered down? */
   if (reg & 1) {
1a0007ce:	f010 0f01 	tst.w	r0, #1
1a0007d2:	d001      	beq.n	1a0007d8 <Chip_Clock_GetBaseClock+0x20>
       return CLKINPUT_PD;
1a0007d4:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0007d6:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0007d8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0007dc:	4770      	bx	lr

1a0007de <Chip_Clock_GetBaseClocktHz>:
{
1a0007de:	b508      	push	{r3, lr}
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0007e0:	f7ff ffea 	bl	1a0007b8 <Chip_Clock_GetBaseClock>
1a0007e4:	f7ff fed8 	bl	1a000598 <Chip_Clock_GetClockInputHz>
}
1a0007e8:	bd08      	pop	{r3, pc}
1a0007ea:	Address 0x1a0007ea is out of bounds.


1a0007ec <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;

   if (autoen) {
1a0007ec:	b969      	cbnz	r1, 1a00080a <Chip_Clock_EnableOpts+0x1e>
   uint32_t reg = 1;
1a0007ee:	2101      	movs	r1, #1
       reg |= (1 << 1);
   }
   if (wakeupen) {
1a0007f0:	b10a      	cbz	r2, 1a0007f6 <Chip_Clock_EnableOpts+0xa>
       reg |= (1 << 2);
1a0007f2:	f041 0104 	orr.w	r1, r1, #4
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a0007f6:	2b02      	cmp	r3, #2
1a0007f8:	d009      	beq.n	1a00080e <Chip_Clock_EnableOpts+0x22>
       reg |= (1 << 5);
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a0007fa:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0007fe:	d209      	bcs.n	1a000814 <Chip_Clock_EnableOpts+0x28>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000800:	3020      	adds	r0, #32
1a000802:	4b07      	ldr	r3, [pc, #28]	; (1a000820 <Chip_Clock_EnableOpts+0x34>)
1a000804:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000808:	4770      	bx	lr
       reg |= (1 << 1);
1a00080a:	2103      	movs	r1, #3
1a00080c:	e7f0      	b.n	1a0007f0 <Chip_Clock_EnableOpts+0x4>
       reg |= (1 << 5);
1a00080e:	f041 0120 	orr.w	r1, r1, #32
1a000812:	e7f2      	b.n	1a0007fa <Chip_Clock_EnableOpts+0xe>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000814:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000818:	4b02      	ldr	r3, [pc, #8]	; (1a000824 <Chip_Clock_EnableOpts+0x38>)
1a00081a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00081e:	4770      	bx	lr
1a000820:	40051000 	.word	0x40051000
1a000824:	40052000 	.word	0x40052000

1a000828 <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000828:	b510      	push	{r4, lr}
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a00082a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00082e:	d309      	bcc.n	1a000844 <Chip_Clock_GetRate+0x1c>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000830:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000834:	4a0d      	ldr	r2, [pc, #52]	; (1a00086c <Chip_Clock_GetRate+0x44>)
1a000836:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a00083a:	f014 0f01 	tst.w	r4, #1
1a00083e:	d107      	bne.n	1a000850 <Chip_Clock_GetRate+0x28>

       }
       rate = rate / div;
   }
   else {
       rate = 0;
1a000840:	2000      	movs	r0, #0
   }

   return rate;
}
1a000842:	bd10      	pop	{r4, pc}
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000844:	f100 0320 	add.w	r3, r0, #32
1a000848:	4a09      	ldr	r2, [pc, #36]	; (1a000870 <Chip_Clock_GetRate+0x48>)
1a00084a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00084e:	e7f4      	b.n	1a00083a <Chip_Clock_GetRate+0x12>
       baseclk = Chip_Clock_FindBaseClock(clk);
1a000850:	f7ff fe3a 	bl	1a0004c8 <Chip_Clock_FindBaseClock>
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000854:	f7ff ffc3 	bl	1a0007de <Chip_Clock_GetBaseClocktHz>
       if (((reg >> 5) & 0x7) == 0) {
1a000858:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a00085c:	d103      	bne.n	1a000866 <Chip_Clock_GetRate+0x3e>
           div = 1;
1a00085e:	2301      	movs	r3, #1
       rate = rate / div;
1a000860:	fbb0 f0f3 	udiv	r0, r0, r3
1a000864:	bd10      	pop	{r4, pc}
           div = 2;/* No other dividers supported */
1a000866:	2302      	movs	r3, #2
1a000868:	e7fa      	b.n	1a000860 <Chip_Clock_GetRate+0x38>
1a00086a:	bf00      	nop
1a00086c:	40052000 	.word	0x40052000
1a000870:	40051000 	.word	0x40051000

1a000874 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a000874:	b084      	sub	sp, #16
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;

   Mvfr0 = *regMvfr0;
1a000876:	4b0f      	ldr	r3, [pc, #60]	; (1a0008b4 <fpuInit+0x40>)
1a000878:	681b      	ldr	r3, [r3, #0]
1a00087a:	9302      	str	r3, [sp, #8]
   Mvfr1 = *regMvfr1;
1a00087c:	4b0e      	ldr	r3, [pc, #56]	; (1a0008b8 <fpuInit+0x44>)
1a00087e:	681b      	ldr	r3, [r3, #0]
1a000880:	9301      	str	r3, [sp, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a000882:	9a02      	ldr	r2, [sp, #8]
1a000884:	4b0d      	ldr	r3, [pc, #52]	; (1a0008bc <fpuInit+0x48>)
1a000886:	429a      	cmp	r2, r3
1a000888:	d00c      	beq.n	1a0008a4 <fpuInit+0x30>
1a00088a:	2300      	movs	r3, #0

   if (vfpPresent) {
1a00088c:	b143      	cbz	r3, 1a0008a0 <fpuInit+0x2c>
       Cpacr = *regCpacr;
1a00088e:	4a0c      	ldr	r2, [pc, #48]	; (1a0008c0 <fpuInit+0x4c>)
1a000890:	6813      	ldr	r3, [r2, #0]
1a000892:	9303      	str	r3, [sp, #12]
       Cpacr |= (0xF << 20);
1a000894:	9b03      	ldr	r3, [sp, #12]
1a000896:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00089a:	9303      	str	r3, [sp, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a00089c:	9b03      	ldr	r3, [sp, #12]
1a00089e:	6013      	str	r3, [r2, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a0008a0:	b004      	add	sp, #16
1a0008a2:	4770      	bx	lr
   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0008a4:	9a01      	ldr	r2, [sp, #4]
1a0008a6:	4b07      	ldr	r3, [pc, #28]	; (1a0008c4 <fpuInit+0x50>)
1a0008a8:	429a      	cmp	r2, r3
1a0008aa:	d001      	beq.n	1a0008b0 <fpuInit+0x3c>
1a0008ac:	2300      	movs	r3, #0
1a0008ae:	e7ed      	b.n	1a00088c <fpuInit+0x18>
1a0008b0:	2301      	movs	r3, #1
1a0008b2:	e7eb      	b.n	1a00088c <fpuInit+0x18>
1a0008b4:	e000ef40 	.word	0xe000ef40
1a0008b8:	e000ef44 	.word	0xe000ef44
1a0008bc:	10110021 	.word	0x10110021
1a0008c0:	e000ed88 	.word	0xe000ed88
1a0008c4:	11000011 	.word	0x11000011

1a0008c8 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a0008c8:	4770      	bx	lr

1a0008ca <Chip_GPIO_SetDir>:
}

/* Set Direction for a GPIO port */
void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
   if (out) {
1a0008ca:	b943      	cbnz	r3, 1a0008de <Chip_GPIO_SetDir+0x14>
       pGPIO->DIR[portNum] |= bitValue;
   }
   else {
       pGPIO->DIR[portNum] &= ~bitValue;
1a0008cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a0008d0:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a0008d4:	ea23 0202 	bic.w	r2, r3, r2
1a0008d8:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a0008dc:	4770      	bx	lr
       pGPIO->DIR[portNum] |= bitValue;
1a0008de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a0008e2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a0008e6:	431a      	orrs	r2, r3
1a0008e8:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a0008ec:	4770      	bx	lr
1a0008ee:	Address 0x1a0008ee is out of bounds.


1a0008f0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0008f0:	b570      	push	{r4, r5, r6, lr}
1a0008f2:	b092      	sub	sp, #72	; 0x48
1a0008f4:	4605      	mov	r5, r0
1a0008f6:	460e      	mov	r6, r1
1a0008f8:	4614      	mov	r4, r2
   int i;
   volatile uint32_t delay = 5500;
1a0008fa:	f241 537c 	movw	r3, #5500	; 0x157c
1a0008fe:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a000900:	2806      	cmp	r0, #6
1a000902:	d044      	beq.n	1a00098e <Chip_SetupCoreClock+0x9e>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000904:	2300      	movs	r3, #0
1a000906:	2201      	movs	r2, #1
1a000908:	4629      	mov	r1, r5
1a00090a:	2004      	movs	r0, #4
1a00090c:	f7ff ff28 	bl	1a000760 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a000910:	4a4a      	ldr	r2, [pc, #296]	; (1a000a3c <Chip_SetupCoreClock+0x14c>)
1a000912:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000914:	f043 0301 	orr.w	r3, r3, #1
1a000918:	6453      	str	r3, [r2, #68]	; 0x44
   Chip_Clock_DisableMainPLL(); /* Disable PLL */

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a00091a:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00091e:	a909      	add	r1, sp, #36	; 0x24
1a000920:	4630      	mov	r0, r6
1a000922:	f7ff fe95 	bl	1a000650 <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a000926:	4b46      	ldr	r3, [pc, #280]	; (1a000a40 <Chip_SetupCoreClock+0x150>)
1a000928:	429e      	cmp	r6, r3
1a00092a:	d938      	bls.n	1a00099e <Chip_SetupCoreClock+0xae>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a00092c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00092e:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000932:	d001      	beq.n	1a000938 <Chip_SetupCoreClock+0x48>
1a000934:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000936:	b36a      	cbz	r2, 1a000994 <Chip_SetupCoreClock+0xa4>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a000938:	f88d 5008 	strb.w	r5, [sp, #8]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a00093c:	a901      	add	r1, sp, #4
1a00093e:	4840      	ldr	r0, [pc, #256]	; (1a000a40 <Chip_SetupCoreClock+0x150>)
1a000940:	f7ff fe86 	bl	1a000650 <Chip_Clock_CalcMainPLLValue>
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000944:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000948:	9b01      	ldr	r3, [sp, #4]
1a00094a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00094e:	9a05      	ldr	r2, [sp, #20]
1a000950:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000954:	9a03      	ldr	r2, [sp, #12]
1a000956:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00095a:	9a04      	ldr	r2, [sp, #16]
1a00095c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000960:	4a36      	ldr	r2, [pc, #216]	; (1a000a3c <Chip_SetupCoreClock+0x14c>)
1a000962:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000964:	4b35      	ldr	r3, [pc, #212]	; (1a000a3c <Chip_SetupCoreClock+0x14c>)
1a000966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
           Chip_Clock_SetupMainPLL(&lpll);
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a000968:	f013 0f01 	tst.w	r3, #1
1a00096c:	d0fa      	beq.n	1a000964 <Chip_SetupCoreClock+0x74>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00096e:	2300      	movs	r3, #0
1a000970:	2201      	movs	r2, #1
1a000972:	2109      	movs	r1, #9
1a000974:	2004      	movs	r0, #4
1a000976:	f7ff fef3 	bl	1a000760 <Chip_Clock_SetBaseClock>
           while(delay --){}
1a00097a:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00097c:	1e5a      	subs	r2, r3, #1
1a00097e:	9211      	str	r2, [sp, #68]	; 0x44
1a000980:	2b00      	cmp	r3, #0
1a000982:	d1fa      	bne.n	1a00097a <Chip_SetupCoreClock+0x8a>
           delay = 5500;
1a000984:	f241 537c 	movw	r3, #5500	; 0x157c
1a000988:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
1a00098a:	2500      	movs	r5, #0
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a00098c:	e008      	b.n	1a0009a0 <Chip_SetupCoreClock+0xb0>
       Chip_Clock_EnableCrystal();
1a00098e:	f7ff fdc1 	bl	1a000514 <Chip_Clock_EnableCrystal>
1a000992:	e7b7      	b.n	1a000904 <Chip_SetupCoreClock+0x14>
       } else {
           direct = 1;
           ppll.ctrl &= ~(1 << 7);
1a000994:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000998:	9309      	str	r3, [sp, #36]	; 0x24
           direct = 1;
1a00099a:	2501      	movs	r5, #1
1a00099c:	e000      	b.n	1a0009a0 <Chip_SetupCoreClock+0xb0>
   uint32_t direct = 0;
1a00099e:	2500      	movs	r5, #0
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a0009a0:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a0009a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0009a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0009aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a0009ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0009b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a0009b2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0009b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0009b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0009bc:	4a1f      	ldr	r2, [pc, #124]	; (1a000a3c <Chip_SetupCoreClock+0x14c>)
1a0009be:	6453      	str	r3, [r2, #68]	; 0x44
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0009c0:	4b1e      	ldr	r3, [pc, #120]	; (1a000a3c <Chip_SetupCoreClock+0x14c>)
1a0009c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a0009c4:	f013 0f01 	tst.w	r3, #1
1a0009c8:	d0fa      	beq.n	1a0009c0 <Chip_SetupCoreClock+0xd0>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0009ca:	2300      	movs	r3, #0
1a0009cc:	2201      	movs	r2, #1
1a0009ce:	2109      	movs	r1, #9
1a0009d0:	2004      	movs	r0, #4
1a0009d2:	f7ff fec5 	bl	1a000760 <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a0009d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a0009d8:	1e5a      	subs	r2, r3, #1
1a0009da:	9211      	str	r2, [sp, #68]	; 0x44
1a0009dc:	2b00      	cmp	r3, #0
1a0009de:	d1fa      	bne.n	1a0009d6 <Chip_SetupCoreClock+0xe6>
   if (direct) {
1a0009e0:	b1d5      	cbz	r5, 1a000a18 <Chip_SetupCoreClock+0x128>
       delay = 5500;
1a0009e2:	f241 537c 	movw	r3, #5500	; 0x157c
1a0009e6:	9311      	str	r3, [sp, #68]	; 0x44
       ppll.ctrl |= 1 << 7;
1a0009e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0009ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0009ee:	9309      	str	r3, [sp, #36]	; 0x24
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a0009f0:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a0009f4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0009f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a0009fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0009fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a000a00:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000a04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000a06:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000a0a:	4a0c      	ldr	r2, [pc, #48]	; (1a000a3c <Chip_SetupCoreClock+0x14c>)
1a000a0c:	6453      	str	r3, [r2, #68]	; 0x44
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
       while(delay --){} /* Wait for approx 50 uSec */
1a000a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000a10:	1e5a      	subs	r2, r3, #1
1a000a12:	9211      	str	r2, [sp, #68]	; 0x44
1a000a14:	2b00      	cmp	r3, #0
1a000a16:	d1fa      	bne.n	1a000a0e <Chip_SetupCoreClock+0x11e>
   }

   if (setbase) {
1a000a18:	b174      	cbz	r4, 1a000a38 <Chip_SetupCoreClock+0x148>
1a000a1a:	2400      	movs	r4, #0
1a000a1c:	e00a      	b.n	1a000a34 <Chip_SetupCoreClock+0x144>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000a1e:	4809      	ldr	r0, [pc, #36]	; (1a000a44 <Chip_SetupCoreClock+0x154>)
1a000a20:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000a24:	78cb      	ldrb	r3, [r1, #3]
1a000a26:	788a      	ldrb	r2, [r1, #2]
1a000a28:	7849      	ldrb	r1, [r1, #1]
1a000a2a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000a2e:	f7ff fe97 	bl	1a000760 <Chip_Clock_SetBaseClock>
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000a32:	3401      	adds	r4, #1
1a000a34:	2c11      	cmp	r4, #17
1a000a36:	d9f2      	bls.n	1a000a1e <Chip_SetupCoreClock+0x12e>
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a000a38:	b012      	add	sp, #72	; 0x48
1a000a3a:	bd70      	pop	{r4, r5, r6, pc}
1a000a3c:	40050000 	.word	0x40050000
1a000a40:	068e7780 	.word	0x068e7780
1a000a44:	1a0015c8 	.word	0x1a0015c8

1a000a48 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
   uint32_t base = (uint32_t) pUART;
   switch(base) {
1a000a48:	4b09      	ldr	r3, [pc, #36]	; (1a000a70 <Chip_UART_GetIndex+0x28>)
1a000a4a:	4298      	cmp	r0, r3
1a000a4c:	d009      	beq.n	1a000a62 <Chip_UART_GetIndex+0x1a>
1a000a4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000a52:	4298      	cmp	r0, r3
1a000a54:	d007      	beq.n	1a000a66 <Chip_UART_GetIndex+0x1e>
1a000a56:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000a5a:	4298      	cmp	r0, r3
1a000a5c:	d005      	beq.n	1a000a6a <Chip_UART_GetIndex+0x22>
       case LPC_USART0_BASE:
           return 0;
1a000a5e:	2000      	movs	r0, #0
1a000a60:	4770      	bx	lr
       case LPC_UART1_BASE:
           return 1;
       case LPC_USART2_BASE:
           return 2;
1a000a62:	2002      	movs	r0, #2
1a000a64:	4770      	bx	lr
       case LPC_USART3_BASE:
           return 3;
1a000a66:	2003      	movs	r0, #3
1a000a68:	4770      	bx	lr
           return 1;
1a000a6a:	2001      	movs	r0, #1
       default:
           return 0; /* Should never come here */
   }
}
1a000a6c:	4770      	bx	lr
1a000a6e:	bf00      	nop
1a000a70:	400c1000 	.word	0x400c1000

1a000a74 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a000a74:	b530      	push	{r4, r5, lr}
1a000a76:	b083      	sub	sp, #12
1a000a78:	4604      	mov	r4, r0
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a000a7a:	f7ff ffe5 	bl	1a000a48 <Chip_UART_GetIndex>
1a000a7e:	2301      	movs	r3, #1
1a000a80:	461a      	mov	r2, r3
1a000a82:	4619      	mov	r1, r3
1a000a84:	4d0e      	ldr	r5, [pc, #56]	; (1a000ac0 <Chip_UART_Init+0x4c>)
1a000a86:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a000a8a:	f7ff feaf 	bl	1a0007ec <Chip_Clock_EnableOpts>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a000a8e:	2307      	movs	r3, #7
1a000a90:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a000a92:	2300      	movs	r3, #0
1a000a94:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
   pUART->IER = 0;
1a000a96:	6063      	str	r3, [r4, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a000a98:	60e3      	str	r3, [r4, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a000a9a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a000a9c:	64e3      	str	r3, [r4, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a000a9e:	6563      	str	r3, [r4, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a000aa0:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a000aa2:	4b08      	ldr	r3, [pc, #32]	; (1a000ac4 <Chip_UART_Init+0x50>)
1a000aa4:	429c      	cmp	r4, r3
1a000aa6:	d005      	beq.n	1a000ab4 <Chip_UART_Init+0x40>
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a000aa8:	2303      	movs	r3, #3
1a000aaa:	60e3      	str	r3, [r4, #12]

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a000aac:	2310      	movs	r3, #16
1a000aae:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a000ab0:	b003      	add	sp, #12
1a000ab2:	bd30      	pop	{r4, r5, pc}
       pUART->MCR = 0;
1a000ab4:	2300      	movs	r3, #0
1a000ab6:	6123      	str	r3, [r4, #16]
       tmp = pUART->MSR;
1a000ab8:	69a3      	ldr	r3, [r4, #24]
1a000aba:	9301      	str	r3, [sp, #4]
1a000abc:	e7f4      	b.n	1a000aa8 <Chip_UART_Init+0x34>
1a000abe:	bf00      	nop
1a000ac0:	1a001618 	.word	0x1a001618
1a000ac4:	40082000 	.word	0x40082000

1a000ac8 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a000ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000acc:	b083      	sub	sp, #12
1a000ace:	4683      	mov	fp, r0
1a000ad0:	4688      	mov	r8, r1
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000ad2:	f7ff ffb9 	bl	1a000a48 <Chip_UART_GetIndex>
1a000ad6:	4b35      	ldr	r3, [pc, #212]	; (1a000bac <Chip_UART_SetBaudFDR+0xe4>)
1a000ad8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000adc:	f7ff fea4 	bl	1a000828 <Chip_Clock_GetRate>
1a000ae0:	4606      	mov	r6, r0
   uint32_t odiff = -1UL; /* old best diff */
1a000ae2:	f04f 37ff 	mov.w	r7, #4294967295

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a000ae6:	2401      	movs	r4, #1
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a000ae8:	2300      	movs	r3, #0
1a000aea:	9301      	str	r3, [sp, #4]
1a000aec:	46a2      	mov	sl, r4
1a000aee:	4699      	mov	r9, r3
   for (m = 1; odiff && m < 16; m++) {
1a000af0:	e02a      	b.n	1a000b48 <Chip_UART_SetBaudFDR+0x80>
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);

           /* Closer to next div */
           if ((int)diff < 0) {
               diff = -diff;
1a000af2:	4243      	negs	r3, r0
               div ++;
1a000af4:	1c4a      	adds	r2, r1, #1
1a000af6:	e017      	b.n	1a000b28 <Chip_UART_SetBaudFDR+0x60>
           sd = d;
           sm = m;
           odiff = diff;

           /* On perfect match, break loop */
           if(!diff) {
1a000af8:	b30b      	cbz	r3, 1a000b3e <Chip_UART_SetBaudFDR+0x76>
           odiff = diff;
1a000afa:	461f      	mov	r7, r3
           sd = d;
1a000afc:	9501      	str	r5, [sp, #4]
           sm = m;
1a000afe:	46a2      	mov	sl, r4
           sdiv = div;
1a000b00:	4691      	mov	r9, r2
       for (d = 0; d < m; d++) {
1a000b02:	3501      	adds	r5, #1
1a000b04:	42ac      	cmp	r4, r5
1a000b06:	d91e      	bls.n	1a000b46 <Chip_UART_SetBaudFDR+0x7e>
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000b08:	0933      	lsrs	r3, r6, #4
1a000b0a:	0730      	lsls	r0, r6, #28
1a000b0c:	fba4 0100 	umull	r0, r1, r4, r0
1a000b10:	fb04 1103 	mla	r1, r4, r3, r1
1a000b14:	1962      	adds	r2, r4, r5
1a000b16:	fb08 f202 	mul.w	r2, r8, r2
1a000b1a:	2300      	movs	r3, #0
1a000b1c:	f000 fb80 	bl	1a001220 <__aeabi_uldivmod>
           diff = (uint32_t) dval;
1a000b20:	4603      	mov	r3, r0
           div = (uint32_t) (dval >> 32);
1a000b22:	460a      	mov	r2, r1
           if ((int)diff < 0) {
1a000b24:	2800      	cmp	r0, #0
1a000b26:	dbe4      	blt.n	1a000af2 <Chip_UART_SetBaudFDR+0x2a>
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000b28:	429f      	cmp	r7, r3
1a000b2a:	d3ea      	bcc.n	1a000b02 <Chip_UART_SetBaudFDR+0x3a>
1a000b2c:	2a00      	cmp	r2, #0
1a000b2e:	d0e8      	beq.n	1a000b02 <Chip_UART_SetBaudFDR+0x3a>
1a000b30:	0c11      	lsrs	r1, r2, #16
1a000b32:	d1e6      	bne.n	1a000b02 <Chip_UART_SetBaudFDR+0x3a>
1a000b34:	2a02      	cmp	r2, #2
1a000b36:	d8df      	bhi.n	1a000af8 <Chip_UART_SetBaudFDR+0x30>
1a000b38:	2d00      	cmp	r5, #0
1a000b3a:	d1e2      	bne.n	1a000b02 <Chip_UART_SetBaudFDR+0x3a>
1a000b3c:	e7dc      	b.n	1a000af8 <Chip_UART_SetBaudFDR+0x30>
           odiff = diff;
1a000b3e:	461f      	mov	r7, r3
           sd = d;
1a000b40:	9501      	str	r5, [sp, #4]
           sm = m;
1a000b42:	46a2      	mov	sl, r4
           sdiv = div;
1a000b44:	4691      	mov	r9, r2
   for (m = 1; odiff && m < 16; m++) {
1a000b46:	3401      	adds	r4, #1
1a000b48:	b11f      	cbz	r7, 1a000b52 <Chip_UART_SetBaudFDR+0x8a>
1a000b4a:	2c0f      	cmp	r4, #15
1a000b4c:	d801      	bhi.n	1a000b52 <Chip_UART_SetBaudFDR+0x8a>
1a000b4e:	2500      	movs	r5, #0
1a000b50:	e7d8      	b.n	1a000b04 <Chip_UART_SetBaudFDR+0x3c>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a000b52:	f1b9 0f00 	cmp.w	r9, #0
1a000b56:	d024      	beq.n	1a000ba2 <Chip_UART_SetBaudFDR+0xda>
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a000b58:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000b60:	f8cb 300c 	str.w	r3, [fp, #12]
1a000b64:	fa5f f389 	uxtb.w	r3, r9
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a000b68:	f8cb 3000 	str.w	r3, [fp]
1a000b6c:	f3c9 2307 	ubfx	r3, r9, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a000b70:	f8cb 3004 	str.w	r3, [fp, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000b74:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000b78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000b7c:	f8cb 300c 	str.w	r3, [fp, #12]
   Chip_UART_EnableDivisorAccess(pUART);
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
   Chip_UART_DisableDivisorAccess(pUART);

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a000b80:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a000b84:	b2db      	uxtb	r3, r3
1a000b86:	9901      	ldr	r1, [sp, #4]
1a000b88:	f001 020f 	and.w	r2, r1, #15
1a000b8c:	4313      	orrs	r3, r2
1a000b8e:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a000b92:	0933      	lsrs	r3, r6, #4
1a000b94:	fb03 f30a 	mul.w	r3, r3, sl
1a000b98:	448a      	add	sl, r1
1a000b9a:	fb0a f909 	mul.w	r9, sl, r9
1a000b9e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a000ba2:	4648      	mov	r0, r9
1a000ba4:	b003      	add	sp, #12
1a000ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a000baa:	bf00      	nop
1a000bac:	1a001610 	.word	0x1a001610

1a000bb0 <Board_LED_Init>:

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000bb0:	2200      	movs	r2, #0
1a000bb2:	2a05      	cmp	r2, #5
1a000bb4:	d819      	bhi.n	1a000bea <Board_LED_Init+0x3a>
{
1a000bb6:	b470      	push	{r4, r5, r6}
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a000bb8:	490c      	ldr	r1, [pc, #48]	; (1a000bec <Board_LED_Init+0x3c>)
1a000bba:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000bbe:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000bc2:	784c      	ldrb	r4, [r1, #1]
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
   pGPIO->DIR[port] |= 1UL << pin;
1a000bc4:	4b0a      	ldr	r3, [pc, #40]	; (1a000bf0 <Board_LED_Init+0x40>)
1a000bc6:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000bca:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000bce:	2001      	movs	r0, #1
1a000bd0:	40a0      	lsls	r0, r4
1a000bd2:	4301      	orrs	r1, r0
1a000bd4:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
   pGPIO->B[port][pin] = setting;
1a000bd8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000bdc:	2100      	movs	r1, #0
1a000bde:	5519      	strb	r1, [r3, r4]
   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000be0:	3201      	adds	r2, #1
1a000be2:	2a05      	cmp	r2, #5
1a000be4:	d9e8      	bls.n	1a000bb8 <Board_LED_Init+0x8>
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a000be6:	bc70      	pop	{r4, r5, r6}
1a000be8:	4770      	bx	lr
1a000bea:	4770      	bx	lr
1a000bec:	1a001628 	.word	0x1a001628
1a000bf0:	400f4000 	.word	0x400f4000

1a000bf4 <Board_UART_Init>:
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000bf4:	4b03      	ldr	r3, [pc, #12]	; (1a000c04 <Board_UART_Init+0x10>)
1a000bf6:	2212      	movs	r2, #18
1a000bf8:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a000bfc:	22d1      	movs	r2, #209	; 0xd1
1a000bfe:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a000c02:	4770      	bx	lr
1a000c04:	40086000 	.word	0x40086000

1a000c08 <Board_Debug_Init>:
{
1a000c08:	b510      	push	{r4, lr}
   Board_UART_Init(DEBUG_UART);
1a000c0a:	4c08      	ldr	r4, [pc, #32]	; (1a000c2c <Board_Debug_Init+0x24>)
1a000c0c:	4620      	mov	r0, r4
1a000c0e:	f7ff fff1 	bl	1a000bf4 <Board_UART_Init>
   Chip_UART_Init(DEBUG_UART);
1a000c12:	4620      	mov	r0, r4
1a000c14:	f7ff ff2e 	bl	1a000a74 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a000c18:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000c1c:	4620      	mov	r0, r4
1a000c1e:	f7ff ff53 	bl	1a000ac8 <Chip_UART_SetBaudFDR>
   pUART->LCR = config;
1a000c22:	2303      	movs	r3, #3
1a000c24:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000c26:	2301      	movs	r3, #1
1a000c28:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000c2a:	bd10      	pop	{r4, pc}
1a000c2c:	400c1000 	.word	0x400c1000

1a000c30 <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a000c30:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a000c32:	f7ff ffe9 	bl	1a000c08 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a000c36:	4806      	ldr	r0, [pc, #24]	; (1a000c50 <Board_Init+0x20>)
1a000c38:	f7ff fe46 	bl	1a0008c8 <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a000c3c:	f7ff ffb8 	bl	1a000bb0 <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
   LPC_CREG->CREG6 |= 0x4;
1a000c40:	4a04      	ldr	r2, [pc, #16]	; (1a000c54 <Board_Init+0x24>)
1a000c42:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000c46:	f043 0304 	orr.w	r3, r3, #4
1a000c4a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a000c4e:	bd08      	pop	{r3, pc}
1a000c50:	400f4000 	.word	0x400f4000
1a000c54:	40043000 	.word	0x40043000

1a000c58 <Board_SetupMuxing>:
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a000c58:	2300      	movs	r3, #0
1a000c5a:	2b17      	cmp	r3, #23
1a000c5c:	d812      	bhi.n	1a000c84 <Board_SetupMuxing+0x2c>
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a000c5e:	b410      	push	{r4}
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000c60:	4a09      	ldr	r2, [pc, #36]	; (1a000c88 <Board_SetupMuxing+0x30>)
1a000c62:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000c66:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000c6a:	784a      	ldrb	r2, [r1, #1]
1a000c6c:	8848      	ldrh	r0, [r1, #2]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000c6e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000c72:	4906      	ldr	r1, [pc, #24]	; (1a000c8c <Board_SetupMuxing+0x34>)
1a000c74:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
   for (ix = 0; ix < arrayLength; ix++ ) {
1a000c78:	3301      	adds	r3, #1
1a000c7a:	2b17      	cmp	r3, #23
1a000c7c:	d9f0      	bls.n	1a000c60 <Board_SetupMuxing+0x8>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000c7e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000c82:	4770      	bx	lr
1a000c84:	4770      	bx	lr
1a000c86:	bf00      	nop
1a000c88:	1a001640 	.word	0x1a001640
1a000c8c:	40086000 	.word	0x40086000

1a000c90 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a000c90:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
   uint32_t FAValue = Hz / 21510000;

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000c92:	4a17      	ldr	r2, [pc, #92]	; (1a000cf0 <Board_SetupClocking+0x60>)
1a000c94:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000c98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000c9c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000ca0:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000ca4:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000ca8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000cac:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000cb0:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000cb4:	2201      	movs	r2, #1
1a000cb6:	490f      	ldr	r1, [pc, #60]	; (1a000cf4 <Board_SetupClocking+0x64>)
1a000cb8:	2006      	movs	r0, #6
1a000cba:	f7ff fe19 	bl	1a0008f0 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000cbe:	2400      	movs	r4, #0
1a000cc0:	e00a      	b.n	1a000cd8 <Board_SetupClocking+0x48>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000cc2:	480d      	ldr	r0, [pc, #52]	; (1a000cf8 <Board_SetupClocking+0x68>)
1a000cc4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000cc8:	78cb      	ldrb	r3, [r1, #3]
1a000cca:	788a      	ldrb	r2, [r1, #2]
1a000ccc:	7849      	ldrb	r1, [r1, #1]
1a000cce:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000cd2:	f7ff fd45 	bl	1a000760 <Chip_Clock_SetBaseClock>
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000cd6:	3401      	adds	r4, #1
1a000cd8:	2c02      	cmp	r4, #2
1a000cda:	d9f2      	bls.n	1a000cc2 <Board_SetupClocking+0x32>
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000cdc:	4b04      	ldr	r3, [pc, #16]	; (1a000cf0 <Board_SetupClocking+0x60>)
1a000cde:	685a      	ldr	r2, [r3, #4]
1a000ce0:	f022 020c 	bic.w	r2, r2, #12
1a000ce4:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000ce6:	685a      	ldr	r2, [r3, #4]
1a000ce8:	f042 0203 	orr.w	r2, r2, #3
1a000cec:	605a      	str	r2, [r3, #4]
1a000cee:	bd10      	pop	{r4, pc}
1a000cf0:	40043000 	.word	0x40043000
1a000cf4:	0c28cb00 	.word	0x0c28cb00
1a000cf8:	1a001634 	.word	0x1a001634

1a000cfc <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000cfc:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a000cfe:	f7ff ffab 	bl	1a000c58 <Board_SetupMuxing>
   Board_SetupClocking();
1a000d02:	f7ff ffc5 	bl	1a000c90 <Board_SetupClocking>
1a000d06:	bd08      	pop	{r3, pc}

1a000d08 <ResetISR>:
void ResetISR(void) {
1a000d08:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a000d0a:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000d0c:	4a16      	ldr	r2, [pc, #88]	; (1a000d68 <ResetISR+0x60>)
1a000d0e:	4b17      	ldr	r3, [pc, #92]	; (1a000d6c <ResetISR+0x64>)
1a000d10:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000d12:	4a17      	ldr	r2, [pc, #92]	; (1a000d70 <ResetISR+0x68>)
1a000d14:	3304      	adds	r3, #4
1a000d16:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000d18:	2300      	movs	r3, #0
1a000d1a:	e005      	b.n	1a000d28 <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000d1c:	f04f 31ff 	mov.w	r1, #4294967295
1a000d20:	4a14      	ldr	r2, [pc, #80]	; (1a000d74 <ResetISR+0x6c>)
1a000d22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000d26:	3301      	adds	r3, #1
1a000d28:	2b07      	cmp	r3, #7
1a000d2a:	d9f7      	bls.n	1a000d1c <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a000d2c:	b662      	cpsie	i
    SystemInit();
1a000d2e:	f000 f829 	bl	1a000d84 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a000d32:	4b11      	ldr	r3, [pc, #68]	; (1a000d78 <ResetISR+0x70>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000d34:	e007      	b.n	1a000d46 <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a000d36:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000d3a:	689a      	ldr	r2, [r3, #8]
1a000d3c:	6859      	ldr	r1, [r3, #4]
1a000d3e:	6818      	ldr	r0, [r3, #0]
1a000d40:	f7ff fa24 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a000d44:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000d46:	4a0d      	ldr	r2, [pc, #52]	; (1a000d7c <ResetISR+0x74>)
1a000d48:	4293      	cmp	r3, r2
1a000d4a:	d3f4      	bcc.n	1a000d36 <ResetISR+0x2e>
1a000d4c:	e006      	b.n	1a000d5c <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a000d4e:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000d50:	6859      	ldr	r1, [r3, #4]
1a000d52:	f854 0b08 	ldr.w	r0, [r4], #8
1a000d56:	f7ff fa28 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a000d5a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000d5c:	4a08      	ldr	r2, [pc, #32]	; (1a000d80 <ResetISR+0x78>)
1a000d5e:	4293      	cmp	r3, r2
1a000d60:	d3f5      	bcc.n	1a000d4e <ResetISR+0x46>
    main();
1a000d62:	f7ff facd 	bl	1a000300 <main>
1a000d66:	e7fe      	b.n	1a000d66 <ResetISR+0x5e>
1a000d68:	10df1000 	.word	0x10df1000
1a000d6c:	40053100 	.word	0x40053100
1a000d70:	01dff7ff 	.word	0x01dff7ff
1a000d74:	e000e280 	.word	0xe000e280
1a000d78:	1a000114 	.word	0x1a000114
1a000d7c:	1a000150 	.word	0x1a000150
1a000d80:	1a000178 	.word	0x1a000178

1a000d84 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000d84:	b508      	push	{r3, lr}

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000d86:	f7ff fd75 	bl	1a000874 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a000d8a:	f7ff ffb7 	bl	1a000cfc <Board_SystemInit>
1a000d8e:	bd08      	pop	{r3, pc}

1a000d90 <boardConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardConfig(void) {
1a000d90:	b508      	push	{r3, lr}

   /* Read clock settings and update SystemCoreClock variable */
   SystemCoreClockUpdate();
1a000d92:	f7ff fabf 	bl	1a000314 <SystemCoreClockUpdate>

   Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a000d96:	f7ff ff4b 	bl	1a000c30 <Board_Init>

   /* Inicializar el conteo de Ticks con resolución de 1ms, sin tickHook */
   tickConfig( 1, 0 );
1a000d9a:	2200      	movs	r2, #0
1a000d9c:	2001      	movs	r0, #1
1a000d9e:	2100      	movs	r1, #0
1a000da0:	f000 f944 	bl	1a00102c <tickConfig>

   /* Inicializar GPIOs */
   gpioConfig( 0, GPIO_ENABLE );
1a000da4:	2105      	movs	r1, #5
1a000da6:	2000      	movs	r0, #0
1a000da8:	f000 f886 	bl	1a000eb8 <gpioConfig>

   /* Configuración de pines de entrada para Teclas de la EDU-CIAA-NXP */
   gpioConfig( TEC1, GPIO_INPUT );
1a000dac:	2100      	movs	r1, #0
1a000dae:	2024      	movs	r0, #36	; 0x24
1a000db0:	f000 f882 	bl	1a000eb8 <gpioConfig>
   gpioConfig( TEC2, GPIO_INPUT );
1a000db4:	2100      	movs	r1, #0
1a000db6:	2025      	movs	r0, #37	; 0x25
1a000db8:	f000 f87e 	bl	1a000eb8 <gpioConfig>
   gpioConfig( TEC3, GPIO_INPUT );
1a000dbc:	2100      	movs	r1, #0
1a000dbe:	2026      	movs	r0, #38	; 0x26
1a000dc0:	f000 f87a 	bl	1a000eb8 <gpioConfig>
   gpioConfig( TEC4, GPIO_INPUT );
1a000dc4:	2100      	movs	r1, #0
1a000dc6:	2027      	movs	r0, #39	; 0x27
1a000dc8:	f000 f876 	bl	1a000eb8 <gpioConfig>

   /* Configuración de pines de salida para Leds de la EDU-CIAA-NXP */
   gpioConfig( LEDR, GPIO_OUTPUT );
1a000dcc:	2101      	movs	r1, #1
1a000dce:	2028      	movs	r0, #40	; 0x28
1a000dd0:	f000 f872 	bl	1a000eb8 <gpioConfig>
   gpioConfig( LEDG, GPIO_OUTPUT );
1a000dd4:	2101      	movs	r1, #1
1a000dd6:	2029      	movs	r0, #41	; 0x29
1a000dd8:	f000 f86e 	bl	1a000eb8 <gpioConfig>
   gpioConfig( LEDB, GPIO_OUTPUT );
1a000ddc:	2101      	movs	r1, #1
1a000dde:	202a      	movs	r0, #42	; 0x2a
1a000de0:	f000 f86a 	bl	1a000eb8 <gpioConfig>
   gpioConfig( LED1, GPIO_OUTPUT );
1a000de4:	2101      	movs	r1, #1
1a000de6:	202b      	movs	r0, #43	; 0x2b
1a000de8:	f000 f866 	bl	1a000eb8 <gpioConfig>
   gpioConfig( LED2, GPIO_OUTPUT );
1a000dec:	2101      	movs	r1, #1
1a000dee:	202c      	movs	r0, #44	; 0x2c
1a000df0:	f000 f862 	bl	1a000eb8 <gpioConfig>
   gpioConfig( LED3, GPIO_OUTPUT );
1a000df4:	2101      	movs	r1, #1
1a000df6:	202d      	movs	r0, #45	; 0x2d
1a000df8:	f000 f85e 	bl	1a000eb8 <gpioConfig>


   /* Configuración de pines de entrada de la CIAA-NXP */
   gpioConfig( DI0, GPIO_INPUT );
1a000dfc:	2100      	movs	r1, #0
1a000dfe:	202e      	movs	r0, #46	; 0x2e
1a000e00:	f000 f85a 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI1, GPIO_INPUT );
1a000e04:	2100      	movs	r1, #0
1a000e06:	202f      	movs	r0, #47	; 0x2f
1a000e08:	f000 f856 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI2, GPIO_INPUT );
1a000e0c:	2100      	movs	r1, #0
1a000e0e:	2030      	movs	r0, #48	; 0x30
1a000e10:	f000 f852 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI3, GPIO_INPUT );
1a000e14:	2100      	movs	r1, #0
1a000e16:	2031      	movs	r0, #49	; 0x31
1a000e18:	f000 f84e 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI4, GPIO_INPUT );
1a000e1c:	2100      	movs	r1, #0
1a000e1e:	2032      	movs	r0, #50	; 0x32
1a000e20:	f000 f84a 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI5, GPIO_INPUT );
1a000e24:	2100      	movs	r1, #0
1a000e26:	2033      	movs	r0, #51	; 0x33
1a000e28:	f000 f846 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI6, GPIO_INPUT );
1a000e2c:	2100      	movs	r1, #0
1a000e2e:	2034      	movs	r0, #52	; 0x34
1a000e30:	f000 f842 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DI7, GPIO_INPUT );
1a000e34:	2100      	movs	r1, #0
1a000e36:	2035      	movs	r0, #53	; 0x35
1a000e38:	f000 f83e 	bl	1a000eb8 <gpioConfig>

   /* Configuración de pines de salida de la CIAA-NXP */
   gpioConfig( DO0, GPIO_OUTPUT );
1a000e3c:	2101      	movs	r1, #1
1a000e3e:	2036      	movs	r0, #54	; 0x36
1a000e40:	f000 f83a 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO1, GPIO_OUTPUT );
1a000e44:	2101      	movs	r1, #1
1a000e46:	2037      	movs	r0, #55	; 0x37
1a000e48:	f000 f836 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO2, GPIO_OUTPUT );
1a000e4c:	2101      	movs	r1, #1
1a000e4e:	2038      	movs	r0, #56	; 0x38
1a000e50:	f000 f832 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO3, GPIO_OUTPUT );
1a000e54:	2101      	movs	r1, #1
1a000e56:	2039      	movs	r0, #57	; 0x39
1a000e58:	f000 f82e 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO4, GPIO_OUTPUT );
1a000e5c:	2101      	movs	r1, #1
1a000e5e:	203a      	movs	r0, #58	; 0x3a
1a000e60:	f000 f82a 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO5, GPIO_OUTPUT );
1a000e64:	2101      	movs	r1, #1
1a000e66:	203b      	movs	r0, #59	; 0x3b
1a000e68:	f000 f826 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO6, GPIO_OUTPUT );
1a000e6c:	2101      	movs	r1, #1
1a000e6e:	203c      	movs	r0, #60	; 0x3c
1a000e70:	f000 f822 	bl	1a000eb8 <gpioConfig>
   gpioConfig( DO7, GPIO_OUTPUT );
1a000e74:	2101      	movs	r1, #1
1a000e76:	203d      	movs	r0, #61	; 0x3d
1a000e78:	f000 f81e 	bl	1a000eb8 <gpioConfig>
1a000e7c:	bd08      	pop	{r3, pc}

1a000e7e <sAPI_NullFuncPtr>:
 * param:  void * - Not used
 * return: bool_t - Return always true
 */
bool_t sAPI_NullFuncPtr(void *ptr){
   return 1;
}
1a000e7e:	2001      	movs	r0, #1
1a000e80:	4770      	bx	lr
1a000e82:	Address 0x1a000e82 is out of bounds.


1a000e84 <gpioObtainPinConfig>:
/*==================[internal functions definition]==========================*/

static void gpioObtainPinConfig( gpioMap_t pin,
                                int8_t *pinNamePort, int8_t *pinNamePin,
																int8_t *func, int8_t *gpioPort,
																int8_t *gpioPin ){
1a000e84:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsConfig[pin].pinName.port;
1a000e86:	4d0b      	ldr	r5, [pc, #44]	; (1a000eb4 <gpioObtainPinConfig+0x30>)
1a000e88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000e8c:	182c      	adds	r4, r5, r0
1a000e8e:	5628      	ldrsb	r0, [r5, r0]
1a000e90:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsConfig[pin].pinName.pin;
1a000e92:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a000e96:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsConfig[pin].func;
1a000e98:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000e9c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsConfig[pin].gpio.port;
1a000e9e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a000ea2:	9b02      	ldr	r3, [sp, #8]
1a000ea4:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsConfig[pin].gpio.pin;
1a000ea6:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a000eaa:	9b03      	ldr	r3, [sp, #12]
1a000eac:	701a      	strb	r2, [r3, #0]
}
1a000eae:	bc30      	pop	{r4, r5}
1a000eb0:	4770      	bx	lr
1a000eb2:	bf00      	nop
1a000eb4:	1a0016a0 	.word	0x1a0016a0

1a000eb8 <gpioConfig>:

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){
1a000eb8:	b530      	push	{r4, r5, lr}
1a000eba:	b085      	sub	sp, #20
1a000ebc:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000ebe:	2300      	movs	r3, #0
1a000ec0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000ec4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000ec8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000ecc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000ed0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a000ed4:	f10d 030b 	add.w	r3, sp, #11
1a000ed8:	9301      	str	r3, [sp, #4]
1a000eda:	ab03      	add	r3, sp, #12
1a000edc:	9300      	str	r3, [sp, #0]
1a000ede:	f10d 030d 	add.w	r3, sp, #13
1a000ee2:	f10d 020e 	add.w	r2, sp, #14
1a000ee6:	f10d 010f 	add.w	r1, sp, #15
1a000eea:	f7ff ffcb 	bl	1a000e84 <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   switch(config){
1a000eee:	2c05      	cmp	r4, #5
1a000ef0:	f200 8096 	bhi.w	1a001020 <gpioConfig+0x168>
1a000ef4:	e8df f004 	tbb	[pc, r4]
1a000ef8:	3d237109 	.word	0x3d237109
1a000efc:	0357      	.short	0x0357

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
1a000efe:	4849      	ldr	r0, [pc, #292]	; (1a001024 <gpioConfig+0x16c>)
1a000f00:	f7ff fce2 	bl	1a0008c8 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a000f04:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a000f06:	b005      	add	sp, #20
1a000f08:	bd30      	pop	{r4, r5, pc}
         Chip_SCU_PinMux(
1a000f0a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000f0e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000f12:	f89d 200d 	ldrb.w	r2, [sp, #13]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000f16:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000f1a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000f1e:	4942      	ldr	r1, [pc, #264]	; (1a001028 <gpioConfig+0x170>)
1a000f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000f24:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000f28:	2401      	movs	r4, #1
1a000f2a:	2300      	movs	r3, #0
1a000f2c:	fa04 f202 	lsl.w	r2, r4, r2
1a000f30:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a000f34:	483b      	ldr	r0, [pc, #236]	; (1a001024 <gpioConfig+0x16c>)
1a000f36:	f7ff fcc8 	bl	1a0008ca <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a000f3a:	4620      	mov	r0, r4
      break;
1a000f3c:	e7e3      	b.n	1a000f06 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a000f3e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000f42:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000f46:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000f4a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000f4e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000f52:	4935      	ldr	r1, [pc, #212]	; (1a001028 <gpioConfig+0x170>)
1a000f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000f58:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000f5c:	2401      	movs	r4, #1
1a000f5e:	2300      	movs	r3, #0
1a000f60:	fa04 f202 	lsl.w	r2, r4, r2
1a000f64:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a000f68:	482e      	ldr	r0, [pc, #184]	; (1a001024 <gpioConfig+0x16c>)
1a000f6a:	f7ff fcae 	bl	1a0008ca <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a000f6e:	4620      	mov	r0, r4
      break;
1a000f70:	e7c9      	b.n	1a000f06 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a000f72:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000f76:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000f7a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000f7e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a000f82:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000f86:	4928      	ldr	r1, [pc, #160]	; (1a001028 <gpioConfig+0x170>)
1a000f88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000f8c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000f90:	2401      	movs	r4, #1
1a000f92:	2300      	movs	r3, #0
1a000f94:	fa04 f202 	lsl.w	r2, r4, r2
1a000f98:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a000f9c:	4821      	ldr	r0, [pc, #132]	; (1a001024 <gpioConfig+0x16c>)
1a000f9e:	f7ff fc94 	bl	1a0008ca <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a000fa2:	4620      	mov	r0, r4
      break;
1a000fa4:	e7af      	b.n	1a000f06 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a000fa6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000faa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000fae:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000fb2:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a000fb6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000fba:	491b      	ldr	r1, [pc, #108]	; (1a001028 <gpioConfig+0x170>)
1a000fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000fc0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000fc4:	2401      	movs	r4, #1
1a000fc6:	2300      	movs	r3, #0
1a000fc8:	fa04 f202 	lsl.w	r2, r4, r2
1a000fcc:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a000fd0:	4814      	ldr	r0, [pc, #80]	; (1a001024 <gpioConfig+0x16c>)
1a000fd2:	f7ff fc7a 	bl	1a0008ca <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a000fd6:	4620      	mov	r0, r4
      break;
1a000fd8:	e795      	b.n	1a000f06 <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a000fda:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000fde:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000fe2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000fe6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000fea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000fee:	490e      	ldr	r1, [pc, #56]	; (1a001028 <gpioConfig+0x170>)
1a000ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a000ff4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000ff8:	2401      	movs	r4, #1
1a000ffa:	4d0a      	ldr	r5, [pc, #40]	; (1a001024 <gpioConfig+0x16c>)
1a000ffc:	4623      	mov	r3, r4
1a000ffe:	fa04 f202 	lsl.w	r2, r4, r2
1a001002:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001006:	4628      	mov	r0, r5
1a001008:	f7ff fc5f 	bl	1a0008ca <Chip_GPIO_SetDir>
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00100c:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a001010:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001014:	eb05 1542 	add.w	r5, r5, r2, lsl #5
1a001018:	2200      	movs	r2, #0
1a00101a:	54ea      	strb	r2, [r5, r3]
   bool_t ret_val     = 1;
1a00101c:	4620      	mov	r0, r4
1a00101e:	e772      	b.n	1a000f06 <gpioConfig+0x4e>
         ret_val = 0;
1a001020:	2000      	movs	r0, #0
1a001022:	e770      	b.n	1a000f06 <gpioConfig+0x4e>
1a001024:	400f4000 	.word	0x400f4000
1a001028:	40086000 	.word	0x40086000

1a00102c <tickConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig(tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook ) {
1a00102c:	b508      	push	{r3, lr}

   bool_t ret_val = 1;
   tick_t tickRateHz = 0;

   if( tickHook ){
1a00102e:	b112      	cbz	r2, 1a001036 <tickConfig+0xa>
1a001030:	4613      	mov	r3, r2
      tickHookFunction = tickHook;
1a001032:	4a17      	ldr	r2, [pc, #92]	; (1a001090 <tickConfig+0x64>)
1a001034:	6013      	str	r3, [r2, #0]
   }

   if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ){
1a001036:	f110 32ff 	adds.w	r2, r0, #4294967295
1a00103a:	f141 33ff 	adc.w	r3, r1, #4294967295
1a00103e:	2b00      	cmp	r3, #0
1a001040:	bf08      	it	eq
1a001042:	2a32      	cmpeq	r2, #50	; 0x32
1a001044:	d220      	bcs.n	1a001088 <tickConfig+0x5c>
1a001046:	4602      	mov	r2, r0
1a001048:	460b      	mov	r3, r1

		tickRateMS = tickRateMSvalue;
1a00104a:	4912      	ldr	r1, [pc, #72]	; (1a001094 <tickConfig+0x68>)
1a00104c:	e9c1 2300 	strd	r2, r3, [r1]
      tickRateHz = 1000 => 1000 ticks per second =>  1 ms tick
      tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
      tickRateHz =  100 =>  100 ticks per second => 10 ms tick
      tickRateHz =   20 =>   20 ticks per second => 50 ms tick
      */
      tickRateHz = 1000 / tickRateMSvalue;
1a001050:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001054:	2100      	movs	r1, #0
1a001056:	f000 f8e3 	bl	1a001220 <__aeabi_uldivmod>

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
1a00105a:	4602      	mov	r2, r0
1a00105c:	460b      	mov	r3, r1
1a00105e:	490e      	ldr	r1, [pc, #56]	; (1a001098 <tickConfig+0x6c>)
1a001060:	6808      	ldr	r0, [r1, #0]
1a001062:	2100      	movs	r1, #0
1a001064:	f000 f8dc 	bl	1a001220 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a001068:	3801      	subs	r0, #1
1a00106a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a00106e:	d20d      	bcs.n	1a00108c <tickConfig+0x60>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a001070:	4b0a      	ldr	r3, [pc, #40]	; (1a00109c <tickConfig+0x70>)
1a001072:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a001074:	21e0      	movs	r1, #224	; 0xe0
1a001076:	4a0a      	ldr	r2, [pc, #40]	; (1a0010a0 <tickConfig+0x74>)
1a001078:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a00107c:	2200      	movs	r2, #0
1a00107e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001080:	2207      	movs	r2, #7
1a001082:	601a      	str	r2, [r3, #0]
   bool_t ret_val = 1;
1a001084:	2001      	movs	r0, #1
1a001086:	bd08      	pop	{r3, pc}
   }
   else{
      /* Error, tickRateMS variable not in range (1 <= tickRateMS <= 50) */
      ret_val = 0;
1a001088:	2000      	movs	r0, #0
1a00108a:	bd08      	pop	{r3, pc}
   bool_t ret_val = 1;
1a00108c:	2001      	movs	r0, #1
   }

   return ret_val;
}
1a00108e:	bd08      	pop	{r3, pc}
1a001090:	10000000 	.word	0x10000000
1a001094:	10000060 	.word	0x10000060
1a001098:	10000050 	.word	0x10000050
1a00109c:	e000e010 	.word	0xe000e010
1a0010a0:	e000ed00 	.word	0xe000ed00

1a0010a4 <SysTick_Handler>:
/*==================[ISR external functions definition]======================*/

//__attribute__ ((section(".after_vectors")))

/* SysTick Timer ISR Handler */
void SysTick_Handler(void) {
1a0010a4:	b508      	push	{r3, lr}
   tickCounter++;
1a0010a6:	4906      	ldr	r1, [pc, #24]	; (1a0010c0 <SysTick_Handler+0x1c>)
1a0010a8:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0010ac:	3201      	adds	r2, #1
1a0010ae:	f143 0300 	adc.w	r3, r3, #0
1a0010b2:	e9c1 2300 	strd	r2, r3, [r1]

	/* Execute Tick Hook function */
	(* tickHookFunction )( 0 );
1a0010b6:	4b03      	ldr	r3, [pc, #12]	; (1a0010c4 <SysTick_Handler+0x20>)
1a0010b8:	681b      	ldr	r3, [r3, #0]
1a0010ba:	2000      	movs	r0, #0
1a0010bc:	4798      	blx	r3
1a0010be:	bd08      	pop	{r3, pc}
1a0010c0:	10000058 	.word	0x10000058
1a0010c4:	10000000 	.word	0x10000000

1a0010c8 <errorOcurred>:
/*==================[internal functions definition]==========================*/

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred(void){
1a0010c8:	e7fe      	b.n	1a0010c8 <errorOcurred>

1a0010ca <doNothing>:
   while(1);
}

static void doNothing(void){
1a0010ca:	4770      	bx	lr

1a0010cc <TIMER0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void){
1a0010cc:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010ce:	2400      	movs	r4, #0
1a0010d0:	e001      	b.n	1a0010d6 <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a0010d2:	3401      	adds	r4, #1
1a0010d4:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010d6:	2c03      	cmp	r4, #3
1a0010d8:	d812      	bhi.n	1a001100 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ){
1a0010da:	b265      	sxtb	r5, r4
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0010dc:	4b09      	ldr	r3, [pc, #36]	; (1a001104 <TIMER0_IRQHandler+0x38>)
1a0010de:	681a      	ldr	r2, [r3, #0]
1a0010e0:	f004 010f 	and.w	r1, r4, #15
1a0010e4:	2301      	movs	r3, #1
1a0010e6:	408b      	lsls	r3, r1
1a0010e8:	421a      	tst	r2, r3
1a0010ea:	d0f2      	beq.n	1a0010d2 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a0010ec:	4b06      	ldr	r3, [pc, #24]	; (1a001108 <TIMER0_IRQHandler+0x3c>)
1a0010ee:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0010f2:	4798      	blx	r3
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a0010f4:	2301      	movs	r3, #1
1a0010f6:	fa03 f505 	lsl.w	r5, r3, r5
1a0010fa:	4b02      	ldr	r3, [pc, #8]	; (1a001104 <TIMER0_IRQHandler+0x38>)
1a0010fc:	601d      	str	r5, [r3, #0]
1a0010fe:	e7e8      	b.n	1a0010d2 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a001100:	bd38      	pop	{r3, r4, r5, pc}
1a001102:	bf00      	nop
1a001104:	40084000 	.word	0x40084000
1a001108:	10000004 	.word	0x10000004

1a00110c <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void ){
1a00110c:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00110e:	2400      	movs	r4, #0
1a001110:	e001      	b.n	1a001116 <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001112:	3401      	adds	r4, #1
1a001114:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001116:	2c03      	cmp	r4, #3
1a001118:	d813      	bhi.n	1a001142 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ){
1a00111a:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00111c:	4b09      	ldr	r3, [pc, #36]	; (1a001144 <TIMER1_IRQHandler+0x38>)
1a00111e:	681a      	ldr	r2, [r3, #0]
1a001120:	f004 010f 	and.w	r1, r4, #15
1a001124:	2301      	movs	r3, #1
1a001126:	408b      	lsls	r3, r1
1a001128:	421a      	tst	r2, r3
1a00112a:	d0f2      	beq.n	1a001112 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a00112c:	1d23      	adds	r3, r4, #4
1a00112e:	4a06      	ldr	r2, [pc, #24]	; (1a001148 <TIMER1_IRQHandler+0x3c>)
1a001130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001134:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001136:	2301      	movs	r3, #1
1a001138:	fa03 f505 	lsl.w	r5, r3, r5
1a00113c:	4b01      	ldr	r3, [pc, #4]	; (1a001144 <TIMER1_IRQHandler+0x38>)
1a00113e:	601d      	str	r5, [r3, #0]
1a001140:	e7e7      	b.n	1a001112 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a001142:	bd38      	pop	{r3, r4, r5, pc}
1a001144:	40085000 	.word	0x40085000
1a001148:	10000004 	.word	0x10000004

1a00114c <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void ){
1a00114c:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00114e:	2400      	movs	r4, #0
1a001150:	e001      	b.n	1a001156 <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001152:	3401      	adds	r4, #1
1a001154:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001156:	2c03      	cmp	r4, #3
1a001158:	d814      	bhi.n	1a001184 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ){
1a00115a:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00115c:	4b0a      	ldr	r3, [pc, #40]	; (1a001188 <TIMER2_IRQHandler+0x3c>)
1a00115e:	681a      	ldr	r2, [r3, #0]
1a001160:	f004 010f 	and.w	r1, r4, #15
1a001164:	2301      	movs	r3, #1
1a001166:	408b      	lsls	r3, r1
1a001168:	421a      	tst	r2, r3
1a00116a:	d0f2      	beq.n	1a001152 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a00116c:	f104 0308 	add.w	r3, r4, #8
1a001170:	4a06      	ldr	r2, [pc, #24]	; (1a00118c <TIMER2_IRQHandler+0x40>)
1a001172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001176:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001178:	2301      	movs	r3, #1
1a00117a:	fa03 f505 	lsl.w	r5, r3, r5
1a00117e:	4b02      	ldr	r3, [pc, #8]	; (1a001188 <TIMER2_IRQHandler+0x3c>)
1a001180:	601d      	str	r5, [r3, #0]
1a001182:	e7e6      	b.n	1a001152 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a001184:	bd38      	pop	{r3, r4, r5, pc}
1a001186:	bf00      	nop
1a001188:	400c3000 	.word	0x400c3000
1a00118c:	10000004 	.word	0x10000004

1a001190 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){
1a001190:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001192:	2400      	movs	r4, #0
1a001194:	e001      	b.n	1a00119a <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001196:	3401      	adds	r4, #1
1a001198:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00119a:	2c03      	cmp	r4, #3
1a00119c:	d814      	bhi.n	1a0011c8 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)){
1a00119e:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0011a0:	4b0a      	ldr	r3, [pc, #40]	; (1a0011cc <TIMER3_IRQHandler+0x3c>)
1a0011a2:	681a      	ldr	r2, [r3, #0]
1a0011a4:	f004 010f 	and.w	r1, r4, #15
1a0011a8:	2301      	movs	r3, #1
1a0011aa:	408b      	lsls	r3, r1
1a0011ac:	421a      	tst	r2, r3
1a0011ae:	d0f2      	beq.n	1a001196 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a0011b0:	f104 030c 	add.w	r3, r4, #12
1a0011b4:	4a06      	ldr	r2, [pc, #24]	; (1a0011d0 <TIMER3_IRQHandler+0x40>)
1a0011b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0011ba:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a0011bc:	2301      	movs	r3, #1
1a0011be:	fa03 f505 	lsl.w	r5, r3, r5
1a0011c2:	4b02      	ldr	r3, [pc, #8]	; (1a0011cc <TIMER3_IRQHandler+0x3c>)
1a0011c4:	601d      	str	r5, [r3, #0]
1a0011c6:	e7e6      	b.n	1a001196 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0011c8:	bd38      	pop	{r3, r4, r5, pc}
1a0011ca:	bf00      	nop
1a0011cc:	400c4000 	.word	0x400c4000
1a0011d0:	10000004 	.word	0x10000004

1a0011d4 <uartWriteByte>:
   switch(uart){
1a0011d4:	b110      	cbz	r0, 1a0011dc <uartWriteByte+0x8>
1a0011d6:	2801      	cmp	r0, #1
1a0011d8:	d008      	beq.n	1a0011ec <uartWriteByte+0x18>
1a0011da:	4770      	bx	lr
 * @note   Mask bits of the returned status value with UART_LSR_*
 *         definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
   return pUART->LSR;
1a0011dc:	4b07      	ldr	r3, [pc, #28]	; (1a0011fc <uartWriteByte+0x28>)
1a0011de:	695b      	ldr	r3, [r3, #20]
      while ((Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a0011e0:	f013 0f20 	tst.w	r3, #32
1a0011e4:	d0fa      	beq.n	1a0011dc <uartWriteByte+0x8>
   pUART->THR = (uint32_t) data;
1a0011e6:	4b05      	ldr	r3, [pc, #20]	; (1a0011fc <uartWriteByte+0x28>)
1a0011e8:	6019      	str	r1, [r3, #0]
1a0011ea:	4770      	bx	lr
   return pUART->LSR;
1a0011ec:	4b04      	ldr	r3, [pc, #16]	; (1a001200 <uartWriteByte+0x2c>)
1a0011ee:	695b      	ldr	r3, [r3, #20]
      while ((Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a0011f0:	f013 0f20 	tst.w	r3, #32
1a0011f4:	d0fa      	beq.n	1a0011ec <uartWriteByte+0x18>
   pUART->THR = (uint32_t) data;
1a0011f6:	4b02      	ldr	r3, [pc, #8]	; (1a001200 <uartWriteByte+0x2c>)
1a0011f8:	6019      	str	r1, [r3, #0]
1a0011fa:	4770      	bx	lr
1a0011fc:	400c1000 	.word	0x400c1000
1a001200:	400c2000 	.word	0x400c2000

1a001204 <uartWriteString>:
void uartWriteString( uartMap_t uart, char* str ){
1a001204:	b538      	push	{r3, r4, r5, lr}
1a001206:	4605      	mov	r5, r0
1a001208:	460c      	mov	r4, r1
   while(*str != 0){
1a00120a:	e003      	b.n	1a001214 <uartWriteString+0x10>
	  uartWriteByte( uart, (uint8_t)*str );
1a00120c:	4628      	mov	r0, r5
1a00120e:	f7ff ffe1 	bl	1a0011d4 <uartWriteByte>
	  str++;
1a001212:	3401      	adds	r4, #1
   while(*str != 0){
1a001214:	7821      	ldrb	r1, [r4, #0]
1a001216:	2900      	cmp	r1, #0
1a001218:	d1f8      	bne.n	1a00120c <uartWriteString+0x8>
}
1a00121a:	bd38      	pop	{r3, r4, r5, pc}

1a00121c <UART2_IRQHandler>:
}

/* 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26) */
void UART2_IRQHandler(void){
1a00121c:	4770      	bx	lr

1a00121e <UART3_IRQHandler>:
}

/* 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27) */
void UART3_IRQHandler(void){
1a00121e:	4770      	bx	lr

1a001220 <__aeabi_uldivmod>:
1a001220:	b953      	cbnz	r3, 1a001238 <__aeabi_uldivmod+0x18>
1a001222:	b94a      	cbnz	r2, 1a001238 <__aeabi_uldivmod+0x18>
1a001224:	2900      	cmp	r1, #0
1a001226:	bf08      	it	eq
1a001228:	2800      	cmpeq	r0, #0
1a00122a:	bf1c      	itt	ne
1a00122c:	f04f 31ff 	movne.w	r1, #4294967295
1a001230:	f04f 30ff 	movne.w	r0, #4294967295
1a001234:	f000 b97a 	b.w	1a00152c <__aeabi_idiv0>
1a001238:	f1ad 0c08 	sub.w	ip, sp, #8
1a00123c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001240:	f000 f806 	bl	1a001250 <__udivmoddi4>
1a001244:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00124c:	b004      	add	sp, #16
1a00124e:	4770      	bx	lr

1a001250 <__udivmoddi4>:
1a001250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001254:	468c      	mov	ip, r1
1a001256:	460d      	mov	r5, r1
1a001258:	4604      	mov	r4, r0
1a00125a:	9e08      	ldr	r6, [sp, #32]
1a00125c:	2b00      	cmp	r3, #0
1a00125e:	d151      	bne.n	1a001304 <__udivmoddi4+0xb4>
1a001260:	428a      	cmp	r2, r1
1a001262:	4617      	mov	r7, r2
1a001264:	d96d      	bls.n	1a001342 <__udivmoddi4+0xf2>
1a001266:	fab2 fe82 	clz	lr, r2
1a00126a:	f1be 0f00 	cmp.w	lr, #0
1a00126e:	d00b      	beq.n	1a001288 <__udivmoddi4+0x38>
1a001270:	f1ce 0c20 	rsb	ip, lr, #32
1a001274:	fa01 f50e 	lsl.w	r5, r1, lr
1a001278:	fa20 fc0c 	lsr.w	ip, r0, ip
1a00127c:	fa02 f70e 	lsl.w	r7, r2, lr
1a001280:	ea4c 0c05 	orr.w	ip, ip, r5
1a001284:	fa00 f40e 	lsl.w	r4, r0, lr
1a001288:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a00128c:	0c25      	lsrs	r5, r4, #16
1a00128e:	fbbc f8fa 	udiv	r8, ip, sl
1a001292:	fa1f f987 	uxth.w	r9, r7
1a001296:	fb0a cc18 	mls	ip, sl, r8, ip
1a00129a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a00129e:	fb08 f309 	mul.w	r3, r8, r9
1a0012a2:	42ab      	cmp	r3, r5
1a0012a4:	d90a      	bls.n	1a0012bc <__udivmoddi4+0x6c>
1a0012a6:	19ed      	adds	r5, r5, r7
1a0012a8:	f108 32ff 	add.w	r2, r8, #4294967295
1a0012ac:	f080 8123 	bcs.w	1a0014f6 <__udivmoddi4+0x2a6>
1a0012b0:	42ab      	cmp	r3, r5
1a0012b2:	f240 8120 	bls.w	1a0014f6 <__udivmoddi4+0x2a6>
1a0012b6:	f1a8 0802 	sub.w	r8, r8, #2
1a0012ba:	443d      	add	r5, r7
1a0012bc:	1aed      	subs	r5, r5, r3
1a0012be:	b2a4      	uxth	r4, r4
1a0012c0:	fbb5 f0fa 	udiv	r0, r5, sl
1a0012c4:	fb0a 5510 	mls	r5, sl, r0, r5
1a0012c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a0012cc:	fb00 f909 	mul.w	r9, r0, r9
1a0012d0:	45a1      	cmp	r9, r4
1a0012d2:	d909      	bls.n	1a0012e8 <__udivmoddi4+0x98>
1a0012d4:	19e4      	adds	r4, r4, r7
1a0012d6:	f100 33ff 	add.w	r3, r0, #4294967295
1a0012da:	f080 810a 	bcs.w	1a0014f2 <__udivmoddi4+0x2a2>
1a0012de:	45a1      	cmp	r9, r4
1a0012e0:	f240 8107 	bls.w	1a0014f2 <__udivmoddi4+0x2a2>
1a0012e4:	3802      	subs	r0, #2
1a0012e6:	443c      	add	r4, r7
1a0012e8:	eba4 0409 	sub.w	r4, r4, r9
1a0012ec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a0012f0:	2100      	movs	r1, #0
1a0012f2:	2e00      	cmp	r6, #0
1a0012f4:	d061      	beq.n	1a0013ba <__udivmoddi4+0x16a>
1a0012f6:	fa24 f40e 	lsr.w	r4, r4, lr
1a0012fa:	2300      	movs	r3, #0
1a0012fc:	6034      	str	r4, [r6, #0]
1a0012fe:	6073      	str	r3, [r6, #4]
1a001300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001304:	428b      	cmp	r3, r1
1a001306:	d907      	bls.n	1a001318 <__udivmoddi4+0xc8>
1a001308:	2e00      	cmp	r6, #0
1a00130a:	d054      	beq.n	1a0013b6 <__udivmoddi4+0x166>
1a00130c:	2100      	movs	r1, #0
1a00130e:	e886 0021 	stmia.w	r6, {r0, r5}
1a001312:	4608      	mov	r0, r1
1a001314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001318:	fab3 f183 	clz	r1, r3
1a00131c:	2900      	cmp	r1, #0
1a00131e:	f040 808e 	bne.w	1a00143e <__udivmoddi4+0x1ee>
1a001322:	42ab      	cmp	r3, r5
1a001324:	d302      	bcc.n	1a00132c <__udivmoddi4+0xdc>
1a001326:	4282      	cmp	r2, r0
1a001328:	f200 80fa 	bhi.w	1a001520 <__udivmoddi4+0x2d0>
1a00132c:	1a84      	subs	r4, r0, r2
1a00132e:	eb65 0503 	sbc.w	r5, r5, r3
1a001332:	2001      	movs	r0, #1
1a001334:	46ac      	mov	ip, r5
1a001336:	2e00      	cmp	r6, #0
1a001338:	d03f      	beq.n	1a0013ba <__udivmoddi4+0x16a>
1a00133a:	e886 1010 	stmia.w	r6, {r4, ip}
1a00133e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001342:	b912      	cbnz	r2, 1a00134a <__udivmoddi4+0xfa>
1a001344:	2701      	movs	r7, #1
1a001346:	fbb7 f7f2 	udiv	r7, r7, r2
1a00134a:	fab7 fe87 	clz	lr, r7
1a00134e:	f1be 0f00 	cmp.w	lr, #0
1a001352:	d134      	bne.n	1a0013be <__udivmoddi4+0x16e>
1a001354:	1beb      	subs	r3, r5, r7
1a001356:	0c3a      	lsrs	r2, r7, #16
1a001358:	fa1f fc87 	uxth.w	ip, r7
1a00135c:	2101      	movs	r1, #1
1a00135e:	fbb3 f8f2 	udiv	r8, r3, r2
1a001362:	0c25      	lsrs	r5, r4, #16
1a001364:	fb02 3318 	mls	r3, r2, r8, r3
1a001368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a00136c:	fb0c f308 	mul.w	r3, ip, r8
1a001370:	42ab      	cmp	r3, r5
1a001372:	d907      	bls.n	1a001384 <__udivmoddi4+0x134>
1a001374:	19ed      	adds	r5, r5, r7
1a001376:	f108 30ff 	add.w	r0, r8, #4294967295
1a00137a:	d202      	bcs.n	1a001382 <__udivmoddi4+0x132>
1a00137c:	42ab      	cmp	r3, r5
1a00137e:	f200 80d1 	bhi.w	1a001524 <__udivmoddi4+0x2d4>
1a001382:	4680      	mov	r8, r0
1a001384:	1aed      	subs	r5, r5, r3
1a001386:	b2a3      	uxth	r3, r4
1a001388:	fbb5 f0f2 	udiv	r0, r5, r2
1a00138c:	fb02 5510 	mls	r5, r2, r0, r5
1a001390:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a001394:	fb0c fc00 	mul.w	ip, ip, r0
1a001398:	45a4      	cmp	ip, r4
1a00139a:	d907      	bls.n	1a0013ac <__udivmoddi4+0x15c>
1a00139c:	19e4      	adds	r4, r4, r7
1a00139e:	f100 33ff 	add.w	r3, r0, #4294967295
1a0013a2:	d202      	bcs.n	1a0013aa <__udivmoddi4+0x15a>
1a0013a4:	45a4      	cmp	ip, r4
1a0013a6:	f200 80b8 	bhi.w	1a00151a <__udivmoddi4+0x2ca>
1a0013aa:	4618      	mov	r0, r3
1a0013ac:	eba4 040c 	sub.w	r4, r4, ip
1a0013b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a0013b4:	e79d      	b.n	1a0012f2 <__udivmoddi4+0xa2>
1a0013b6:	4631      	mov	r1, r6
1a0013b8:	4630      	mov	r0, r6
1a0013ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0013be:	f1ce 0420 	rsb	r4, lr, #32
1a0013c2:	fa05 f30e 	lsl.w	r3, r5, lr
1a0013c6:	fa07 f70e 	lsl.w	r7, r7, lr
1a0013ca:	fa20 f804 	lsr.w	r8, r0, r4
1a0013ce:	0c3a      	lsrs	r2, r7, #16
1a0013d0:	fa25 f404 	lsr.w	r4, r5, r4
1a0013d4:	ea48 0803 	orr.w	r8, r8, r3
1a0013d8:	fbb4 f1f2 	udiv	r1, r4, r2
1a0013dc:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a0013e0:	fb02 4411 	mls	r4, r2, r1, r4
1a0013e4:	fa1f fc87 	uxth.w	ip, r7
1a0013e8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a0013ec:	fb01 f30c 	mul.w	r3, r1, ip
1a0013f0:	42ab      	cmp	r3, r5
1a0013f2:	fa00 f40e 	lsl.w	r4, r0, lr
1a0013f6:	d909      	bls.n	1a00140c <__udivmoddi4+0x1bc>
1a0013f8:	19ed      	adds	r5, r5, r7
1a0013fa:	f101 30ff 	add.w	r0, r1, #4294967295
1a0013fe:	f080 808a 	bcs.w	1a001516 <__udivmoddi4+0x2c6>
1a001402:	42ab      	cmp	r3, r5
1a001404:	f240 8087 	bls.w	1a001516 <__udivmoddi4+0x2c6>
1a001408:	3902      	subs	r1, #2
1a00140a:	443d      	add	r5, r7
1a00140c:	1aeb      	subs	r3, r5, r3
1a00140e:	fa1f f588 	uxth.w	r5, r8
1a001412:	fbb3 f0f2 	udiv	r0, r3, r2
1a001416:	fb02 3310 	mls	r3, r2, r0, r3
1a00141a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a00141e:	fb00 f30c 	mul.w	r3, r0, ip
1a001422:	42ab      	cmp	r3, r5
1a001424:	d907      	bls.n	1a001436 <__udivmoddi4+0x1e6>
1a001426:	19ed      	adds	r5, r5, r7
1a001428:	f100 38ff 	add.w	r8, r0, #4294967295
1a00142c:	d26f      	bcs.n	1a00150e <__udivmoddi4+0x2be>
1a00142e:	42ab      	cmp	r3, r5
1a001430:	d96d      	bls.n	1a00150e <__udivmoddi4+0x2be>
1a001432:	3802      	subs	r0, #2
1a001434:	443d      	add	r5, r7
1a001436:	1aeb      	subs	r3, r5, r3
1a001438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a00143c:	e78f      	b.n	1a00135e <__udivmoddi4+0x10e>
1a00143e:	f1c1 0720 	rsb	r7, r1, #32
1a001442:	fa22 f807 	lsr.w	r8, r2, r7
1a001446:	408b      	lsls	r3, r1
1a001448:	fa05 f401 	lsl.w	r4, r5, r1
1a00144c:	ea48 0303 	orr.w	r3, r8, r3
1a001450:	fa20 fe07 	lsr.w	lr, r0, r7
1a001454:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a001458:	40fd      	lsrs	r5, r7
1a00145a:	ea4e 0e04 	orr.w	lr, lr, r4
1a00145e:	fbb5 f9fc 	udiv	r9, r5, ip
1a001462:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a001466:	fb0c 5519 	mls	r5, ip, r9, r5
1a00146a:	fa1f f883 	uxth.w	r8, r3
1a00146e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a001472:	fb09 f408 	mul.w	r4, r9, r8
1a001476:	42ac      	cmp	r4, r5
1a001478:	fa02 f201 	lsl.w	r2, r2, r1
1a00147c:	fa00 fa01 	lsl.w	sl, r0, r1
1a001480:	d908      	bls.n	1a001494 <__udivmoddi4+0x244>
1a001482:	18ed      	adds	r5, r5, r3
1a001484:	f109 30ff 	add.w	r0, r9, #4294967295
1a001488:	d243      	bcs.n	1a001512 <__udivmoddi4+0x2c2>
1a00148a:	42ac      	cmp	r4, r5
1a00148c:	d941      	bls.n	1a001512 <__udivmoddi4+0x2c2>
1a00148e:	f1a9 0902 	sub.w	r9, r9, #2
1a001492:	441d      	add	r5, r3
1a001494:	1b2d      	subs	r5, r5, r4
1a001496:	fa1f fe8e 	uxth.w	lr, lr
1a00149a:	fbb5 f0fc 	udiv	r0, r5, ip
1a00149e:	fb0c 5510 	mls	r5, ip, r0, r5
1a0014a2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a0014a6:	fb00 f808 	mul.w	r8, r0, r8
1a0014aa:	45a0      	cmp	r8, r4
1a0014ac:	d907      	bls.n	1a0014be <__udivmoddi4+0x26e>
1a0014ae:	18e4      	adds	r4, r4, r3
1a0014b0:	f100 35ff 	add.w	r5, r0, #4294967295
1a0014b4:	d229      	bcs.n	1a00150a <__udivmoddi4+0x2ba>
1a0014b6:	45a0      	cmp	r8, r4
1a0014b8:	d927      	bls.n	1a00150a <__udivmoddi4+0x2ba>
1a0014ba:	3802      	subs	r0, #2
1a0014bc:	441c      	add	r4, r3
1a0014be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0014c2:	eba4 0408 	sub.w	r4, r4, r8
1a0014c6:	fba0 8902 	umull	r8, r9, r0, r2
1a0014ca:	454c      	cmp	r4, r9
1a0014cc:	46c6      	mov	lr, r8
1a0014ce:	464d      	mov	r5, r9
1a0014d0:	d315      	bcc.n	1a0014fe <__udivmoddi4+0x2ae>
1a0014d2:	d012      	beq.n	1a0014fa <__udivmoddi4+0x2aa>
1a0014d4:	b156      	cbz	r6, 1a0014ec <__udivmoddi4+0x29c>
1a0014d6:	ebba 030e 	subs.w	r3, sl, lr
1a0014da:	eb64 0405 	sbc.w	r4, r4, r5
1a0014de:	fa04 f707 	lsl.w	r7, r4, r7
1a0014e2:	40cb      	lsrs	r3, r1
1a0014e4:	431f      	orrs	r7, r3
1a0014e6:	40cc      	lsrs	r4, r1
1a0014e8:	6037      	str	r7, [r6, #0]
1a0014ea:	6074      	str	r4, [r6, #4]
1a0014ec:	2100      	movs	r1, #0
1a0014ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0014f2:	4618      	mov	r0, r3
1a0014f4:	e6f8      	b.n	1a0012e8 <__udivmoddi4+0x98>
1a0014f6:	4690      	mov	r8, r2
1a0014f8:	e6e0      	b.n	1a0012bc <__udivmoddi4+0x6c>
1a0014fa:	45c2      	cmp	sl, r8
1a0014fc:	d2ea      	bcs.n	1a0014d4 <__udivmoddi4+0x284>
1a0014fe:	ebb8 0e02 	subs.w	lr, r8, r2
1a001502:	eb69 0503 	sbc.w	r5, r9, r3
1a001506:	3801      	subs	r0, #1
1a001508:	e7e4      	b.n	1a0014d4 <__udivmoddi4+0x284>
1a00150a:	4628      	mov	r0, r5
1a00150c:	e7d7      	b.n	1a0014be <__udivmoddi4+0x26e>
1a00150e:	4640      	mov	r0, r8
1a001510:	e791      	b.n	1a001436 <__udivmoddi4+0x1e6>
1a001512:	4681      	mov	r9, r0
1a001514:	e7be      	b.n	1a001494 <__udivmoddi4+0x244>
1a001516:	4601      	mov	r1, r0
1a001518:	e778      	b.n	1a00140c <__udivmoddi4+0x1bc>
1a00151a:	3802      	subs	r0, #2
1a00151c:	443c      	add	r4, r7
1a00151e:	e745      	b.n	1a0013ac <__udivmoddi4+0x15c>
1a001520:	4608      	mov	r0, r1
1a001522:	e708      	b.n	1a001336 <__udivmoddi4+0xe6>
1a001524:	f1a8 0802 	sub.w	r8, r8, #2
1a001528:	443d      	add	r5, r7
1a00152a:	e72b      	b.n	1a001384 <__udivmoddi4+0x134>

1a00152c <__aeabi_idiv0>:
1a00152c:	4770      	bx	lr
1a00152e:	bf00      	nop

1a001530 <memset>:
1a001530:	4402      	add	r2, r0
1a001532:	4603      	mov	r3, r0
1a001534:	4293      	cmp	r3, r2
1a001536:	d100      	bne.n	1a00153a <memset+0xa>
1a001538:	4770      	bx	lr
1a00153a:	f803 1b01 	strb.w	r1, [r3], #1
1a00153e:	e7f9      	b.n	1a001534 <memset+0x4>
1a001540:	6e656942 	.word	0x6e656942
1a001544:	696e6576 	.word	0x696e6576
1a001548:	20736f64 	.word	0x20736f64
1a00154c:	ff000d0a 	.word	0xff000d0a
1a001550:	08040201 	.word	0x08040201
1a001554:	0f0f0f03 	.word	0x0f0f0f03
1a001558:	000000ff 	.word	0x000000ff

1a00155c <periph_to_base>:
1a00155c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a00156c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a00157c:	000100e0 01000100 01200003 00060120     .......... . ...
1a00158c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a00159c:	01820013 00120182 01a201a2 01c20011     ................
1a0015ac:	001001c2 01e201e2 0202000f 000e0202     ................
1a0015bc:	02220222 0223000d 001c0223              "."...#.#...

1a0015c8 <InitClkStates>:
1a0015c8:	00010100 00010909 0001090a 01010701     ................
1a0015d8:	00010902 00010906 0101090c 0001090d     ................
1a0015e8:	0001090e 0001090f 00010910 00010911     ................
1a0015f8:	00010912 00010913 00011114 00011119     ................
1a001608:	0001111a 0001111b                       ........

1a001610 <UART_BClock>:
1a001610:	01a201c2 01620182                       ......b.

1a001618 <UART_PClock>:
1a001618:	00820081 00a200a1                       ........

1a001620 <ExtRateIn>:
1a001620:	00000000                                ....

1a001624 <OscRateIn>:
1a001624:	00b71b00                                ....

1a001628 <gpioLEDBits>:
1a001628:	0b010e00 00050c01 02050105              ............

1a001634 <InitClkStates>:
1a001634:	00010308 00010307 01010f01              ............

1a001640 <pinmuxing>:
1a001640:	00400a02 00400b02 00400c02 00440002     ..@...@...@...D.
1a001650:	00440102 00440202 00520302 00520402     ..D...D...R...R.
1a001660:	00520509 00570609 00570206 00500001     ..R...W...W...P.
1a001670:	00500101 00500201 00500601 00f30f01     ..P...P...P.....
1a001680:	00f71001 00f31101 00b31201 00f01301     ................
1a001690:	00b31401 00b60707 00f20000 00b60100     ................

1a0016a0 <gpioPinsConfig>:
1a0016a0:	02000104 00050701 05010d03 04080100     ................
1a0016b0:	02020002 02000304 00000403 04070002     ................
1a0016c0:	030c0300 09050402 05040103 04030208     ................
1a0016d0:	04020305 06040504 0802000c 03000b06     ................
1a0016e0:	00090607 07060503 060f0504 03030004     ................
1a0016f0:	02000404 00050404 06040502 04060200     ................
1a001700:	0c050408 05040a04 0003010e 14010a00     ................
1a001710:	010f0000 0d000012 00001101 0010010c     ................
1a001720:	07070300 000f0300 01000001 00000000     ................
1a001730:	000a0600 08060603 06100504 04030005     ................
1a001740:	03000106 04090400 04010d05 010b0000     ................
1a001750:	0200000f 00000001 00010104 02010800     ................
1a001760:	01090000 09010006 05040002 04010200     ................
1a001770:	02020105 02020504 0e00000a 01000b02     ................
1a001780:	000c020b 00040c01 04000200 01020001     ................
1a001790:	02000204 00030402 03070302 070b0300     ................
1a0017a0:	0c030004 03000507 0006070d 01020e03     ................
1a0017b0:	04010504 06020006 02000504 00040405     ................
1a0017c0:	08040402 040c0504 0d050409 05040a04     ................
1a0017d0:	0005010e ffff0801                       ........
