

================================================================
== Vitis HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Fri Feb 25 17:19:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VConvH_VConvW  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    252|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|     288|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     453|    437|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_2_1_U29  |mul_32ns_32ns_64_2_1  |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_V_0_U  |Loop_VConvH_proc_linebuf_V_0  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    |linebuf_V_1_U  |Loop_VConvH_proc_linebuf_V_1  |        1|  0|   0|    0|  1920|    8|     1|        15360|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                              |        2|  0|   0|    0|  3840|   16|     2|        30720|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_211_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln57_fu_187_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln58_fu_270_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp18_fu_243_p2                   |      icmp|   0|  0|  11|          10|           1|
    |icmp_fu_227_p2                     |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln57_fu_193_p2                |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln58_fu_198_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |select_ln57_1_fu_249_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln57_2_fu_257_p3            |    select|   0|  0|  11|           1|          11|
    |select_ln57_fu_203_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 252|         235|         123|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  14|          3|    1|          3|
    |col_reg_153               |   9|          2|   11|         22|
    |h_blk_n                   |   9|          2|    1|          2|
    |h_out_blk_n               |   9|          2|    1|          2|
    |hconv_blk_n               |   9|          2|    1|          2|
    |indvar_flatten_reg_142    |   9|          2|   64|        128|
    |row_reg_164               |   9|          2|   32|         64|
    |vconv_blk_n               |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 135|         29|  116|        237|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bound_reg_297                |  64|   0|   64|          0|
    |col_reg_153                  |  11|   0|   11|          0|
    |h_read_reg_276               |  32|   0|   32|          0|
    |icmp_ln57_reg_307            |   1|   0|    1|          0|
    |indvar_flatten_reg_142       |  64|   0|   64|          0|
    |linebuf_V_1_addr_reg_325     |  11|   0|   11|          0|
    |row_reg_164                  |  32|   0|   32|          0|
    |select_ln57_1_reg_311        |   1|   0|    1|          0|
    |vconv_xlim_loc_read_reg_281  |  32|   0|   32|          0|
    |zext_ln58_reg_320            |  32|   0|   64|         32|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 288|   0|  320|         32|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    Loop_VConvH_proc|  return value|
|h_dout                     |   in|   32|     ap_fifo|                   h|       pointer|
|h_empty_n                  |   in|    1|     ap_fifo|                   h|       pointer|
|h_read                     |  out|    1|     ap_fifo|                   h|       pointer|
|vconv_xlim_loc_dout        |   in|   32|     ap_fifo|      vconv_xlim_loc|       pointer|
|vconv_xlim_loc_empty_n     |   in|    1|     ap_fifo|      vconv_xlim_loc|       pointer|
|vconv_xlim_loc_read        |  out|    1|     ap_fifo|      vconv_xlim_loc|       pointer|
|hconv_dout                 |   in|    8|     ap_fifo|               hconv|       pointer|
|hconv_empty_n              |   in|    1|     ap_fifo|               hconv|       pointer|
|hconv_read                 |  out|    1|     ap_fifo|               hconv|       pointer|
|vconv_din                  |  out|    8|     ap_fifo|               vconv|       pointer|
|vconv_full_n               |   in|    1|     ap_fifo|               vconv|       pointer|
|vconv_write                |  out|    1|     ap_fifo|               vconv|       pointer|
|h_out_din                  |  out|   32|     ap_fifo|               h_out|       pointer|
|h_out_full_n               |   in|    1|     ap_fifo|               h_out|       pointer|
|h_out_write                |  out|    1|     ap_fifo|               h_out|       pointer|
|vconv_xlim_loc_out_din     |  out|   32|     ap_fifo|  vconv_xlim_loc_out|       pointer|
|vconv_xlim_loc_out_full_n  |   in|    1|     ap_fifo|  vconv_xlim_loc_out|       pointer|
|vconv_xlim_loc_out_write   |  out|    1|     ap_fifo|  vconv_xlim_loc_out|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

