Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Feb 29 16:30:52 2024
| Host         : Jorbis-Zenbook running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   49          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (95)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: osc (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (95)
-------------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  108          inf        0.000                      0                  108           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayInterface/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 3.378ns (44.571%)  route 4.201ns (55.429%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[3]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  displayInterface/count_reg[3]/Q
                         net (fo=2, routed)           1.034     1.512    displayInterface/count_reg_n_0_[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.187 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.196    displayInterface/count1_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.435 f  displayInterface/count1_carry__0/O[2]
                         net (fo=2, routed)           1.003     3.438    displayInterface/count1[7]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.301     3.739 r  displayInterface/count0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.739    displayInterface/count0_carry__0_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.140 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.140    displayInterface/count0_carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.453 f  displayInterface/count0_carry__1/O[3]
                         net (fo=2, routed)           0.845     5.298    displayInterface/count0_carry__1_n_4
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.306     5.604 r  displayInterface/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.604    displayInterface/count0__31_carry__1_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.002 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.002    displayInterface/count0__31_carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.309     7.426    displayInterface/count0__31_carry__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.579 r  displayInterface/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.579    displayInterface/count[7]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  displayInterface/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 3.349ns (44.291%)  route 4.212ns (55.709%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[3]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  displayInterface/count_reg[3]/Q
                         net (fo=2, routed)           1.034     1.512    displayInterface/count_reg_n_0_[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.187 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.196    displayInterface/count1_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.435 f  displayInterface/count1_carry__0/O[2]
                         net (fo=2, routed)           1.003     3.438    displayInterface/count1[7]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.301     3.739 r  displayInterface/count0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.739    displayInterface/count0_carry__0_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.140 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.140    displayInterface/count0_carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.453 f  displayInterface/count0_carry__1/O[3]
                         net (fo=2, routed)           0.845     5.298    displayInterface/count0_carry__1_n_4
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.306     5.604 r  displayInterface/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.604    displayInterface/count0__31_carry__1_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.002 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.002    displayInterface/count0__31_carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.321     7.437    displayInterface/count0__31_carry__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.561 r  displayInterface/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.561    displayInterface/count[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  displayInterface/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 3.342ns (44.240%)  route 4.212ns (55.760%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[3]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  displayInterface/count_reg[3]/Q
                         net (fo=2, routed)           1.034     1.512    displayInterface/count_reg_n_0_[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.187 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.196    displayInterface/count1_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.435 f  displayInterface/count1_carry__0/O[2]
                         net (fo=2, routed)           1.003     3.438    displayInterface/count1[7]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.301     3.739 r  displayInterface/count0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.739    displayInterface/count0_carry__0_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.140 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.140    displayInterface/count0_carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.453 f  displayInterface/count0_carry__1/O[3]
                         net (fo=2, routed)           0.845     5.298    displayInterface/count0_carry__1_n_4
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.306     5.604 r  displayInterface/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.604    displayInterface/count0__31_carry__1_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.002 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.002    displayInterface/count0__31_carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.321     7.437    displayInterface/count0__31_carry__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.117     7.554 r  displayInterface/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.554    displayInterface/count[5]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  displayInterface/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 3.349ns (44.358%)  route 4.201ns (55.642%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[3]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  displayInterface/count_reg[3]/Q
                         net (fo=2, routed)           1.034     1.512    displayInterface/count_reg_n_0_[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.187 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.196    displayInterface/count1_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.435 f  displayInterface/count1_carry__0/O[2]
                         net (fo=2, routed)           1.003     3.438    displayInterface/count1[7]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.301     3.739 r  displayInterface/count0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.739    displayInterface/count0_carry__0_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.140 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.140    displayInterface/count0_carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.453 f  displayInterface/count0_carry__1/O[3]
                         net (fo=2, routed)           0.845     5.298    displayInterface/count0_carry__1_n_4
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.306     5.604 r  displayInterface/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.604    displayInterface/count0__31_carry__1_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.002 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.002    displayInterface/count0__31_carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.309     7.426    displayInterface/count0__31_carry__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.550 r  displayInterface/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.550    displayInterface/count[6]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  displayInterface/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs_n[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.314ns (57.321%)  route 3.212ns (42.679%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayInterface/index_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  displayInterface/index_reg[0]/Q
                         net (fo=13, routed)          0.673     1.129    displayInterface/index[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.281 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.539     3.820    segs_n_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.706     7.525 r  segs_n_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.525    segs_n[7]
    V7                                                                r  segs_n[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 3.375ns (44.881%)  route 4.145ns (55.119%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[3]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  displayInterface/count_reg[3]/Q
                         net (fo=2, routed)           1.034     1.512    displayInterface/count_reg_n_0_[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.187 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.196    displayInterface/count1_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.435 f  displayInterface/count1_carry__0/O[2]
                         net (fo=2, routed)           1.003     3.438    displayInterface/count1[7]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.301     3.739 r  displayInterface/count0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.739    displayInterface/count0_carry__0_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.140 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.140    displayInterface/count0_carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.453 f  displayInterface/count0_carry__1/O[3]
                         net (fo=2, routed)           0.845     5.298    displayInterface/count0_carry__1_n_4
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.306     5.604 r  displayInterface/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.604    displayInterface/count0__31_carry__1_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.002 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.002    displayInterface/count0__31_carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.253     7.370    displayInterface/count0__31_carry__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.150     7.520 r  displayInterface/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.520    displayInterface/count[3]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  displayInterface/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.349ns (44.690%)  route 4.145ns (55.310%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[3]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  displayInterface/count_reg[3]/Q
                         net (fo=2, routed)           1.034     1.512    displayInterface/count_reg_n_0_[3]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.187 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.196    displayInterface/count1_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.435 f  displayInterface/count1_carry__0/O[2]
                         net (fo=2, routed)           1.003     3.438    displayInterface/count1[7]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.301     3.739 r  displayInterface/count0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.739    displayInterface/count0_carry__0_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.140 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.140    displayInterface/count0_carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.453 f  displayInterface/count0_carry__1/O[3]
                         net (fo=2, routed)           0.845     5.298    displayInterface/count0_carry__1_n_4
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.306     5.604 r  displayInterface/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.604    displayInterface/count0__31_carry__1_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.002 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.002    displayInterface/count0__31_carry__1_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.253     7.370    displayInterface/count0__31_carry__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.494 r  displayInterface/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.494    displayInterface/count[2]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  displayInterface/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 credit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.277ns (57.362%)  route 3.179ns (42.638%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  credit_reg[1]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  credit_reg[1]/Q
                         net (fo=10, routed)          1.313     1.791    displayInterface/Q[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.295     2.086 r  displayInterface/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     3.952    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.457 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.457    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 3.694ns (49.791%)  route 3.725ns (50.209%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT1=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  displayInterface/count_reg[1]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           1.002     1.520    displayInterface/count_reg_n_0_[1]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     2.188 f  displayInterface/count1_carry/O[2]
                         net (fo=2, routed)           0.945     3.133    displayInterface/count1[3]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.301     3.434 r  displayInterface/count0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     3.434    displayInterface/count0_carry_i_2__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.835 r  displayInterface/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.844    displayInterface/count0_carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.178 f  displayInterface/count0_carry__0/O[1]
                         net (fo=2, routed)           0.662     4.840    displayInterface/count0_carry__0_n_6
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  displayInterface/count0__31_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.143    displayInterface/count0__31_carry__0_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.675 r  displayInterface/count0__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.675    displayInterface/count0__31_carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  displayInterface/count0__31_carry__1/O[1]
                         net (fo=1, routed)           1.107     7.116    displayInterface/count0__31_carry__1_n_6
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.303     7.419 r  displayInterface/count[10]_i_1/O
                         net (fo=1, routed)           0.000     7.419    displayInterface/count[10]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  displayInterface/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 4.111ns (55.426%)  route 3.306ns (44.574%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayInterface/index_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  displayInterface/index_reg[0]/Q
                         net (fo=13, routed)          1.246     1.702    displayInterface/index[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.826 r  displayInterface/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.060     3.886    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.418 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.418    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetSyncronizer/rstSynchronizer/aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  resetSyncronizer/rstSynchronizer/aux_reg[0]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  resetSyncronizer/rstSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.158     0.299    resetSyncronizer/rstSynchronizer/aux_reg_n_0_[0]
    SLICE_X1Y22          FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coinDebouncer/timer.count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/timer.count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  coinDebouncer/timer.count_reg[9]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coinDebouncer/timer.count_reg[9]/Q
                         net (fo=3, routed)           0.078     0.219    coinDebouncer/timer.count_reg_n_0_[9]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  coinDebouncer/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.343    coinDebouncer/count0[10]
    SLICE_X1Y20          FDRE                                         r  coinDebouncer/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coinDebouncer/timer.count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/timer.count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  coinDebouncer/timer.count_reg[5]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coinDebouncer/timer.count_reg[5]/Q
                         net (fo=3, routed)           0.078     0.219    coinDebouncer/timer.count_reg_n_0_[5]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  coinDebouncer/count0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.343    coinDebouncer/count0[6]
    SLICE_X1Y19          FDRE                                         r  coinDebouncer/timer.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/FSM_sequential_fsm.state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.159     0.300    coinDebouncer/Q[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  coinDebouncer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.345    coinDebouncer/FSM_sequential_fsm.state[1]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  coinDebouncer/FSM_sequential_fsm.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coinDebouncer/timer.count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/timer.count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  coinDebouncer/timer.count_reg[11]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coinDebouncer/timer.count_reg[11]/Q
                         net (fo=3, routed)           0.078     0.219    coinDebouncer/timer.count_reg_n_0_[11]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  coinDebouncer/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.346    coinDebouncer/count0[12]
    SLICE_X1Y20          FDRE                                         r  coinDebouncer/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayInterface/index_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayInterface/index_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    displayInterface/index[0]
    SLICE_X65Y25         LUT3 (Prop_lut3_I0_O)        0.042     0.363 r  displayInterface/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    displayInterface/index[1]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayInterface/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coinDebouncer/timer.count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/timer.count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.287ns (78.607%)  route 0.078ns (21.393%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  coinDebouncer/timer.count_reg[10]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coinDebouncer/timer.count_reg[10]/Q
                         net (fo=3, routed)           0.078     0.219    coinDebouncer/timer.count_reg_n_0_[10]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.365 r  coinDebouncer/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.365    coinDebouncer/count0[11]
    SLICE_X1Y20          FDRE                                         r  coinDebouncer/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coinDebouncer/timer.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/timer.count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.287ns (78.607%)  route 0.078ns (21.393%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  coinDebouncer/timer.count_reg[6]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coinDebouncer/timer.count_reg[6]/Q
                         net (fo=3, routed)           0.078     0.219    coinDebouncer/timer.count_reg_n_0_[6]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.365 r  coinDebouncer/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.365    coinDebouncer/count0[7]
    SLICE_X1Y19          FDRE                                         r  coinDebouncer/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayInterface/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayInterface/index_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayInterface/index_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    displayInterface/index[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  displayInterface/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    displayInterface/index[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayInterface/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coinDebouncer/timer.count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            coinDebouncer/timer.count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  coinDebouncer/timer.count_reg[0]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  coinDebouncer/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.197     0.338    coinDebouncer/timer.count_reg_n_0_[0]
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  coinDebouncer/timer.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    coinDebouncer/timer.count[0]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  coinDebouncer/timer.count_reg[0]/D
  -------------------------------------------------------------------    -------------------





