set cpu_vlnv [list \
  "vexriscv_pe"                 {user.org:user:VexRiscvAxi4:1.0} \
  "orca_pe"                     {vectorblox.com:user:orca:1.0} \
  "orca_mxp_pe"                 {vectorblox.com:user:orca:1.0} \
  "piccolo32_pe"                {bluespec.com:piccolo:RV32ACIMU} \
  "piccolo64_pe"                {bluespec.com:piccolo:RV64ACIMU} \
  "flute32_pe"                  {bluespec.com:flute:RV32ACIMU} \
  "flute64_pe"                  {bluespec.com:flute:RV64ACIMU} \
  "picorv32_pe"                 {user.org:riscv:picorv32:1.0} \
  "swerv_pe"                    {wdc:swerv:swerv_eh1} \
  "scr1_pe"                     {syntacore:scr1:scr1:0.1} \
  "cva6_pe"                     {openhwgroup:cva6:cva6:0.1} \
  "swerv_eh2_pe"                {wdc:swerv_eh2:swerv_eh2:1.4} \
  "cva5_pe"                     {openhwgroup:cva5:cva5} \
  "taiga32_bsv_pe"              {esa.informatik.tu-darmstadt.de:user:taiga32_bsv:1.0}\
  "taiga64_bsv_pe"              {esa.informatik.tu-darmstadt.de:user:taiga64_bsv:1.0}\
]
