Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May  2 17:40:49 2025
| Host         : EQI07359 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx -warn_on_violation
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-18  Warning           Missing input or output delay                   3           
TIMING-20  Warning           Non-clocked latch                               36          
XDCH-2     Warning           Same min and max delay values on IO port        3           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (548)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (548)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/i_frontend/icache_vaddr_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.120        0.000                      0                48593        0.009        0.000                      0                48557        2.000        0.000                       0                 16523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_sys                  {0.000 4.000}        8.000           125.000         
  clk_out1_xlnx_clk_gen  {0.000 7.812}        15.625          64.000          
  clkfbout_xlnx_clk_gen  {0.000 4.000}        8.000           125.000         
tck                      {0.000 7.813}        15.625          64.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_xlnx_clk_gen        0.120        0.000                      0                35542        0.009        0.000                      0                35542        6.562        0.000                       0                 16260  
  clkfbout_xlnx_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  
tck                            1.636        0.000                      0                  453        0.136        0.000                      0                  453        7.312        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck                    clk_out1_xlnx_clk_gen        4.666        0.000                      0                   43        2.832        0.000                      0                   43  
clk_out1_xlnx_clk_gen  tck                         18.680        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen       11.497        0.000                      0                12519        0.459        0.000                      0                12519  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen  
(none)                                        tck                    
(none)                 clk_out1_xlnx_clk_gen  tck                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen                         
(none)                 clkfbout_xlnx_clk_gen                         
(none)                                        clk_out1_xlnx_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.180ns  (logic 3.122ns (20.566%)  route 12.058ns (79.434%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 14.033 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.984    14.200    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X71Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.553    14.033    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X71Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]/C
                         clock pessimism              0.567    14.601    
                         clock uncertainty           -0.076    14.524    
    SLICE_X71Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.319    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.246ns  (logic 2.998ns (19.664%)  route 12.248ns (80.336%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 14.039 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.808     8.259    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X69Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.383 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_67/O
                         net (fo=1, routed)           0.808     9.192    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_67_n_0
    SLICE_X68Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.316 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_35/O
                         net (fo=2, routed)           0.833    10.149    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_35_n_0
    SLICE_X71Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[2]_i_7/O
                         net (fo=33, routed)          0.560    10.833    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q_reg[2][0]
    SLICE_X75Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.957 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_7/O
                         net (fo=1, routed)           0.451    11.408    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.532 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_4/O
                         net (fo=2, routed)           0.416    11.948    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/forward_rs1
    SLICE_X79Y8          LUT3 (Prop_lut3_I2_O)        0.124    12.072 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[2]_i_4/O
                         net (fo=32, routed)          0.981    13.053    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[2]_i_4_n_0
    SLICE_X79Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.177 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[24]_i_2/O
                         net (fo=1, routed)           0.420    13.597    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[24]_i_2_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[24]_i_1/O
                         net (fo=2, routed)           0.545    14.266    i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[31]_0[24]
    SLICE_X78Y10         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.559    14.039    i_ariane/i_cva6/ex_stage_i/clk_out1
    SLICE_X78Y10         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[24]/C
                         clock pessimism              0.567    14.607    
                         clock uncertainty           -0.076    14.530    
    SLICE_X78Y10         FDCE (Setup_fdce_C_D)       -0.067    14.463    i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[24]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.096ns  (logic 3.122ns (20.681%)  route 11.974ns (79.319%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 14.034 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.899    14.115    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X69Y12         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.554    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y12         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][4]/C
                         clock pessimism              0.567    14.602    
                         clock uncertainty           -0.076    14.525    
    SLICE_X69Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 3.122ns (20.687%)  route 11.970ns (79.313%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 14.033 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.895    14.111    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X69Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.553    14.033    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][2]/C
                         clock pessimism              0.567    14.601    
                         clock uncertainty           -0.076    14.524    
    SLICE_X69Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.319    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][2]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.089ns  (logic 3.122ns (20.690%)  route 11.967ns (79.310%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 14.034 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.893    14.109    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X73Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.554    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X73Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][20]/C
                         clock pessimism              0.567    14.602    
                         clock uncertainty           -0.076    14.525    
    SLICE_X73Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][20]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.089ns  (logic 3.122ns (20.690%)  route 11.967ns (79.310%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 14.034 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.893    14.109    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X73Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.554    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X73Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]/C
                         clock pessimism              0.567    14.602    
                         clock uncertainty           -0.076    14.525    
    SLICE_X73Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.088ns  (logic 3.122ns (20.692%)  route 11.966ns (79.308%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 14.034 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.892    14.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X73Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.554    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X73Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][5]/C
                         clock pessimism              0.567    14.602    
                         clock uncertainty           -0.076    14.525    
    SLICE_X73Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][5]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.088ns  (logic 3.122ns (20.692%)  route 11.966ns (79.308%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 14.034 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.892    14.108    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X73Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.554    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X73Y14         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][8]/C
                         clock pessimism              0.567    14.602    
                         clock uncertainty           -0.076    14.525    
    SLICE_X73Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][8]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.079ns  (logic 3.122ns (20.704%)  route 11.957ns (79.296%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 14.033 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.883    14.099    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X75Y15         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.553    14.033    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X75Y15         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][15]/C
                         clock pessimism              0.567    14.601    
                         clock uncertainty           -0.076    14.524    
    SLICE_X75Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.319    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][15]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.079ns  (logic 3.122ns (20.704%)  route 11.957ns (79.296%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 14.033 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.883    14.099    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X75Y15         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.553    14.033    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X75Y15         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][24]/C
                         clock pessimism              0.567    14.601    
                         clock uncertainty           -0.076    14.524    
    SLICE_X75Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.319    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][24]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][44]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.259%)  route 0.201ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.635    -0.572    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X52Y102        FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][44]/Q
                         net (fo=2, routed)           0.201    -0.230    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][44]
    SLICE_X49Y104        FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.910    -0.805    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X49Y104        FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][44]/C
                         clock pessimism              0.500    -0.306    
    SLICE_X49Y104        FDCE (Hold_fdce_C_D)         0.066    -0.240    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][44]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.642    -0.566    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/clk_out1
    SLICE_X108Y49        FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[15]/Q
                         net (fo=2, routed)           0.178    -0.224    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q[15]
    SLICE_X108Y50        FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[14]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X108Y50        FDCE (Hold_fdce_C_D)         0.063    -0.238    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y89        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103    -0.329    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y89        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y89        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/CLK
                         clock pessimism              0.249    -0.561    
    SLICE_X112Y89        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlnx_clk_gen
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.625      12.681     RAMB36_X4Y2      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.625      12.681     RAMB36_X4Y2      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.625      12.681     RAMB36_X4Y0      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.625      12.681     RAMB36_X4Y0      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.625      12.681     RAMB36_X4Y1      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.625      12.681     RAMB36_X4Y1      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.625      12.681     RAMB36_X5Y1      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.625      12.681     RAMB36_X5Y1      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.625      12.681     RAMB36_X3Y5      i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.625      12.681     RAMB36_X3Y5      i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.813       6.563      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.813       6.563      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.813       6.563      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.813       6.563      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.813       6.563      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y12     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.812       6.562      SLICE_X46Y13     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  clkfbout_xlnx_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlnx_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   i_xlnx_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        1.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.541ns  (logic 4.015ns (72.468%)  route 1.526ns (27.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.459     7.780 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.306    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.862 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.862    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (tck fall@7.813ns - tck rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.828ns (24.225%)  route 2.590ns (75.775%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.505ns = ( 14.318 - 7.813 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456     7.771 f  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, routed)           0.821     8.592    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.124     8.716 f  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          0.600     9.316    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X110Y117       LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=1, routed)           1.169    10.609    i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3_n_0
    SLICE_X113Y100       LUT4 (Prop_lut4_I0_O)        0.124    10.733 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000    10.733    i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_0
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)        7.813     7.813 f  
    H15                                               0.000     7.813 f  tck (IN)
                         net (fo=0)                   0.000     7.813    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     9.243 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    12.363    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.454 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.864    14.318    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.792    15.109    
                         clock uncertainty           -0.501    14.608    
    SLICE_X113Y100       FDCE (Setup_fdce_C_D)        0.034    14.642    i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.828ns (13.587%)  route 5.266ns (86.413%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 22.042 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDPE (Prop_fdpe_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/Q
                         net (fo=43, routed)          1.049     8.821    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[0]
    SLICE_X110Y115       LUT5 (Prop_lut5_I1_O)        0.124     8.945 r  i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2__0/O
                         net (fo=2, routed)           0.990     9.935    i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X106Y117       LUT6 (Prop_lut6_I5_O)        0.124    10.059 r  i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           1.211    11.270    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.124    11.394 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          2.016    13.410    i_dmi_jtag/data_d
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.776    22.042    i_dmi_jtag/CLK
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[15]/C
                         clock pessimism              0.752    22.793    
                         clock uncertainty           -0.501    22.292    
    SLICE_X93Y116        FDCE (Setup_fdce_C_CE)      -0.205    22.087    i_dmi_jtag/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.828ns (13.587%)  route 5.266ns (86.413%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 22.042 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDPE (Prop_fdpe_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/Q
                         net (fo=43, routed)          1.049     8.821    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[0]
    SLICE_X110Y115       LUT5 (Prop_lut5_I1_O)        0.124     8.945 r  i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2__0/O
                         net (fo=2, routed)           0.990     9.935    i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X106Y117       LUT6 (Prop_lut6_I5_O)        0.124    10.059 r  i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           1.211    11.270    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.124    11.394 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          2.016    13.410    i_dmi_jtag/data_d
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.776    22.042    i_dmi_jtag/CLK
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[16]/C
                         clock pessimism              0.752    22.793    
                         clock uncertainty           -0.501    22.292    
    SLICE_X93Y116        FDCE (Setup_fdce_C_CE)      -0.205    22.087    i_dmi_jtag/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.828ns (13.587%)  route 5.266ns (86.413%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 22.042 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDPE (Prop_fdpe_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/Q
                         net (fo=43, routed)          1.049     8.821    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[0]
    SLICE_X110Y115       LUT5 (Prop_lut5_I1_O)        0.124     8.945 r  i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2__0/O
                         net (fo=2, routed)           0.990     9.935    i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X106Y117       LUT6 (Prop_lut6_I5_O)        0.124    10.059 r  i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           1.211    11.270    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X103Y119       LUT6 (Prop_lut6_I5_O)        0.124    11.394 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          2.016    13.410    i_dmi_jtag/data_d
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.776    22.042    i_dmi_jtag/CLK
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[22]/C
                         clock pessimism              0.752    22.793    
                         clock uncertainty           -0.501    22.292    
    SLICE_X93Y116        FDCE (Setup_fdce_C_CE)      -0.205    22.087    i_dmi_jtag/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/dr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.056ns (16.908%)  route 5.190ns (83.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 22.041 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, routed)           0.821     8.592    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.124     8.716 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.907    10.623    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.150    10.773 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          2.462    13.235    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X91Y116        LUT4 (Prop_lut4_I2_O)        0.326    13.561 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    13.561    i_dmi_jtag/dr_d[31]
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775    22.041    i_dmi_jtag/CLK
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[31]/C
                         clock pessimism              0.752    22.792    
                         clock uncertainty           -0.501    22.291    
    SLICE_X91Y116        FDCE (Setup_fdce_C_D)        0.032    22.323    i_dmi_jtag/dr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/dr_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.056ns (16.913%)  route 5.188ns (83.087%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 22.041 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, routed)           0.821     8.592    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.124     8.716 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.907    10.623    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.150    10.773 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          2.460    13.233    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X91Y116        LUT4 (Prop_lut4_I2_O)        0.326    13.559 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[19]_i_1/O
                         net (fo=1, routed)           0.000    13.559    i_dmi_jtag/dr_d[19]
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775    22.041    i_dmi_jtag/CLK
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[19]/C
                         clock pessimism              0.752    22.792    
                         clock uncertainty           -0.501    22.291    
    SLICE_X91Y116        FDCE (Setup_fdce_C_D)        0.031    22.322    i_dmi_jtag/dr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/dr_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.056ns (16.916%)  route 5.187ns (83.084%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 22.041 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, routed)           0.821     8.592    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.124     8.716 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.907    10.623    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.150    10.773 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          2.459    13.232    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X91Y116        LUT4 (Prop_lut4_I2_O)        0.326    13.558 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[18]_i_1/O
                         net (fo=1, routed)           0.000    13.558    i_dmi_jtag/dr_d[18]
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775    22.041    i_dmi_jtag/CLK
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[18]/C
                         clock pessimism              0.752    22.792    
                         clock uncertainty           -0.501    22.291    
    SLICE_X91Y116        FDCE (Setup_fdce_C_D)        0.031    22.322    i_dmi_jtag/dr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -13.558    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/dr_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.056ns (16.941%)  route 5.177ns (83.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.412ns = ( 22.037 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, routed)           0.821     8.592    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.124     8.716 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.907    10.623    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.150    10.773 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          2.449    13.223    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X91Y119        LUT4 (Prop_lut4_I2_O)        0.326    13.549 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[21]_i_1/O
                         net (fo=1, routed)           0.000    13.549    i_dmi_jtag/dr_d[21]
    SLICE_X91Y119        FDCE                                         r  i_dmi_jtag/dr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.771    22.037    i_dmi_jtag/CLK
    SLICE_X91Y119        FDCE                                         r  i_dmi_jtag/dr_q_reg[21]/C
                         clock pessimism              0.752    22.788    
                         clock uncertainty           -0.501    22.287    
    SLICE_X91Y119        FDCE (Setup_fdce_C_D)        0.029    22.316    i_dmi_jtag/dr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         22.316    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/dr_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (tck rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.056ns (16.941%)  route 5.177ns (83.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.412ns = ( 22.037 - 15.625 ) 
    Source Clock Delay      (SCD):    7.315ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.055     7.315    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456     7.771 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, routed)           0.821     8.592    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.124     8.716 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.907    10.623    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X106Y120       LUT5 (Prop_lut5_I4_O)        0.150    10.773 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          2.450    13.223    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X91Y119        LUT4 (Prop_lut4_I2_O)        0.326    13.549 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[23]_i_1/O
                         net (fo=1, routed)           0.000    13.549    i_dmi_jtag/dr_d[23]
    SLICE_X91Y119        FDCE                                         r  i_dmi_jtag/dr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       15.625    15.625 r  
    H15                                               0.000    15.625 r  tck (IN)
                         net (fo=0)                   0.000    15.625    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430    17.055 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120    20.175    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.266 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.771    22.037    i_dmi_jtag/CLK
    SLICE_X91Y119        FDCE                                         r  i_dmi_jtag/dr_q_reg[23]/C
                         clock pessimism              0.752    22.788    
                         clock uncertainty           -0.501    22.287    
    SLICE_X91Y119        FDCE (Setup_fdce_C_D)        0.031    22.318    i_dmi_jtag/dr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  8.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][19]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.712     2.522    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y118       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.141     2.663 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][20]/Q
                         net (fo=1, routed)           0.091     2.754    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][2]
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.048     2.802 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][19]_i_1/O
                         net (fo=1, routed)           0.000     2.802    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][19]
    SLICE_X108Y118       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.984     3.231    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y118       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][19]/C
                         clock pessimism             -0.696     2.535    
    SLICE_X108Y118       FDCE (Hold_fdce_C_D)         0.131     2.666    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][19]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.684     2.494    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDCE (Prop_fdce_C_Q)         0.141     2.635 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/Q
                         net (fo=1, routed)           0.091     2.726    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][18]
    SLICE_X92Y117        LUT4 (Prop_lut4_I0_O)        0.045     2.771 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.771    i_dmi_jtag/i_dmi_cdc_n_242
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.956     3.203    i_dmi_jtag/CLK
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[18]/C
                         clock pessimism             -0.696     2.507    
    SLICE_X92Y117        FDCE (Hold_fdce_C_D)         0.121     2.628    i_dmi_jtag/data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.209ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.688     2.498    i_dmi_jtag/CLK
    SLICE_X105Y114       FDCE                                         r  i_dmi_jtag/dr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDCE (Prop_fdce_C_Q)         0.141     2.639 r  i_dmi_jtag/dr_q_reg[9]/Q
                         net (fo=2, routed)           0.091     2.730    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][9]
    SLICE_X104Y114       LUT4 (Prop_lut4_I3_O)        0.045     2.775 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.775    i_dmi_jtag/i_dmi_cdc_n_253
    SLICE_X104Y114       FDCE                                         r  i_dmi_jtag/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.962     3.209    i_dmi_jtag/CLK
    SLICE_X104Y114       FDCE                                         r  i_dmi_jtag/data_q_reg[7]/C
                         clock pessimism             -0.698     2.511    
    SLICE_X104Y114       FDCE (Hold_fdce_C_D)         0.121     2.632    i_dmi_jtag/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.710     2.520    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X111Y121       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDCE (Prop_fdce_C_Q)         0.141     2.661 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[17]/Q
                         net (fo=1, routed)           0.098     2.759    i_dmi_jtag/i_dmi_jtag_tap/idcode_q[17]
    SLICE_X112Y121       LUT6 (Prop_lut6_I5_O)        0.045     2.804 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.804    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[16]
    SLICE_X112Y121       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.984     3.231    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y121       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]/C
                         clock pessimism             -0.697     2.534    
    SLICE_X112Y121       FDPE (Hold_fdpe_C_D)         0.121     2.655    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.343%)  route 0.122ns (39.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.683     2.493    i_dmi_jtag/CLK
    SLICE_X91Y118        FDCE                                         r  i_dmi_jtag/dr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y118        FDCE (Prop_fdce_C_Q)         0.141     2.634 r  i_dmi_jtag/dr_q_reg[29]/Q
                         net (fo=2, routed)           0.122     2.756    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][29]
    SLICE_X92Y118        LUT4 (Prop_lut4_I3_O)        0.045     2.801 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.801    i_dmi_jtag/i_dmi_cdc_n_233
    SLICE_X92Y118        FDCE                                         r  i_dmi_jtag/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.955     3.202    i_dmi_jtag/CLK
    SLICE_X92Y118        FDCE                                         r  i_dmi_jtag/data_q_reg[27]/C
                         clock pessimism             -0.675     2.527    
    SLICE_X92Y118        FDCE (Hold_fdce_C_D)         0.121     2.648    i_dmi_jtag/data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.685     2.495    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y116        FDCE (Prop_fdce_C_Q)         0.164     2.659 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/Q
                         net (fo=1, routed)           0.050     2.709    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][16]
    SLICE_X93Y116        LUT4 (Prop_lut4_I0_O)        0.045     2.754 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.754    i_dmi_jtag/i_dmi_cdc_n_244
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.957     3.204    i_dmi_jtag/CLK
    SLICE_X93Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[16]/C
                         clock pessimism             -0.696     2.508    
    SLICE_X93Y116        FDCE (Hold_fdce_C_D)         0.092     2.600    i_dmi_jtag/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.687     2.497    i_dmi_jtag/CLK
    SLICE_X103Y116       FDCE                                         r  i_dmi_jtag/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDCE (Prop_fdce_C_Q)         0.141     2.638 r  i_dmi_jtag/data_q_reg[1]/Q
                         net (fo=2, routed)           0.125     2.763    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[1]
    SLICE_X104Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.960     3.207    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X104Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                         clock pessimism             -0.675     2.532    
    SLICE_X104Y116       FDCE (Hold_fdce_C_D)         0.076     2.608    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.684     2.494    i_dmi_jtag/CLK
    SLICE_X97Y118        FDCE                                         r  i_dmi_jtag/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y118        FDCE (Prop_fdce_C_Q)         0.141     2.635 r  i_dmi_jtag/data_q_reg[14]/Q
                         net (fo=2, routed)           0.125     2.760    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[14]
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.957     3.204    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                         clock pessimism             -0.675     2.529    
    SLICE_X99Y118        FDCE (Hold_fdce_C_D)         0.075     2.604    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.545%)  route 0.126ns (40.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.685     2.495    i_dmi_jtag/CLK
    SLICE_X91Y116        FDCE                                         r  i_dmi_jtag/dr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.141     2.636 r  i_dmi_jtag/dr_q_reg[19]/Q
                         net (fo=2, routed)           0.126     2.763    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][19]
    SLICE_X92Y117        LUT4 (Prop_lut4_I3_O)        0.045     2.808 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[17]_i_1/O
                         net (fo=1, routed)           0.000     2.808    i_dmi_jtag/i_dmi_cdc_n_243
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.956     3.203    i_dmi_jtag/CLK
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[17]/C
                         clock pessimism             -0.675     2.528    
    SLICE_X92Y117        FDCE (Hold_fdce_C_D)         0.120     2.648    i_dmi_jtag/data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.018%)  route 0.129ns (40.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.683     2.493    i_dmi_jtag/CLK
    SLICE_X91Y118        FDCE                                         r  i_dmi_jtag/dr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y118        FDCE (Prop_fdce_C_Q)         0.141     2.634 r  i_dmi_jtag/dr_q_reg[26]/Q
                         net (fo=2, routed)           0.129     2.763    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][26]
    SLICE_X92Y118        LUT4 (Prop_lut4_I3_O)        0.045     2.808 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.808    i_dmi_jtag/i_dmi_cdc_n_236
    SLICE_X92Y118        FDCE                                         r  i_dmi_jtag/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.955     3.202    i_dmi_jtag/CLK
    SLICE_X92Y118        FDCE                                         r  i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism             -0.675     2.527    
    SLICE_X92Y118        FDCE (Hold_fdce_C_D)         0.120     2.647    i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X107Y117  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X102Y120  i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X104Y120  i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X104Y120  i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X104Y120  i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X102Y120  i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.625      14.625     SLICE_X102Y120  i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X107Y117  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X107Y117  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X102Y120  i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X102Y120  i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X104Y120  i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X104Y120  i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X113Y100  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.812       7.312      SLICE_X113Y100  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X107Y117  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X107Y117  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X105Y117  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X102Y120  i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.813       7.313      SLICE_X102Y120  i_dmi_jtag/address_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        4.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.518ns (31.429%)  route 1.130ns (68.571%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 14.253 - 15.625 ) 
    Source Clock Delay      (SCD):    7.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.971     7.231    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X104Y117       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.518     7.749 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           1.130     8.880    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X103Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.773    14.253    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000    14.253    
                         clock uncertainty           -0.603    13.650    
    SLICE_X103Y118       FDCE (Setup_fdce_C_D)       -0.105    13.545    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                         13.545    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.608%)  route 0.758ns (64.392%))
  Logic Levels:           0  
  Clock Path Skew:        -8.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 14.257 - 15.625 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.969     7.229    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDCE (Prop_fdce_C_Q)         0.419     7.648 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.758     8.406    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[30]
    SLICE_X100Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.777    14.257    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000    14.257    
                         clock uncertainty           -0.603    13.654    
    SLICE_X100Y114       FDCE (Setup_fdce_C_D)       -0.217    13.437    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.419ns (35.643%)  route 0.757ns (64.357%))
  Logic Levels:           0  
  Clock Path Skew:        -8.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 14.257 - 15.625 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.969     7.229    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDCE (Prop_fdce_C_Q)         0.419     7.648 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.757     8.405    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[14]
    SLICE_X100Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.777    14.257    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000    14.257    
                         clock uncertainty           -0.603    13.654    
    SLICE_X100Y114       FDCE (Setup_fdce_C_D)       -0.206    13.448    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.518ns (42.408%)  route 0.703ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        -8.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 14.190 - 15.625 ) 
    Source Clock Delay      (SCD):    7.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.965     7.225    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X90Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.518     7.743 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.703     8.447    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[25]
    SLICE_X89Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.710    14.190    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X89Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000    14.190    
                         clock uncertainty           -0.603    13.587    
    SLICE_X89Y118        FDCE (Setup_fdce_C_D)       -0.067    13.520    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.196%)  route 0.804ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        -8.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 14.193 - 15.625 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.906     7.166    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X88Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDCE (Prop_fdce_C_Q)         0.456     7.622 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.804     8.426    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[26]
    SLICE_X88Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.713    14.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000    14.193    
                         clock uncertainty           -0.603    13.590    
    SLICE_X88Y116        FDCE (Setup_fdce_C_D)       -0.062    13.528    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                         13.528    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.261%)  route 0.768ns (62.739%))
  Logic Levels:           0  
  Clock Path Skew:        -8.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 14.193 - 15.625 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.908     7.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X89Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_fdce_C_Q)         0.456     7.624 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.768     8.392    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X88Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.713    14.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000    14.193    
                         clock uncertainty           -0.603    13.590    
    SLICE_X88Y116        FDCE (Setup_fdce_C_D)       -0.093    13.497    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.478ns (43.207%)  route 0.628ns (56.793%))
  Logic Levels:           0  
  Clock Path Skew:        -8.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 14.253 - 15.625 ) 
    Source Clock Delay      (SCD):    7.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.968     7.228    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X90Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDCE (Prop_fdce_C_Q)         0.478     7.706 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.628     8.335    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[29]
    SLICE_X90Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.773    14.253    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000    14.253    
                         clock uncertainty           -0.603    13.650    
    SLICE_X90Y115        FDCE (Setup_fdce_C_D)       -0.207    13.443    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.161%)  route 0.629ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        -8.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 14.255 - 15.625 ) 
    Source Clock Delay      (SCD):    7.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.971     7.231    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X104Y117       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.478     7.709 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.629     8.339    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[2]
    SLICE_X102Y117       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.775    14.255    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y117       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000    14.255    
                         clock uncertainty           -0.603    13.652    
    SLICE_X102Y117       FDCE (Setup_fdce_C_D)       -0.202    13.450    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.357%)  route 0.624ns (56.643%))
  Logic Levels:           0  
  Clock Path Skew:        -8.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 14.253 - 15.625 ) 
    Source Clock Delay      (SCD):    7.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.968     7.228    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X90Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDCE (Prop_fdce_C_Q)         0.478     7.706 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.624     8.331    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[22]
    SLICE_X90Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.773    14.253    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000    14.253    
                         clock uncertainty           -0.603    13.650    
    SLICE_X90Y115        FDCE (Setup_fdce_C_D)       -0.187    13.463    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - tck rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.528%)  route 0.641ns (60.472%))
  Logic Levels:           0  
  Clock Path Skew:        -8.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 14.253 - 15.625 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.969     7.229    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X101Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDCE (Prop_fdce_C_Q)         0.419     7.648 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.641     8.290    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_1[1]
    SLICE_X102Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.773    14.253    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000    14.253    
                         clock uncertainty           -0.603    13.650    
    SLICE_X102Y118       FDCE (Setup_fdce_C_D)       -0.220    13.430    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  5.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.832ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.684     2.494    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X105Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDCE (Prop_fdce_C_Q)         0.141     2.635 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.110     2.745    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[1]
    SLICE_X105Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.956    -0.759    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y118       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.603    -0.157    
    SLICE_X105Y118       FDCE (Hold_fdce_C_D)         0.070    -0.087    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.833ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.685     2.495    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDCE (Prop_fdce_C_Q)         0.141     2.636 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.110     2.746    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[0]
    SLICE_X99Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.956    -0.759    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.603    -0.157    
    SLICE_X99Y117        FDCE (Hold_fdce_C_D)         0.070    -0.087    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.685     2.495    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDCE (Prop_fdce_C_Q)         0.141     2.636 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.110     2.746    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[5]
    SLICE_X99Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.956    -0.759    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.603    -0.157    
    SLICE_X99Y117        FDCE (Hold_fdce_C_D)         0.070    -0.087    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.835ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.659     2.469    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X89Y119        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_fdce_C_Q)         0.141     2.610 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.112     2.722    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[31]
    SLICE_X89Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.930    -0.785    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X89Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000    -0.785    
                         clock uncertainty            0.603    -0.183    
    SLICE_X89Y118        FDCE (Hold_fdce_C_D)         0.070    -0.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.685     2.495    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X99Y118        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDCE (Prop_fdce_C_Q)         0.141     2.636 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.110     2.746    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[4]
    SLICE_X99Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.956    -0.759    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.603    -0.157    
    SLICE_X99Y117        FDCE (Hold_fdce_C_D)         0.066    -0.091    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.839ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.661     2.471    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X88Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDCE (Prop_fdce_C_Q)         0.141     2.612 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.118     2.730    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[23]
    SLICE_X88Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.932    -0.783    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X88Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.603    -0.181    
    SLICE_X88Y116        FDCE (Hold_fdce_C_D)         0.072    -0.109    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.847ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.687     2.497    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X104Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.164     2.661 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.108     2.769    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[1]
    SLICE_X104Y115       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.959    -0.756    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y115       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000    -0.756    
                         clock uncertainty            0.603    -0.154    
    SLICE_X104Y115       FDCE (Hold_fdce_C_D)         0.076    -0.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.849ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.687     2.497    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X104Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.164     2.661 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.110     2.771    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[0]
    SLICE_X104Y115       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.959    -0.756    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y115       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000    -0.756    
                         clock uncertainty            0.603    -0.154    
    SLICE_X104Y115       FDCE (Hold_fdce_C_D)         0.076    -0.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.853ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.685     2.495    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X90Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDCE (Prop_fdce_C_Q)         0.164     2.659 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.112     2.771    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[12]
    SLICE_X90Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.956    -0.759    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.603    -0.157    
    SLICE_X90Y115        FDCE (Hold_fdce_C_D)         0.075    -0.082    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.855ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.485%)  route 0.116ns (41.515%))
  Logic Levels:           0  
  Clock Path Skew:        -3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.686     2.496    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X104Y117       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDCE (Prop_fdce_C_Q)         0.164     2.660 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.116     2.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[3]
    SLICE_X104Y115       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.959    -0.756    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y115       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000    -0.756    
                         clock uncertainty            0.603    -0.154    
    SLICE_X104Y115       FDCE (Hold_fdce_C_D)         0.075    -0.079    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  2.855    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       18.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.680ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.280%)  route 0.578ns (54.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
    SLICE_X92Y115        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.578     1.056    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[22]
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X93Y117        FDCE (Setup_fdce_C_D)       -0.264    19.736    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 18.680    

Slack (MET) :             18.684ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.891%)  route 0.636ns (57.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
    SLICE_X92Y114        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.636     1.114    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[12]
    SLICE_X94Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X94Y117        FDCE (Setup_fdce_C_D)       -0.202    19.798    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 18.684    

Slack (MET) :             18.696ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.969%)  route 0.609ns (56.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
    SLICE_X92Y114        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.609     1.087    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[16]
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X92Y116        FDCE (Setup_fdce_C_D)       -0.217    19.783    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 18.696    

Slack (MET) :             18.706ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.163%)  route 0.629ns (56.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
    SLICE_X102Y119       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=1, routed)           0.629     1.107    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[0]
    SLICE_X102Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X102Y116       FDCE (Setup_fdce_C_D)       -0.187    19.813    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 18.706    

Slack (MET) :             18.753ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.202ns  (logic 0.518ns (43.085%)  route 0.684ns (56.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
    SLICE_X92Y114        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.684     1.202    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[13]
    SLICE_X94Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X94Y117        FDCE (Setup_fdce_C_D)       -0.045    19.955    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 18.753    

Slack (MET) :             18.766ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.598%)  route 0.486ns (50.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
    SLICE_X92Y115        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.486     0.964    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[20]
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X93Y117        FDCE (Setup_fdce_C_D)       -0.270    19.730    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                 18.766    

Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.483%)  route 0.529ns (52.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
    SLICE_X90Y117        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.529     1.007    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[24]
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X93Y117        FDCE (Setup_fdce_C_D)       -0.218    19.782    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.787ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.023ns  (logic 0.478ns (46.709%)  route 0.545ns (53.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
    SLICE_X90Y117        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.545     1.023    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[26]
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X92Y116        FDCE (Setup_fdce_C_D)       -0.190    19.810    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                         19.810    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 18.787    

Slack (MET) :             18.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.231%)  route 0.627ns (54.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
    SLICE_X102Y113       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.627     1.145    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[5]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y114       FDCE (Setup_fdce_C_D)       -0.062    19.938    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                         19.938    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 18.793    

Slack (MET) :             18.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.559%)  route 0.571ns (52.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.571     1.089    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[11]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y114       FDCE (Setup_fdce_C_D)       -0.093    19.907    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 18.818    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.718ns (20.042%)  route 2.864ns (79.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.432     2.754    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X110Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X110Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.718ns (20.042%)  route 2.864ns (79.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.432     2.754    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X110Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X110Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.718ns (20.042%)  route 2.864ns (79.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.432     2.754    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X110Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X110Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.718ns (20.042%)  route 2.864ns (79.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.432     2.754    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X110Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X110Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.718ns (20.067%)  route 2.860ns (79.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.427     2.750    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X111Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X111Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X111Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.718ns (20.067%)  route 2.860ns (79.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.427     2.750    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X111Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X111Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X111Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.718ns (20.067%)  route 2.860ns (79.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.427     2.750    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X111Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X111Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X111Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.718ns (20.067%)  route 2.860ns (79.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.427     2.750    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X111Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X111Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X111Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.548ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.718ns (20.111%)  route 2.852ns (79.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 14.163 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.419     2.742    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.683    14.163    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.608    14.771    
                         clock uncertainty           -0.076    14.694    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.289    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 11.548    

Slack (MET) :             11.594ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.718ns (20.111%)  route 2.852ns (79.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 14.163 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.419     2.742    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y96        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.683    14.163    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y96        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.608    14.771    
                         clock uncertainty           -0.076    14.694    
    SLICE_X109Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    14.335    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                 11.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.592%)  route 0.222ns (54.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.608    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X103Y94        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.381    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X102Y94        LUT3 (Prop_lut3_I1_O)        0.045    -0.336 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145    -0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X102Y95        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.878    -0.837    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X102Y95        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X102Y95        FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.592%)  route 0.222ns (54.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.608    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X103Y94        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.381    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X102Y94        LUT3 (Prop_lut3_I1_O)        0.045    -0.336 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145    -0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X102Y95        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.878    -0.837    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X102Y95        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X102Y95        FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.504%)  route 0.369ns (66.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.718    -0.489    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y100       FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.232    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X109Y100       LUT3 (Prop_lut3_I1_O)        0.045    -0.187 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.253     0.066    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X111Y97        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X111Y97        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.503    -0.303    
    SLICE_X111Y97        FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.592%)  route 0.222ns (54.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.608    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X103Y94        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.381    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X102Y94        LUT3 (Prop_lut3_I1_O)        0.045    -0.336 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145    -0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X102Y95        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.878    -0.837    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X102Y95        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X102Y95        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.592%)  route 0.222ns (54.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.608    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X103Y94        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.381    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X102Y94        LUT3 (Prop_lut3_I1_O)        0.045    -0.336 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145    -0.192    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X102Y95        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.878    -0.837    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X102Y95        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X102Y95        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.504%)  route 0.369ns (66.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.718    -0.489    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y100       FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.232    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X109Y100       LUT3 (Prop_lut3_I1_O)        0.045    -0.187 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.253     0.066    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X111Y97        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y97        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.503    -0.303    
    SLICE_X111Y97        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.398    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.504%)  route 0.369ns (66.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.718    -0.489    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y100       FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.232    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X109Y100       LUT3 (Prop_lut3_I1_O)        0.045    -0.187 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.253     0.066    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X111Y97        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y97        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.503    -0.303    
    SLICE_X111Y97        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.398    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.244%)  route 0.374ns (66.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.718    -0.489    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y100       FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.232    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X109Y100       LUT3 (Prop_lut3_I1_O)        0.045    -0.187 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.257     0.070    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y97        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X110Y97        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.503    -0.303    
    SLICE_X110Y97        FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.244%)  route 0.374ns (66.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.718    -0.489    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y100       FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.232    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X109Y100       LUT3 (Prop_lut3_I1_O)        0.045    -0.187 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.257     0.070    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y97        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X110Y97        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.503    -0.303    
    SLICE_X110Y97        FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.244%)  route 0.374ns (66.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.718    -0.489    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y100       FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.232    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X109Y100       LUT3 (Prop_lut3_I1_O)        0.045    -0.187 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.257     0.070    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y97        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X110Y97        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.503    -0.303    
    SLICE_X110Y97        FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.362ns  (logic 0.642ns (11.973%)  route 4.720ns (88.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.782    -0.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.892     0.499    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.124     0.623 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         3.829     4.452    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X107Y99        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.684    -1.461    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.362ns  (logic 0.642ns (11.973%)  route 4.720ns (88.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.782    -0.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.892     0.499    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.124     0.623 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         3.829     4.452    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X107Y99        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.684    -1.461    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.642ns (13.208%)  route 4.219ns (86.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.782    -0.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.892     0.499    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.124     0.623 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         3.327     3.950    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X102Y94        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.609    -1.536    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y94        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.642ns (13.208%)  route 4.219ns (86.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.782    -0.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.892     0.499    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.124     0.623 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         3.327     3.950    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X102Y94        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.609    -1.536    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y94        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.191ns  (logic 0.642ns (20.116%)  route 2.549ns (79.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.782    -0.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.892     0.499    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.124     0.623 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         1.658     2.281    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X108Y89        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.681    -1.464    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y89        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.191ns  (logic 0.642ns (20.116%)  route 2.549ns (79.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.782    -0.910    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.892     0.499    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.124     0.623 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         1.658     2.281    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X108Y89        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.681    -1.464    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y89        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.209ns (16.503%)  route 1.057ns (83.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.606    -0.602    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.110    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.045    -0.065 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         0.730     0.665    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X108Y89        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y89        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.209ns (16.503%)  route 1.057ns (83.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.606    -0.602    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.110    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.045    -0.065 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         0.730     0.665    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X108Y89        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y89        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.209ns (10.318%)  route 1.817ns (89.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.606    -0.602    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.110    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.045    -0.065 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         1.489     1.424    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X102Y94        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.878    -0.837    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y94        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.209ns (10.318%)  route 1.817ns (89.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.606    -0.602    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.110    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.045    -0.065 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         1.489     1.424    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X102Y94        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.878    -0.837    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y94        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.209ns (9.074%)  route 2.094ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.606    -0.602    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.110    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.045    -0.065 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         1.767     1.702    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X107Y99        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.209ns (9.074%)  route 2.094ns (90.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.606    -0.602    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X102Y88        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.110    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X105Y81        LUT1 (Prop_lut1_I0_O)        0.045    -0.065 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=165, routed)         1.767     1.702    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X107Y99        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[20]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.694ns (23.418%)  route 5.540ns (76.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.963     7.234    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X91Y117        FDCE                                         f  i_dmi_jtag/dr_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.774     6.415    i_dmi_jtag/CLK
    SLICE_X91Y117        FDCE                                         r  i_dmi_jtag/dr_q_reg[20]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[24]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.694ns (23.418%)  route 5.540ns (76.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.963     7.234    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X91Y117        FDCE                                         f  i_dmi_jtag/dr_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.774     6.415    i_dmi_jtag/CLK
    SLICE_X91Y117        FDCE                                         r  i_dmi_jtag/dr_q_reg[24]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[25]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.694ns (23.418%)  route 5.540ns (76.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.963     7.234    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X91Y117        FDCE                                         f  i_dmi_jtag/dr_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.774     6.415    i_dmi_jtag/CLK
    SLICE_X91Y117        FDCE                                         r  i_dmi_jtag/dr_q_reg[25]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[30]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.694ns (23.418%)  route 5.540ns (76.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.963     7.234    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X91Y117        FDCE                                         f  i_dmi_jtag/dr_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.774     6.415    i_dmi_jtag/CLK
    SLICE_X91Y117        FDCE                                         r  i_dmi_jtag/dr_q_reg[30]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[12]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 1.694ns (23.543%)  route 5.502ns (76.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.924     7.196    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X95Y116        FDCE                                         f  i_dmi_jtag/data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.778     6.419    i_dmi_jtag/CLK
    SLICE_X95Y116        FDCE                                         r  i_dmi_jtag/data_q_reg[12]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[17]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.694ns (24.015%)  route 5.360ns (75.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.783     7.054    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X92Y117        FDCE                                         f  i_dmi_jtag/data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775     6.416    i_dmi_jtag/CLK
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[17]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[18]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.694ns (24.015%)  route 5.360ns (75.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.783     7.054    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X92Y117        FDCE                                         f  i_dmi_jtag/data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775     6.416    i_dmi_jtag/CLK
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[18]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[23]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.694ns (24.015%)  route 5.360ns (75.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.783     7.054    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X92Y117        FDCE                                         f  i_dmi_jtag/data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775     6.416    i_dmi_jtag/CLK
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[23]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[29]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.694ns (24.015%)  route 5.360ns (75.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.783     7.054    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X92Y117        FDCE                                         f  i_dmi_jtag/data_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775     6.416    i_dmi_jtag/CLK
    SLICE_X92Y117        FDCE                                         r  i_dmi_jtag/data_q_reg[29]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.694ns (24.015%)  route 5.360ns (75.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.148    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.272 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         3.783     7.054    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X93Y117        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.775     6.416    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.382ns (30.086%)  route 0.888ns (69.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 11.057 - 7.813 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.270     1.270    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y100       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)        7.813     7.813 f  
    H15                                               0.000     7.813 f  tck (IN)
                         net (fo=0)                   0.000     7.813    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     8.269 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762    10.031    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.060 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.997    11.057    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.382ns (29.854%)  route 0.898ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.280     1.280    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y113       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.991     3.238    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y113       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.382ns (24.620%)  route 1.170ns (75.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.552     1.552    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y114       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.991     3.238    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.382ns (24.620%)  route 1.170ns (75.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.552     1.552    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y114       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.991     3.238    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.382ns (24.620%)  route 1.170ns (75.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.552     1.552    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y114       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.991     3.238    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.382ns (24.620%)  route 1.170ns (75.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.552     1.552    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y114       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.991     3.238    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y114       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.382ns (23.412%)  route 1.250ns (76.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.632     1.632    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y115       FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.990     3.237    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y115       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.382ns (23.412%)  route 1.250ns (76.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.632     1.632    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y115       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.990     3.237    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y115       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.382ns (23.412%)  route 1.250ns (76.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.632     1.632    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y115       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.990     3.237    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y115       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.382ns (23.412%)  route 1.250ns (76.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.955    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.000 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.632     1.632    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y115       FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.990     3.237    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y115       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Max Delay             0 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.385ns (70.385%)  route 0.162ns (29.615%))
  Logic Levels:           0  
  Clock Path Skew:        8.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.235ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.778    -1.367    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X102Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.385    -0.982 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.162    -0.820    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[6]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.975     7.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.385ns (60.762%)  route 0.249ns (39.238%))
  Logic Levels:           0  
  Clock Path Skew:        8.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.235ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.778    -1.367    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X102Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.385    -0.982 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.249    -0.733    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.975     7.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.385ns (60.356%)  route 0.253ns (39.644%))
  Logic Levels:           0  
  Clock Path Skew:        8.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.229ns
    Source Clock Delay      (SCD):    -1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.774    -1.371    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X92Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDCE (Prop_fdce_C_Q)         0.385    -0.986 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.253    -0.733    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[18]
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.969     7.229    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.385ns (60.571%)  route 0.251ns (39.429%))
  Logic Levels:           0  
  Clock Path Skew:        8.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.235ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.778    -1.367    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X102Y113       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDCE (Prop_fdce_C_Q)         0.385    -0.982 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.251    -0.731    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[0]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.975     7.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.418ns (62.747%)  route 0.248ns (37.253%))
  Logic Levels:           0  
  Clock Path Skew:        8.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.235ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.778    -1.367    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X102Y113       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDCE (Prop_fdce_C_Q)         0.418    -0.949 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.248    -0.701    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[3]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.975     7.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.385ns (57.769%)  route 0.281ns (42.231%))
  Logic Levels:           0  
  Clock Path Skew:        8.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.235ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.778    -1.367    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X102Y113       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDCE (Prop_fdce_C_Q)         0.385    -0.982 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.281    -0.700    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[4]
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.975     7.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X103Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.418ns (62.350%)  route 0.252ns (37.650%))
  Logic Levels:           0  
  Clock Path Skew:        8.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.230ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.775    -1.370    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X92Y114        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDCE (Prop_fdce_C_Q)         0.418    -0.952 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.252    -0.699    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[17]
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.970     7.230    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.385ns (57.612%)  route 0.283ns (42.388%))
  Logic Levels:           0  
  Clock Path Skew:        8.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.232ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.778    -1.367    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X102Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.385    -0.982 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.283    -0.699    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[8]
    SLICE_X102Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.972     7.232    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X102Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.385ns (56.308%)  route 0.299ns (43.692%))
  Logic Levels:           0  
  Clock Path Skew:        8.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.229ns
    Source Clock Delay      (SCD):    -1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.771    -1.374    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X90Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117        FDCE (Prop_fdce_C_Q)         0.385    -0.989 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.299    -0.690    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[28]
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.969     7.229    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X93Y117        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        8.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.230ns
    Source Clock Delay      (SCD):    -1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.774    -1.371    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X92Y115        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDCE (Prop_fdce_C_Q)         0.418    -0.953 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.276    -0.677    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[23]
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.970     7.230    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X92Y116        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.793ns  (logic 3.375ns (21.370%)  route 12.418ns (78.630%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          1.074    13.871    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X109Y15        LUT3 (Prop_lut3_I2_O)        0.150    14.021 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_1/O
                         net (fo=1, routed)           0.819    14.840    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_1_n_0
    SLICE_X109Y15        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.506ns  (logic 3.373ns (21.753%)  route 12.133ns (78.247%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          0.963    13.760    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X108Y14        LUT3 (Prop_lut3_I2_O)        0.148    13.908 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.645    14.552    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]_i_1_n_0
    SLICE_X108Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.480ns  (logic 3.349ns (21.634%)  route 12.131ns (78.366%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          0.963    13.760    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X108Y14        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]_i_1/O
                         net (fo=1, routed)           0.644    14.527    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]_i_1_n_0
    SLICE_X108Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.467ns  (logic 3.349ns (21.652%)  route 12.118ns (78.348%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.336     8.739    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y41        LUT4 (Prop_lut4_I0_O)        0.124     8.863 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_3/O
                         net (fo=8, routed)           0.720     9.582    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_3_n_0
    SLICE_X102Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.706 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_1/O
                         net (fo=5, routed)           2.096    11.802    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][16]
    SLICE_X109Y15        LUT6 (Prop_lut6_I0_O)        0.124    11.926 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_9/O
                         net (fo=2, routed)           0.815    12.741    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_9_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I3_O)        0.124    12.865 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3/O
                         net (fo=8, routed)           0.654    13.519    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3_n_0
    SLICE_X108Y12        LUT4 (Prop_lut4_I1_O)        0.124    13.643 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]_i_1/O
                         net (fo=1, routed)           0.871    14.514    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]_i_1_n_0
    SLICE_X106Y8         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.467ns  (logic 3.349ns (21.652%)  route 12.118ns (78.348%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          1.074    13.871    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X109Y15        LUT5 (Prop_lut5_I0_O)        0.124    13.995 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]_i_1/O
                         net (fo=1, routed)           0.519    14.514    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]_i_1_n_0
    SLICE_X109Y15        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.447ns  (logic 3.349ns (21.681%)  route 12.098ns (78.319%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.336     8.739    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y41        LUT4 (Prop_lut4_I0_O)        0.124     8.863 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_3/O
                         net (fo=8, routed)           0.720     9.582    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_3_n_0
    SLICE_X102Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.706 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_1/O
                         net (fo=5, routed)           2.096    11.802    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][16]
    SLICE_X109Y15        LUT6 (Prop_lut6_I0_O)        0.124    11.926 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_9/O
                         net (fo=2, routed)           0.815    12.741    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_9_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I3_O)        0.124    12.865 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3/O
                         net (fo=8, routed)           0.908    13.773    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3_n_0
    SLICE_X108Y14        LUT4 (Prop_lut4_I1_O)        0.124    13.897 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.596    14.493    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1_n_0
    SLICE_X108Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.437ns  (logic 3.375ns (21.862%)  route 12.062ns (78.138%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          1.032    13.829    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X108Y13        LUT3 (Prop_lut3_I2_O)        0.150    13.979 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.505    14.484    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1_n_0
    SLICE_X108Y12        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.435ns  (logic 3.349ns (21.698%)  route 12.086ns (78.302%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.336     8.739    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y41        LUT4 (Prop_lut4_I0_O)        0.124     8.863 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_3/O
                         net (fo=8, routed)           0.720     9.582    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_3_n_0
    SLICE_X102Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.706 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[23]_i_1/O
                         net (fo=5, routed)           2.096    11.802    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][16]
    SLICE_X109Y15        LUT6 (Prop_lut6_I0_O)        0.124    11.926 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_9/O
                         net (fo=2, routed)           0.815    12.741    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_9_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I3_O)        0.124    12.865 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3/O
                         net (fo=8, routed)           0.852    13.717    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3_n_0
    SLICE_X109Y15        LUT4 (Prop_lut4_I1_O)        0.124    13.841 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]_i_1/O
                         net (fo=1, routed)           0.641    14.482    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]_i_1_n_0
    SLICE_X110Y13        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.360ns  (logic 3.343ns (21.764%)  route 12.017ns (78.236%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          0.703    13.500    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X109Y14        LUT3 (Prop_lut3_I2_O)        0.118    13.618 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.789    14.407    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]_i_1_n_0
    SLICE_X109Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.344ns  (logic 3.343ns (21.787%)  route 12.001ns (78.213%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.739    -0.953    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X84Y46         FDPE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDPE (Prop_fdpe_C_Q)         0.456    -0.497 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q
                         net (fo=15, routed)          2.257     1.760    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]_1[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I2_O)        0.152     1.912 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_2/O
                         net (fo=6, routed)           0.830     2.741    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg_0
    SLICE_X107Y40        LUT3 (Prop_lut3_I0_O)        0.326     3.067 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/wr_cl_vld_q_i_1/O
                         net (fo=109, routed)         1.468     4.535    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/wr_cl_vld
    SLICE_X102Y28        LUT3 (Prop_lut3_I1_O)        0.153     4.688 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q[31]_i_66/O
                         net (fo=2, routed)           0.823     5.511    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20_3
    SLICE_X105Y28        LUT6 (Prop_lut6_I1_O)        0.331     5.842 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.842    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_40_n_0
    SLICE_X105Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.374    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9_2[0]
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.488 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.488    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_12_n_0
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.716 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/data_rdata_q_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.839     7.555    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[7]_0[0]
    SLICE_X102Y40        LUT5 (Prop_lut5_I0_O)        0.313     7.868 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4/O
                         net (fo=37, routed)          0.411     8.279    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_4_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8/O
                         net (fo=4, routed)           0.454     8.857    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[31]_i_8_n_0
    SLICE_X102Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3/O
                         net (fo=8, routed)           0.672     9.652    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_3_n_0
    SLICE_X100Y43        LUT5 (Prop_lut5_I1_O)        0.124     9.776 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           2.186    11.963    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[1][data_rdata][8]
    SLICE_X109Y15        LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8/O
                         net (fo=2, routed)           0.587    12.673    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_8_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4/O
                         net (fo=16, routed)          0.849    13.646    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_4_n_0
    SLICE_X107Y13        LUT3 (Prop_lut3_I2_O)        0.118    13.764 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.627    14.391    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1_n_0
    SLICE_X106Y10        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.567ns (50.955%)  route 0.546ns (49.045%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.695    -1.450    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X111Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y16        FDCE (Prop_fdce_C_Q)         0.367    -1.083 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=6, routed)           0.268    -0.814    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X110Y16        LUT3 (Prop_lut3_I2_O)        0.100    -0.714 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[7]_i_2/O
                         net (fo=10, routed)          0.278    -0.437    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X110Y14        LUT6 (Prop_lut6_I2_O)        0.100    -0.337 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/result_o_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][3]
    SLICE_X110Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 1.059ns (76.352%)  route 0.328ns (23.648%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.492    -1.653    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X42Y11         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.594 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.328    -0.266    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[2]
    SLICE_X43Y11         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.274ns  (logic 0.567ns (44.496%)  route 0.707ns (55.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.695    -1.450    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X110Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDCE (Prop_fdce_C_Q)         0.367    -1.083 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=6, routed)           0.254    -0.828    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X111Y16        LUT6 (Prop_lut6_I0_O)        0.100    -0.728 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           0.453    -0.275    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X108Y12        LUT4 (Prop_lut4_I2_O)        0.100    -0.175 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]_i_1_n_0
    SLICE_X108Y12        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 1.059ns (70.304%)  route 0.447ns (29.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.491    -1.654    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X46Y11         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.595 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.447    -0.147    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[3]
    SLICE_X44Y11         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.511ns  (logic 1.059ns (70.100%)  route 0.452ns (29.900%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.490    -1.655    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X46Y12         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.596 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.452    -0.144    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[0]
    SLICE_X45Y13         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.386ns (58.241%)  route 0.277ns (41.759%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.558    -0.650    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X46Y13         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.264 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.277     0.013    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[1]
    SLICE_X40Y16         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.492ns  (logic 0.589ns (39.474%)  route 0.903ns (60.526%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.695    -1.450    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X110Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDCE (Prop_fdce_C_Q)         0.367    -1.083 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=6, routed)           0.161    -0.921    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X111Y16        LUT6 (Prop_lut6_I3_O)        0.100    -0.821 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=16, routed)          0.742    -0.079    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3_n_0
    SLICE_X110Y14        LUT3 (Prop_lut3_I1_O)        0.122     0.043 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.043    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]_i_1_n_0
    SLICE_X110Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.231ns (31.962%)  route 0.492ns (68.038%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.637    -0.571    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X110Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=6, routed)           0.120    -0.310    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X111Y16        LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           0.173    -0.091    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X108Y15        LUT4 (Prop_lut4_I2_O)        0.045    -0.046 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_1/O
                         net (fo=1, routed)           0.199     0.152    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_1_n_0
    SLICE_X108Y9         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.231ns (31.851%)  route 0.494ns (68.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.637    -0.571    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X110Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=6, routed)           0.085    -0.344    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X111Y16        LUT6 (Prop_lut6_I3_O)        0.045    -0.299 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=16, routed)          0.409     0.110    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3_n_0
    SLICE_X108Y13        LUT5 (Prop_lut5_I1_O)        0.045     0.155 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.155    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]_i_1_n_0
    SLICE_X108Y13        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.231ns (31.308%)  route 0.507ns (68.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.637    -0.571    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X110Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=6, routed)           0.120    -0.310    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X111Y16        LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           0.269     0.005    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X110Y14        LUT4 (Prop_lut4_I2_O)        0.045     0.050 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]_i_1/O
                         net (fo=1, routed)           0.118     0.167    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]_i_1_n_0
    SLICE_X110Y14        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay          2265 Endpoints
Min Delay          2265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/i_frontend/npc_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.336ns  (logic 3.484ns (30.733%)  route 7.852ns (69.267%))
  Logic Levels:           15  (CARRY4=6 LDCE=1 LUT1=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           2.001     2.560    i_ariane/i_cva6/i_frontend/i_instr_realign/bht_prediction[1][taken]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.124     2.684 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_4/O
                         net (fo=77, routed)          0.962     3.646    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_4_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I2_O)        0.124     3.770 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[3]_i_17/O
                         net (fo=1, routed)           0.591     4.361    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[3]_i_17_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.732 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[3]_i_8/O[0]
                         net (fo=1, routed)           0.296     5.028    i_ariane/i_cva6/i_frontend/i_instr_realign/predict_address0[2]
    SLICE_X27Y17         LUT6 (Prop_lut6_I1_O)        0.299     5.327 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_4/O
                         net (fo=1, routed)           0.580     5.907    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_4_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.031 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_2/O
                         net (fo=3, routed)           1.055     7.086    i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][ra][2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.210 f  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[2]_i_1/O
                         net (fo=4, routed)           0.569     7.779    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[2]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.903 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q[4]_i_16/O
                         net (fo=1, routed)           0.000     7.903    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q[4]_i_16_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.453 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.453    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[4]_i_11_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.567 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.567    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[8]_i_11_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.681 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.681    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[12]_i_11_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.795 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.009     8.804    i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[16]_i_11_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.117 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q_reg[20]_i_11/O[3]
                         net (fo=1, routed)           1.119    10.235    i_ariane/i_cva6/i_frontend/i_instr_realign/data5[20]
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.306    10.541 r  i_ariane/i_cva6/i_frontend/i_instr_realign/npc_q[20]_i_5/O
                         net (fo=1, routed)           0.671    11.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[20]_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[20]_i_1/O
                         net (fo=1, routed)           0.000    11.336    i_ariane/i_cva6/i_frontend/npc_q_reg[31]_3[19]
    SLICE_X36Y26         FDCE                                         r  i_ariane/i_cva6/i_frontend/npc_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.480    -1.665    i_ariane/i_cva6/i_frontend/clk_out1
    SLICE_X36Y26         FDCE                                         r  i_ariane/i_cva6/i_frontend/npc_q_reg[20]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMB_D1/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMS32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMS32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMD/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 2.295ns (20.386%)  route 8.963ns (79.614%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.243    11.258    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/ADDRD0
    SLICE_X46Y25         RAMS32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.477    -1.668    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/WCLK
    SLICE_X46Y25         RAMS32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11/RAMD_D1/CLK

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.231ns  (logic 2.295ns (20.434%)  route 8.936ns (79.566%))
  Logic Levels:           15  (LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X43Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.006     1.565    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.689 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_19/O
                         net (fo=2, routed)           1.125     2.813    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[20]_i_13_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.937 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_12/O
                         net (fo=2, routed)           0.602     3.539    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_6__0
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/mem_reg_0_3_30_35_i_8/O
                         net (fo=4, routed)           0.306     3.969    i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/RdDataB_DN_reg[32]_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.124     4.093 r  i_ariane/i_cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[1].i_btb_ram/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.455     4.549    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q_reg[2]
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.673 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_17/O
                         net (fo=3, routed)           0.304     4.977    i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_12
    SLICE_X43Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.101 r  i_ariane/i_cva6/i_frontend/i_instr_queue/mem_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.154     5.255    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X43Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.379 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_12/O
                         net (fo=6, routed)           0.835     6.214    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_4
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/npc_q[1]_i_4/O
                         net (fo=66, routed)          1.026     7.364    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X52Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.488 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_i_3/O
                         net (fo=8, routed)           0.810     8.298    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.422 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.303     8.725    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cl_offset_q[3]_i_2/O
                         net (fo=3, routed)           0.166     9.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_adapter_data_req
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.139 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/mem_reg_0_1_6_11_i_9/O
                         net (fo=2, routed)           0.275     9.413    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/adapter_icache_data_ack
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.537 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_1/O
                         net (fo=85, routed)          0.354     9.891    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/status_cnt_q_reg[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_6_11_i_8/O
                         net (fo=48, routed)          1.216    11.231    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_24_29/ADDRD0
    SLICE_X46Y26         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.479    -1.666    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_24_29/WCLK
    SLICE_X46Y26         RAMD32                                       r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_1_24_29/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.156%)  route 0.099ns (37.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y14        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/G
    SLICE_X109Y14        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/Q
                         net (fo=1, routed)           0.099     0.262    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[15]
    SLICE_X107Y14        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.907    -0.808    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X107Y14        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[79]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.163ns (61.976%)  route 0.100ns (38.024%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y14        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[6]/G
    SLICE_X109Y14        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[6]/Q
                         net (fo=1, routed)           0.100     0.263    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[7]
    SLICE_X107Y14        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.907    -0.808    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X107Y14        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[71]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/G
    SLICE_X109Y15        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/Q
                         net (fo=1, routed)           0.112     0.275    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[2]
    SLICE_X109Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.905    -0.810    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X109Y16        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[66]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y14        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/G
    SLICE_X109Y14        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[30]/Q
                         net (fo=1, routed)           0.112     0.275    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[31]
    SLICE_X108Y15        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.906    -0.809    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X108Y15        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[95]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.181ns (64.412%)  route 0.100ns (35.588%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y5         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/G
    SLICE_X108Y5         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/Q
                         net (fo=1, routed)           0.100     0.281    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[9]
    SLICE_X107Y5         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.912    -0.803    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X107Y5         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[73]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.163ns (57.967%)  route 0.118ns (42.033%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y9         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/G
    SLICE_X110Y9         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/Q
                         net (fo=1, routed)           0.118     0.281    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[20]
    SLICE_X109Y9         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.911    -0.804    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X109Y9         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[84]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.181ns (64.183%)  route 0.101ns (35.817%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y14        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/G
    SLICE_X108Y14        LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/Q
                         net (fo=1, routed)           0.101     0.282    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[11]
    SLICE_X106Y14        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.907    -0.808    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X106Y14        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[75]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.163ns (57.712%)  route 0.119ns (42.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y13        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/G
    SLICE_X110Y13        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/Q
                         net (fo=1, routed)           0.119     0.282    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[10]
    SLICE_X110Y12        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.909    -0.806    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X110Y12        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[74]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.163ns (57.712%)  route 0.119ns (42.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y8         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/G
    SLICE_X106Y8         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/Q
                         net (fo=1, routed)           0.119     0.282    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[14]
    SLICE_X106Y7         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.911    -0.804    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X106Y7         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.163ns (57.712%)  route 0.119ns (42.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y10        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/G
    SLICE_X106Y10        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/Q
                         net (fo=1, routed)           0.119     0.282    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[21]
    SLICE_X106Y9         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       0.911    -0.804    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X106Y9         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[85]/C





