<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd0/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/div00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/div00.vhd(9,8-9,13) (VHDL-1012) analyzing entity div00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/div00.vhd(18,14-18,18) (VHDL-1010) analyzing architecture div0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/div01.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/div01.vhd(9,8-9,13) (VHDL-1012) analyzing entity div01
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/div01.vhd(18,14-18,18) (VHDL-1010) analyzing architecture div0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/osc00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/osc00.vhd(10,8-10,13) (VHDL-1012) analyzing entity osc00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/osc00.vhd(17,14-17,18) (VHDL-1010) analyzing architecture osc0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/packagediv00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/packagediv00.vhd(7,9-7,21) (VHDL-1014) analyzing package packagediv00
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/topdiv00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/topdiv00.vhd(9,8-9,16) (VHDL-1012) analyzing entity topdiv00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/topdiv00.vhd(19,14-19,21) (VHDL-1010) analyzing architecture topdiv0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/init00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/init00.vhd(7,8-7,14) (VHDL-1012) analyzing entity init00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/init00.vhd(20,14-20,19) (VHDL-1010) analyzing architecture init0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/loadData00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/loadData00.vhd(7,8-7,18) (VHDL-1012) analyzing entity loaddata00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/loadData00.vhd(19,14-19,23) (VHDL-1010) analyzing architecture loaddata0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/sust00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/sust00.vhd(7,8-7,14) (VHDL-1012) analyzing entity sust00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/sust00.vhd(22,14-22,19) (VHDL-1010) analyzing architecture sust0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/compadd00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/compadd00.vhd(10,8-10,17) (VHDL-1012) analyzing entity compadd00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/compadd00.vhd(20,14-20,22) (VHDL-1010) analyzing architecture compadd0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift800.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift800.vhd(7,8-7,16) (VHDL-1012) analyzing entity shift800
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift800.vhd(19,14-19,21) (VHDL-1010) analyzing architecture shift80
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift1200.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift1200.vhd(7,8-7,17) (VHDL-1012) analyzing entity shift1200
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift1200.vhd(19,14-19,22) (VHDL-1010) analyzing architecture shift120
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac800.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac800.vhd(7,8-7,13) (VHDL-1012) analyzing entity ac800
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac800.vhd(18,14-18,18) (VHDL-1010) analyzing architecture ac80
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac1200.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac1200.vhd(7,8-7,14) (VHDL-1012) analyzing entity ac1200
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac1200.vhd(18,14-18,19) (VHDL-1010) analyzing architecture ac120
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/checkCode00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/checkCode00.vhd(6,8-6,19) (VHDL-1012) analyzing entity checkcode00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/checkCode00.vhd(14,14-14,24) (VHDL-1010) analyzing architecture checkcode0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/contIter00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/contIter00.vhd(9,8-9,18) (VHDL-1012) analyzing entity contiter00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/contIter00.vhd(20,14-20,23) (VHDL-1010) analyzing architecture contiter0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(6,9-6,21) (VHDL-1014) analyzing package packagebcd00
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(7,8-7,13) (VHDL-1012) analyzing entity bcd00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(34,14-34,18) (VHDL-1010) analyzing architecture bcd0
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(67,7-67,17) (VHDL-1084) formal outled12su is not declared
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(73,10-73,18) (VHDL-1084) formal inac12ca is not declared
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(71,3-76,58) (VHDL-9000) input pin inbuf12ca has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(100,3-100,12) (VHDL-1259) inbuf12ca is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(71,3-76,58) (VHDL-9000) input pin inflagucca has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(101,3-101,13) (VHDL-1259) inflagucca is declared here
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(100,7-100,17) (VHDL-1084) formal inflagac12 is not declared
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(98,3-102,54) (VHDL-9000) input pin inflagac12inst has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(77,4-77,18) (VHDL-1259) inflagac12inst is declared here
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(104,29-104,36) (VHDL-1084) formal clkiter is not declared
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(104,3-108,58) (VHDL-9000) input pin clkit has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(118,4-118,9) (VHDL-1259) clkit is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(104,3-108,58) (VHDL-9000) input pin resetit has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(119,4-119,11) (VHDL-1259) resetit is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(104,3-108,58) (VHDL-9000) input pin inflagit has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(120,4-120,12) (VHDL-1259) inflagit is declared here
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(119,28-119,29) (VHDL-1261) syntax error near )
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(118,3-119,30) (VHDL-9000) input pin inflagpm has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(56,2-56,10) (VHDL-1259) inflagpm is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(118,3-119,30) (VHDL-9000) input pin inpcpm has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(58,2-58,8) (VHDL-1259) inpcpm is declared here
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(121,29-121,30) (VHDL-1261) syntax error near )
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(121,3-121,31) (VHDL-9000) input pin clkr has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(147,4-147,8) (VHDL-1259) clkr is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(121,3-121,31) (VHDL-9000) input pin resetr has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(148,4-148,10) (VHDL-1259) resetr is declared here
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(123,32-123,33) (VHDL-1261) syntax error near )
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(123,9-123,22) (VHDL-1241) codernibbes00 is not declared
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(125,24-125,25) (VHDL-1261) syntax error near )
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(125,3-125,26) (VHDL-9000) input pin selmux has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(154,4-154,10) (VHDL-1259) selmux is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(125,3-125,26) (VHDL-9000) input pin intbcdu has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(155,4-155,11) (VHDL-1259) intbcdu is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(125,3-125,26) (VHDL-9000) input pin intbcdd has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(156,4-156,11) (VHDL-1259) intbcdd is declared here
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(125,3-125,26) (VHDL-9000) input pin intbcdc has no actual or default value
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/packagebcd00.vhd(157,4-157,11) (VHDL-1259) intbcdc is declared here
ERROR - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd(34,1-126,10) (VHDL-1284) unit bcd0 ignored due to previous errors
(VHDL-1482) VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/bcd00.vhd ignored due to errors
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/pc00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/pc00.vhd(8,8-8,12) (VHDL-1012) analyzing entity pc00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/pc00.vhd(16,14-16,17) (VHDL-1010) analyzing architecture pc0
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/progMem00.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/uc00.vhd
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/uc00.vhd(6,8-6,12) (VHDL-1012) analyzing entity uc00
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/uc00.vhd(18,14-18,17) (VHDL-1010) analyzing architecture uc0
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/topdiv00.vhd(9,8-9,16) (VHDL-1067) elaborating topdiv00(topdiv0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/osc00.vhd(10,8-10,13) (VHDL-1067) elaborating osc00_uniq_0(osc0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/osc00.vhd(29,2-37,4) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/osc00.vhd(29,2-37,4) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/div00vhdl/div00.vhd(9,8-9,13) (VHDL-1067) elaborating div00_uniq_0(div0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/div01.vhd(9,8-9,13) (VHDL-1067) elaborating div01_uniq_0(div0)
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/init00.vhd(7,8-7,14) (VHDL-1067) elaborating init00(init0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/loadData00.vhd(7,8-7,18) (VHDL-1067) elaborating loadData00(loadData0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/sust00.vhd(7,8-7,14) (VHDL-1067) elaborating sust00(sust0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/compadd00.vhd(10,8-10,17) (VHDL-1067) elaborating compadd00(compadd0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift800.vhd(7,8-7,16) (VHDL-1067) elaborating shift800(shift80)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/shift1200.vhd(7,8-7,17) (VHDL-1067) elaborating shift1200(shift120)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac800.vhd(7,8-7,13) (VHDL-1067) elaborating ac800(ac80)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/ac1200.vhd(7,8-7,14) (VHDL-1067) elaborating ac1200(ac120)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/checkCode00.vhd(6,8-6,19) (VHDL-1067) elaborating checkCode00(checkCode0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/contIter00.vhd(9,8-9,18) (VHDL-1067) elaborating contIter00(contIter0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/pc00.vhd(8,8-8,12) (VHDL-1067) elaborating pc00(pc0)
INFO - C:/Users/James/Documents/ESCOM_SEMESTRE_6/3CM2_ARQUITECTURA/Project3CM2MachX02/bcd00/uc00.vhd(6,8-6,12) (VHDL-1067) elaborating uc00(uc0)
Done: design load finished with (10) errors, and (0) warnings

</PRE></BODY></HTML>