

================================================================
== Vitis HLS Report for 'pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2'
================================================================
* Date:           Tue Jan 13 03:02:36 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu080_CIV-ffvb2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    32787|    32787|  0.328 ms|  0.328 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1_VITIS_LOOP_119_2  |    32785|    32785|        26|          8|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 8, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.22>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 29 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 30 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten113 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inc_i11 = alloca i32 1"   --->   Operation 32 'alloca' 'inc_i11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 8192, void @empty_107, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 16"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%boxes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %boxes"   --->   Operation 34 'read' 'boxes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.49ns)   --->   "%store_ln0 = store i32 0, i32 %inc_i11"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 36 [1/1] (0.49ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten113"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 37 [1/1] (0.49ns)   --->   "%store_ln118 = store i7 0, i7 %x" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 37 'store' 'store_ln118' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 38 [1/1] (0.49ns)   --->   "%store_ln119 = store i7 0, i7 %y" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 38 'store' 'store_ln119' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten113_load = load i13 %indvar_flatten113" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 40 'load' 'indvar_flatten113_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln118 = icmp_eq  i13 %indvar_flatten113_load, i13 4096" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 41 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.13ns)   --->   "%add_ln118_1 = add i13 %indvar_flatten113_load, i13 1" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 42 'add' 'add_ln118_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.cond.cleanup3.i, void %_Z14detection_headPA64_A64_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEP6BBox3DRi.exit.exitStub" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 43 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 44 'load' 'y_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 45 'load' 'x_load' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.94ns)   --->   "%add_ln118 = add i7 %x_load, i7 1" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 46 'add' 'add_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.94ns)   --->   "%icmp_ln119 = icmp_eq  i7 %y_load, i7 64" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 47 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.40ns)   --->   "%select_ln118 = select i1 %icmp_ln119, i7 0, i7 %y_load" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 48 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.40ns)   --->   "%select_ln118_1 = select i1 %icmp_ln119, i7 %add_ln118, i7 %x_load" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 49 'select' 'select_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i7 %select_ln118_1" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 50 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln121, i6 0" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i6 %trunc_ln121" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 52 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 53 [4/4] (5.37ns)   --->   "%conv_i = sitodp i32 %zext_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 53 'sitodp' 'conv_i' <Predicate = (!icmp_ln118)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i7 %select_ln118" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 54 'zext' 'zext_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.09ns)   --->   "%add_ln121 = add i12 %tmp_s, i12 %zext_ln121" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 55 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i12 %add_ln121" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 56 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_344, i64 0, i64 %zext_ln121_1" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 57 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_345, i64 0, i64 %zext_ln121_1" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 58 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_346, i64 0, i64 %zext_ln121_1" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 59 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_347, i64 0, i64 %zext_ln121_1" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 60 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_348, i64 0, i64 %zext_ln121_1" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 61 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.42ns)   --->   "%score = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 62 'load' 'score' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_1 : Operation 63 [1/1] (0.94ns)   --->   "%add_ln119 = add i7 %select_ln118, i7 1" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 63 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.49ns)   --->   "%store_ln118 = store i13 %add_ln118_1, i13 %indvar_flatten113" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 64 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.49>
ST_1 : Operation 65 [1/1] (0.49ns)   --->   "%store_ln118 = store i7 %select_ln118_1, i7 %x" [pipeline.cpp:118->pipeline.cpp:227]   --->   Operation 65 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.49>
ST_1 : Operation 66 [1/1] (0.49ns)   --->   "%store_ln119 = store i7 %add_ln119, i7 %y" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 66 'store' 'store_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.49>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.body4.i" [pipeline.cpp:119->pipeline.cpp:227]   --->   Operation 67 'br' 'br_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.37>
ST_2 : Operation 68 [3/4] (5.37ns)   --->   "%conv_i = sitodp i32 %zext_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 68 'sitodp' 'conv_i' <Predicate = (!icmp_ln118)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 69 [1/2] ( I:1.42ns O:1.42ns )   --->   "%score = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2189" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 69 'load' 'score' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i15 %score" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.65ns)   --->   "%tmp_10 = ctlz i16 @llvm.ctlz.i16, i16 %zext_ln123, i1 0" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 71 'ctlz' 'tmp_10' <Predicate = (!icmp_ln118)> <Delay = 0.65> <CoreInst = "ctlz">   --->   Core 141 'ctlz' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i16 %tmp_10" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 72 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i16 %tmp_10" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 73 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i15 %score" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 74 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%add_ln123 = add i6 %trunc_ln123, i6 38" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 75 'add' 'add_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i6 %add_ln123" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 76 'zext' 'zext_ln123_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.12ns)   --->   "%shl_ln123 = shl i64 %zext_ln123_1, i64 %zext_ln123_2" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 77 'shl' 'shl_ln123' <Predicate = (!icmp_ln118)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln123, i32 1, i32 63" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 78 'partselect' 'lshr_ln' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i63 %lshr_ln" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 79 'zext' 'zext_ln123_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln123, i32 54" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 80 'bitselect' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%select_ln123 = select i1 %tmp, i11 1023, i11 1022" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 81 'select' 'select_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.01ns)   --->   "%sub_ln123 = sub i4 8, i4 %trunc_ln123_1" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 82 'sub' 'sub_ln123' <Predicate = (!icmp_ln118)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%sext_ln123 = sext i4 %sub_ln123" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 83 'sext' 'sext_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.04ns) (out node of the LUT)   --->   "%add_ln123_1 = add i11 %sext_ln123, i11 %select_ln123" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 84 'add' 'add_ln123_1' <Predicate = (!icmp_ln118)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i11 %add_ln123_1" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 85 'zext' 'zext_ln123_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%LD_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln123_4, i12 %zext_ln123_3, i32 52, i32 63" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 86 'partset' 'LD_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%inc_i11_load = load i32 %inc_i11" [pipeline.cpp:135->pipeline.cpp:227]   --->   Operation 87 'load' 'inc_i11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [2/4] (5.37ns)   --->   "%conv_i = sitodp i32 %zext_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 89 'sitodp' 'conv_i' <Predicate = (!icmp_ln118)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln758 = bitcast i64 %LD_2" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 90 'bitcast' 'bitcast_ln758' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.65ns)   --->   "%tmp_12 = fcmp_ogt  i64 %bitcast_ln758, i64 0.7" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 91 'dcmp' 'tmp_12' <Predicate = (!icmp_ln118)> <Delay = 2.65> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.37>
ST_4 : Operation 92 [1/4] (5.37ns)   --->   "%conv_i = sitodp i32 %zext_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 92 'sitodp' 'conv_i' <Predicate = (!icmp_ln118)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (2.65ns)   --->   "%tmp_12 = fcmp_ogt  i64 %bitcast_ln758, i64 0.7" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 93 'dcmp' 'tmp_12' <Predicate = (!icmp_ln118)> <Delay = 2.65> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.21ns)   --->   "%not_icmp_ln123 = icmp_ne  i15 %score, i15 0" [pipeline.cpp:121->pipeline.cpp:227]   --->   Operation 94 'icmp' 'not_icmp_ln123' <Predicate = (!icmp_ln118)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %inc_i11_load, i32 5, i32 31" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 95 'partselect' 'tmp_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.33ns)   --->   "%icmp_ln123 = icmp_slt  i27 %tmp_25, i27 1" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 96 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln118)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln123)   --->   "%phi_ln123 = and i1 %tmp_12, i1 %not_icmp_ln123" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 97 'and' 'phi_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123 = and i1 %phi_ln123, i1 %icmp_ln123" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 98 'and' 'and_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123, void %if.end.i, void %if.then.i_ifconv" [pipeline.cpp:123->pipeline.cpp:227]   --->   Operation 99 'br' 'br_ln123' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln124_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %inc_i11_load, i4 0" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 100 'bitconcatenate' 'shl_ln124_1' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i36 %shl_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 101 'sext' 'sext_ln124_1' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.56ns)   --->   "%add_ln124_1 = add i64 %sext_ln124_1, i64 %boxes_read" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 102 'add' 'add_ln124_1' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln124_7 = trunc i64 %add_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 103 'trunc' 'trunc_ln124_7' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i4 %trunc_ln124_7" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 104 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.76ns)   --->   "%shl_ln124_2 = shl i16 3, i16 %zext_ln124_4" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 105 'shl' 'shl_ln124_2' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln124_6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln124_1, i32 4, i32 63" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 106 'partselect' 'trunc_ln124_6' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i7 %select_ln118" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 107 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i6 %trunc_ln125" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 108 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.00>
ST_4 : Operation 109 [4/4] (5.37ns)   --->   "%conv13_i = sitodp i32 %zext_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 109 'sitodp' 'conv13_i' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.36ns)   --->   "%add_ln135 = add i32 %inc_i11_load, i32 1" [pipeline.cpp:135->pipeline.cpp:227]   --->   Operation 110 'add' 'add_ln135' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.49ns)   --->   "%store_ln135 = store i32 %add_ln135, i32 %inc_i11" [pipeline.cpp:135->pipeline.cpp:227]   --->   Operation 111 'store' 'store_ln135' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 0.49>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 112 [5/5] (6.18ns)   --->   "%pf = dmul i64 %conv_i, i64 0.25" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 112 'dmul' 'pf' <Predicate = (!icmp_ln118)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [3/4] (5.37ns)   --->   "%conv13_i = sitodp i32 %zext_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 113 'sitodp' 'conv13_i' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 114 [4/5] (6.18ns)   --->   "%pf = dmul i64 %conv_i, i64 0.25" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 114 'dmul' 'pf' <Predicate = (!icmp_ln118)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [2/4] (5.37ns)   --->   "%conv13_i = sitodp i32 %zext_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 115 'sitodp' 'conv13_i' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 116 [3/5] (6.18ns)   --->   "%pf = dmul i64 %conv_i, i64 0.25" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 116 'dmul' 'pf' <Predicate = (!icmp_ln118)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/4] (5.37ns)   --->   "%conv13_i = sitodp i32 %zext_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 117 'sitodp' 'conv13_i' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 5.37> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.37> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 118 [2/5] (6.18ns)   --->   "%pf = dmul i64 %conv_i, i64 0.25" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 118 'dmul' 'pf' <Predicate = (!icmp_ln118)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [5/5] (6.18ns)   --->   "%pf_4 = dmul i64 %conv13_i, i64 0.25" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 119 'dmul' 'pf_4' <Predicate = (!icmp_ln118 & and_ln123)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 120 [1/5] (6.18ns)   --->   "%pf = dmul i64 %conv_i, i64 0.25" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 120 'dmul' 'pf' <Predicate = true> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [4/5] (6.18ns)   --->   "%pf_4 = dmul i64 %conv13_i, i64 0.25" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 121 'dmul' 'pf_4' <Predicate = (and_ln123)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.18>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_118_1_VITIS_LOOP_119_2_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln726_1 = bitcast i64 %pf" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 124 'bitcast' 'bitcast_ln726_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i64 %bitcast_ln726_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 125 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.55ns)   --->   "%icmp_ln124 = icmp_eq  i63 %trunc_ln124, i63 0" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 126 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_108" [pipeline.cpp:120->pipeline.cpp:227]   --->   Operation 127 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln726_1, i32 63" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 128 'bitselect' 'tmp_26' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln726_1, i32 52" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 129 'partselect' 'tmp_15' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i11 %tmp_15" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 130 'zext' 'zext_ln124' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i64 %bitcast_ln726_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 131 'trunc' 'trunc_ln124_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln124_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 132 'bitconcatenate' 'zext_ln124_5_cast' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i53 %zext_ln124_5_cast" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 133 'zext' 'zext_ln124_5' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.46ns)   --->   "%sub_ln124 = sub i54 0, i54 %zext_ln124_5" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 134 'sub' 'sub_ln124' <Predicate = (and_ln123)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.39ns)   --->   "%select_ln124 = select i1 %tmp_26, i54 %sub_ln124, i54 %zext_ln124_5" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 135 'select' 'select_ln124' <Predicate = (and_ln123)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (1.09ns)   --->   "%sub_ln124_1 = sub i12 1075, i12 %zext_ln124" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 136 'sub' 'sub_ln124_1' <Predicate = (and_ln123)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i12 %sub_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 137 'trunc' 'trunc_ln124_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.09ns)   --->   "%icmp_ln124_1 = icmp_sgt  i12 %sub_ln124_1, i12 8" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 138 'icmp' 'icmp_ln124_1' <Predicate = (and_ln123)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (1.04ns)   --->   "%add_ln124 = add i11 %trunc_ln124_2, i11 2040" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 139 'add' 'add_ln124' <Predicate = (and_ln123)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (1.04ns)   --->   "%sub_ln124_2 = sub i11 8, i11 %trunc_ln124_2" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 140 'sub' 'sub_ln124_2' <Predicate = (and_ln123)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.48ns)   --->   "%select_ln124_1 = select i1 %icmp_ln124_1, i11 %add_ln124, i11 %sub_ln124_2" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 141 'select' 'select_ln124_1' <Predicate = (and_ln123)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (1.09ns)   --->   "%icmp_ln124_2 = icmp_eq  i12 %sub_ln124_1, i12 8" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 142 'icmp' 'icmp_ln124_2' <Predicate = (and_ln123)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln124_3 = trunc i54 %select_ln124" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 143 'trunc' 'trunc_ln124_3' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (1.04ns)   --->   "%icmp_ln124_3 = icmp_ult  i11 %select_ln124_1, i11 54" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 144 'icmp' 'icmp_ln124_3' <Predicate = (and_ln123)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%select_ln124_4 = select i1 %tmp_26, i16 65535, i16 0" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 145 'select' 'select_ln124_4' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i11 %select_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 146 'zext' 'zext_ln124_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (1.46ns)   --->   "%ashr_ln124 = ashr i54 %select_ln124, i54 %zext_ln124_2" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 147 'ashr' 'ashr_ln124' <Predicate = (and_ln123)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_2)   --->   "%trunc_ln124_4 = trunc i54 %ashr_ln124" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 148 'trunc' 'trunc_ln124_4' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln124_2 = select i1 %icmp_ln124_3, i16 %trunc_ln124_4, i16 %select_ln124_4" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 149 'select' 'select_ln124_2' <Predicate = (and_ln123)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %select_ln124_1, i32 4, i32 10" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 150 'partselect' 'tmp_27' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.94ns)   --->   "%icmp_ln124_4 = icmp_eq  i7 %tmp_27, i7 0" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 151 'icmp' 'icmp_ln124_4' <Predicate = (and_ln123)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%select_ln124_1cast = zext i11 %select_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 152 'zext' 'select_ln124_1cast' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.15ns)   --->   "%shl_ln124 = shl i16 %trunc_ln124_3, i16 %select_ln124_1cast" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 153 'shl' 'shl_ln124' <Predicate = (and_ln123)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.45ns)   --->   "%select_ln124_3 = select i1 %icmp_ln124_4, i16 %shl_ln124, i16 0" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 154 'select' 'select_ln124_3' <Predicate = (and_ln123)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln124)   --->   "%xor_ln124 = xor i1 %icmp_ln124, i1 1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 155 'xor' 'xor_ln124' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln124 = and i1 %icmp_ln124_2, i1 %xor_ln124" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 156 'and' 'and_ln124' <Predicate = (and_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124 = or i1 %icmp_ln124, i1 %icmp_ln124_2" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 157 'or' 'or_ln124' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%xor_ln124_1 = xor i1 %or_ln124, i1 1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 158 'xor' 'xor_ln124_1' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln124_1 = and i1 %icmp_ln124_1, i1 %xor_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 159 'and' 'and_ln124_1' <Predicate = (and_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln124, i1 %and_ln124, i1 %and_ln124_1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 160 'bitconcatenate' 'sel_tmp' <Predicate = (and_ln123)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.54ns)   --->   "%storemerge4_i1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 %trunc_ln124_3, i3 1, i16 %select_ln124_2, i3 0, i16 %select_ln124_3, i16 0, i3 %sel_tmp" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 161 'sparsemux' 'storemerge4_i1' <Predicate = (and_ln123)> <Delay = 0.54> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [3/5] (6.18ns)   --->   "%pf_4 = dmul i64 %conv13_i, i64 0.25" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 162 'dmul' 'pf_4' <Predicate = (and_ln123)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i16 %storemerge4_i1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 163 'zext' 'zext_ln124_3' <Predicate = (and_ln123)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln124_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln124_7, i3 0" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 164 'bitconcatenate' 'shl_ln124_3' <Predicate = (and_ln123)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i7 %shl_ln124_3" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 165 'zext' 'zext_ln124_7' <Predicate = (and_ln123)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.15ns)   --->   "%shl_ln124_4 = shl i128 %zext_ln124_3, i128 %zext_ln124_7" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 166 'shl' 'shl_ln124_4' <Predicate = (and_ln123)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln124_2 = sext i60 %trunc_ln124_6" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 167 'sext' 'sext_ln124_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln124_2" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 168 'getelementptr' 'gmem_addr' <Predicate = (and_ln123)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i64 1" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 169 'writereq' 'empty' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 170 [2/5] (6.18ns)   --->   "%pf_4 = dmul i64 %conv13_i, i64 0.25" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 170 'dmul' 'pf_4' <Predicate = (and_ln123)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 171 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr, i128 %shl_ln124_4, i16 %shl_ln124_2" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 171 'write' 'write_ln124' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 172 [1/5] (6.18ns)   --->   "%pf_4 = dmul i64 %conv13_i, i64 0.25" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 172 'dmul' 'pf_4' <Predicate = (and_ln123)> <Delay = 6.18> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (1.56ns)   --->   "%add_ln125_1 = add i64 %add_ln124_1, i64 2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 173 'add' 'add_ln125_1' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln125_8 = trunc i64 %add_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 174 'trunc' 'trunc_ln125_8' <Predicate = (and_ln123)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i4 %trunc_ln125_8" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 175 'zext' 'zext_ln125_4' <Predicate = (and_ln123)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.76ns)   --->   "%shl_ln125_1 = shl i16 3, i16 %zext_ln125_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 176 'shl' 'shl_ln125_1' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln125_6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln125_1, i32 4, i32 63" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 177 'partselect' 'trunc_ln125_6' <Predicate = (and_ln123)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (1.56ns)   --->   "%add_ln126 = add i64 %add_ln124_1, i64 4" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 178 'add' 'add_ln126' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 179 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %add_ln126" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 180 'trunc' 'trunc_ln126' <Predicate = (and_ln123)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i4 %trunc_ln126" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 181 'zext' 'zext_ln126_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.76ns)   --->   "%shl_ln126 = shl i16 3, i16 %zext_ln126_1" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 182 'shl' 'shl_ln126' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln126, i32 4, i32 63" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 183 'partselect' 'trunc_ln126_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_12 : Operation 184 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 184 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_12 : Operation 185 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 185 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_12 : Operation 186 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 186 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 187 [5/5] (7.30ns)   --->   "%empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 187 'writeresp' 'empty_235' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln726_3 = bitcast i64 %pf_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 188 'bitcast' 'bitcast_ln726_3' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i64 %bitcast_ln726_3" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 189 'trunc' 'trunc_ln125_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln726_3, i32 63" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 190 'bitselect' 'tmp_28' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln726_3, i32 52" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 191 'partselect' 'tmp_22' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i11 %tmp_22" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 192 'zext' 'zext_ln125' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i64 %bitcast_ln726_3" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 193 'trunc' 'trunc_ln125_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln125_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln125_2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 194 'bitconcatenate' 'zext_ln125_5_cast' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i53 %zext_ln125_5_cast" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 195 'zext' 'zext_ln125_5' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (1.46ns)   --->   "%sub_ln125 = sub i54 0, i54 %zext_ln125_5" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 196 'sub' 'sub_ln125' <Predicate = (and_ln123)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.39ns)   --->   "%select_ln125 = select i1 %tmp_28, i54 %sub_ln125, i54 %zext_ln125_5" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 197 'select' 'select_ln125' <Predicate = (and_ln123)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (1.55ns)   --->   "%icmp_ln125 = icmp_eq  i63 %trunc_ln125_1, i63 0" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 198 'icmp' 'icmp_ln125' <Predicate = (and_ln123)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (1.09ns)   --->   "%sub_ln125_1 = sub i12 1075, i12 %zext_ln125" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 199 'sub' 'sub_ln125_1' <Predicate = (and_ln123)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i12 %sub_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 200 'trunc' 'trunc_ln125_3' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (1.09ns)   --->   "%icmp_ln125_1 = icmp_sgt  i12 %sub_ln125_1, i12 8" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 201 'icmp' 'icmp_ln125_1' <Predicate = (and_ln123)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (1.04ns)   --->   "%add_ln125 = add i11 %trunc_ln125_3, i11 2040" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 202 'add' 'add_ln125' <Predicate = (and_ln123)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (1.04ns)   --->   "%sub_ln125_2 = sub i11 8, i11 %trunc_ln125_3" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 203 'sub' 'sub_ln125_2' <Predicate = (and_ln123)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.48ns)   --->   "%select_ln125_1 = select i1 %icmp_ln125_1, i11 %add_ln125, i11 %sub_ln125_2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 204 'select' 'select_ln125_1' <Predicate = (and_ln123)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (1.09ns)   --->   "%icmp_ln125_2 = icmp_eq  i12 %sub_ln125_1, i12 8" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 205 'icmp' 'icmp_ln125_2' <Predicate = (and_ln123)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i54 %select_ln125" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 206 'trunc' 'trunc_ln125_4' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (1.04ns)   --->   "%icmp_ln125_3 = icmp_ult  i11 %select_ln125_1, i11 54" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 207 'icmp' 'icmp_ln125_3' <Predicate = (and_ln123)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%select_ln125_4 = select i1 %tmp_28, i16 65535, i16 0" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 208 'select' 'select_ln125_4' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i11 %select_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 209 'zext' 'zext_ln125_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (1.46ns)   --->   "%ashr_ln125 = ashr i54 %select_ln125, i54 %zext_ln125_2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 210 'ashr' 'ashr_ln125' <Predicate = (and_ln123)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_2)   --->   "%trunc_ln125_5 = trunc i54 %ashr_ln125" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 211 'trunc' 'trunc_ln125_5' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln125_2 = select i1 %icmp_ln125_3, i16 %trunc_ln125_5, i16 %select_ln125_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 212 'select' 'select_ln125_2' <Predicate = (and_ln123)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %select_ln125_1, i32 4, i32 10" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 213 'partselect' 'tmp_29' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.94ns)   --->   "%icmp_ln125_4 = icmp_eq  i7 %tmp_29, i7 0" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 214 'icmp' 'icmp_ln125_4' <Predicate = (and_ln123)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%select_ln125_1cast = zext i11 %select_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 215 'zext' 'select_ln125_1cast' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (1.15ns)   --->   "%shl_ln125 = shl i16 %trunc_ln125_4, i16 %select_ln125_1cast" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 216 'shl' 'shl_ln125' <Predicate = (and_ln123)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.45ns)   --->   "%select_ln125_3 = select i1 %icmp_ln125_4, i16 %shl_ln125, i16 0" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 217 'select' 'select_ln125_3' <Predicate = (and_ln123)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln125)   --->   "%xor_ln125 = xor i1 %icmp_ln125, i1 1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 218 'xor' 'xor_ln125' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125 = and i1 %icmp_ln125_2, i1 %xor_ln125" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 219 'and' 'and_ln125' <Predicate = (and_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%or_ln125 = or i1 %icmp_ln125, i1 %icmp_ln125_2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 220 'or' 'or_ln125' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%xor_ln125_1 = xor i1 %or_ln125, i1 1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 221 'xor' 'xor_ln125_1' <Predicate = (and_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1 = and i1 %icmp_ln125_1, i1 %xor_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 222 'and' 'and_ln125_1' <Predicate = (and_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%sel_tmp1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln125, i1 %and_ln125, i1 %and_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 223 'bitconcatenate' 'sel_tmp1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.54ns)   --->   "%storemerge4_i2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 %trunc_ln125_4, i3 1, i16 %select_ln125_2, i3 0, i16 %select_ln125_3, i16 0, i3 %sel_tmp1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 224 'sparsemux' 'storemerge4_i2' <Predicate = (and_ln123)> <Delay = 0.54> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i16 %storemerge4_i2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 225 'zext' 'zext_ln125_3' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln125_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln125_8, i3 0" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 226 'bitconcatenate' 'shl_ln125_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln125_7 = zext i7 %shl_ln125_2" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 227 'zext' 'zext_ln125_7' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (1.15ns)   --->   "%shl_ln125_3 = shl i128 %zext_ln125_3, i128 %zext_ln125_7" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 228 'shl' 'shl_ln125_3' <Predicate = (and_ln123)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i60 %trunc_ln125_6" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 229 'sext' 'sext_ln125_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i128 %gmem, i64 %sext_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 230 'getelementptr' 'gmem_addr_4' <Predicate = (and_ln123)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_236 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_4, i64 1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 231 'writereq' 'empty_236' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 232 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2190" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 232 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_13 : Operation 233 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2191" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 233 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_13 : Operation 234 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2192" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 234 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_13 : Operation 235 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2193" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 235 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197' <Predicate = (and_ln123)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 236 [4/5] (7.30ns)   --->   "%empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 236 'writeresp' 'empty_235' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 237 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_4, i128 %shl_ln125_3, i16 %shl_ln125_1" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 237 'write' 'write_ln125' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2194" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 238 'zext' 'zext_ln126' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln126_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln126, i3 0" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 239 'bitconcatenate' 'shl_ln126_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i7 %shl_ln126_1" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 240 'zext' 'zext_ln126_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (1.12ns)   --->   "%shl_ln126_2 = shl i128 %zext_ln126, i128 %zext_ln126_2" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 241 'shl' 'shl_ln126_2' <Predicate = (and_ln123)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i60 %trunc_ln126_1" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 242 'sext' 'sext_ln126' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i128 %gmem, i64 %sext_ln126" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 243 'getelementptr' 'gmem_addr_5' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_238 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_5, i64 1" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 244 'writereq' 'empty_238' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 245 [1/1] (1.56ns)   --->   "%add_ln128 = add i64 %add_ln124_1, i64 6" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 245 'add' 'add_ln128' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2195" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 246 'zext' 'zext_ln128' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i64 %add_ln128" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 247 'trunc' 'trunc_ln128' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i4 %trunc_ln128" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 248 'zext' 'zext_ln128_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.76ns)   --->   "%shl_ln128 = shl i16 3, i16 %zext_ln128_1" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 249 'shl' 'shl_ln128' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln128_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln128, i3 0" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 250 'bitconcatenate' 'shl_ln128_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i7 %shl_ln128_1" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 251 'zext' 'zext_ln128_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (1.12ns)   --->   "%shl_ln128_2 = shl i128 %zext_ln128, i128 %zext_ln128_2" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 252 'shl' 'shl_ln128_2' <Predicate = (and_ln123)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln128, i32 4, i32 63" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 253 'partselect' 'trunc_ln128_1' <Predicate = (and_ln123)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 254 [3/5] (7.30ns)   --->   "%empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 254 'writeresp' 'empty_235' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 255 [5/5] (7.30ns)   --->   "%empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 255 'writeresp' 'empty_237' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 256 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_5, i128 %shl_ln126_2, i16 %shl_ln126" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 256 'write' 'write_ln126' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i60 %trunc_ln128_1" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 257 'sext' 'sext_ln128' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i128 %gmem, i64 %sext_ln128" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 258 'getelementptr' 'gmem_addr_6' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_240 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_6, i64 1" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 259 'writereq' 'empty_240' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 260 [1/1] (1.56ns)   --->   "%add_ln129 = add i64 %add_ln124_1, i64 8" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 260 'add' 'add_ln129' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2196" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 261 'zext' 'zext_ln129' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i64 %add_ln129" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 262 'trunc' 'trunc_ln129' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i4 %trunc_ln129" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 263 'zext' 'zext_ln129_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.76ns)   --->   "%shl_ln129 = shl i16 3, i16 %zext_ln129_1" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 264 'shl' 'shl_ln129' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln129_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln129, i3 0" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 265 'bitconcatenate' 'shl_ln129_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i7 %shl_ln129_1" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 266 'zext' 'zext_ln129_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (1.12ns)   --->   "%shl_ln129_2 = shl i128 %zext_ln129, i128 %zext_ln129_2" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 267 'shl' 'shl_ln129_2' <Predicate = (and_ln123)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln129, i32 4, i32 63" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 268 'partselect' 'trunc_ln129_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (1.56ns)   --->   "%add_ln130 = add i64 %add_ln124_1, i64 10" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 269 'add' 'add_ln130' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i64 %add_ln130" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 270 'trunc' 'trunc_ln130' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i4 %trunc_ln130" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 271 'zext' 'zext_ln130_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.76ns)   --->   "%shl_ln130 = shl i16 3, i16 %zext_ln130_1" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 272 'shl' 'shl_ln130' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln130, i32 4, i32 63" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 273 'partselect' 'trunc_ln130_1' <Predicate = (and_ln123)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 274 [2/5] (7.30ns)   --->   "%empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 274 'writeresp' 'empty_235' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 275 [4/5] (7.30ns)   --->   "%empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 275 'writeresp' 'empty_237' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 276 [5/5] (7.30ns)   --->   "%empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 276 'writeresp' 'empty_239' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 277 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln128 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_6, i128 %shl_ln128_2, i16 %shl_ln128" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 277 'write' 'write_ln128' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i60 %trunc_ln129_1" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 278 'sext' 'sext_ln129' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i128 %gmem, i64 %sext_ln129" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 279 'getelementptr' 'gmem_addr_7' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_242 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_7, i64 1" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 280 'writereq' 'empty_242' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_2197" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 281 'zext' 'zext_ln130' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln130_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln130, i3 0" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 282 'bitconcatenate' 'shl_ln130_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i7 %shl_ln130_1" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 283 'zext' 'zext_ln130_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (1.12ns)   --->   "%shl_ln130_2 = shl i128 %zext_ln130, i128 %zext_ln130_2" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 284 'shl' 'shl_ln130_2' <Predicate = (and_ln123)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (1.56ns)   --->   "%add_ln132 = add i64 %add_ln124_1, i64 12" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 285 'add' 'add_ln132' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i15 %score" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 286 'zext' 'zext_ln132' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i64 %add_ln132" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 287 'trunc' 'trunc_ln132' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i4 %trunc_ln132" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 288 'zext' 'zext_ln132_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.76ns)   --->   "%shl_ln132 = shl i16 3, i16 %zext_ln132_1" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 289 'shl' 'shl_ln132' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln132_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln132, i3 0" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 290 'bitconcatenate' 'shl_ln132_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i7 %shl_ln132_1" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 291 'zext' 'zext_ln132_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (1.12ns)   --->   "%shl_ln132_2 = shl i128 %zext_ln132, i128 %zext_ln132_2" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 292 'shl' 'shl_ln132_2' <Predicate = (and_ln123)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln132_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln132, i32 4, i32 63" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 293 'partselect' 'trunc_ln132_1' <Predicate = (and_ln123)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 294 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [pipeline.cpp:124->pipeline.cpp:227]   --->   Operation 294 'writeresp' 'empty_235' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 295 [3/5] (7.30ns)   --->   "%empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 295 'writeresp' 'empty_237' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 296 [4/5] (7.30ns)   --->   "%empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 296 'writeresp' 'empty_239' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 297 [5/5] (7.30ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 297 'writeresp' 'empty_241' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 298 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln129 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_7, i128 %shl_ln129_2, i16 %shl_ln129" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 298 'write' 'write_ln129' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i60 %trunc_ln130_1" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 299 'sext' 'sext_ln130' <Predicate = (and_ln123)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i128 %gmem, i64 %sext_ln130" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 300 'getelementptr' 'gmem_addr_8' <Predicate = (and_ln123)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_244 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_8, i64 1" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 301 'writereq' 'empty_244' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 302 [1/1] (1.56ns)   --->   "%add_ln133 = add i64 %add_ln124_1, i64 14" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 302 'add' 'add_ln133' <Predicate = (and_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i64 %add_ln133" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 303 'trunc' 'trunc_ln133' <Predicate = (and_ln123)> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i4 %trunc_ln133" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 304 'zext' 'zext_ln133' <Predicate = (and_ln123)> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.76ns)   --->   "%shl_ln133 = shl i16 1, i16 %zext_ln133" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 305 'shl' 'shl_ln133' <Predicate = (and_ln123)> <Delay = 0.76> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln133, i3 0" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 306 'bitconcatenate' 'shl_ln133_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i7 %shl_ln133_1" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 307 'zext' 'zext_ln133_1' <Predicate = (and_ln123)> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.92ns)   --->   "%shl_ln133_2 = shl i121 1, i121 %zext_ln133_1" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 308 'shl' 'shl_ln133_2' <Predicate = (and_ln123)> <Delay = 0.92> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln133, i32 4, i32 63" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 309 'partselect' 'trunc_ln133_1' <Predicate = (and_ln123)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 310 [2/5] (7.30ns)   --->   "%empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 310 'writeresp' 'empty_237' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 311 [3/5] (7.30ns)   --->   "%empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 311 'writeresp' 'empty_239' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 312 [4/5] (7.30ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 312 'writeresp' 'empty_241' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 313 [5/5] (7.30ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 313 'writeresp' 'empty_243' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 314 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln130 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_8, i128 %shl_ln130_2, i16 %shl_ln130" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 314 'write' 'write_ln130' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i60 %trunc_ln132_1" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 315 'sext' 'sext_ln132' <Predicate = (and_ln123)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i128 %gmem, i64 %sext_ln132" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 316 'getelementptr' 'gmem_addr_9' <Predicate = (and_ln123)> <Delay = 0.00>
ST_18 : Operation 317 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_246 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_9, i64 1" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 317 'writereq' 'empty_246' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inc_i11_out, i32 %inc_i11_load" [pipeline.cpp:135->pipeline.cpp:227]   --->   Operation 350 'write' 'write_ln135' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.49ns)   --->   "%ret_ln0 = ret"   --->   Operation 351 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.49>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 318 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_237 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_4" [pipeline.cpp:125->pipeline.cpp:227]   --->   Operation 318 'writeresp' 'empty_237' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 319 [2/5] (7.30ns)   --->   "%empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 319 'writeresp' 'empty_239' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 320 [3/5] (7.30ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 320 'writeresp' 'empty_241' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 321 [4/5] (7.30ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 321 'writeresp' 'empty_243' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 322 [5/5] (7.30ns)   --->   "%empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 322 'writeresp' 'empty_245' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 323 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_9, i128 %shl_ln132_2, i16 %shl_ln132" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 323 'write' 'write_ln132' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 324 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_5" [pipeline.cpp:126->pipeline.cpp:227]   --->   Operation 324 'writeresp' 'empty_239' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [2/5] (7.30ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 325 'writeresp' 'empty_241' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [3/5] (7.30ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 326 'writeresp' 'empty_243' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 327 [4/5] (7.30ns)   --->   "%empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 327 'writeresp' 'empty_245' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 328 [5/5] (7.30ns)   --->   "%empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 328 'writeresp' 'empty_247' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i60 %trunc_ln133_1" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 329 'sext' 'sext_ln133' <Predicate = (and_ln123)> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i128 %gmem, i64 %sext_ln133" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 330 'getelementptr' 'gmem_addr_10' <Predicate = (and_ln123)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty_248 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_10, i64 1" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 331 'writereq' 'empty_248' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 332 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_6" [pipeline.cpp:128->pipeline.cpp:227]   --->   Operation 332 'writeresp' 'empty_241' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 333 [2/5] (7.30ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 333 'writeresp' 'empty_243' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 334 [3/5] (7.30ns)   --->   "%empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 334 'writeresp' 'empty_245' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 335 [4/5] (7.30ns)   --->   "%empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 335 'writeresp' 'empty_247' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i121 %shl_ln133_2" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 336 'zext' 'zext_ln133_2' <Predicate = (and_ln123)> <Delay = 0.00>
ST_21 : Operation 337 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln133 = write void @_ssdm_op_Write.m_axi.p1i128.i128, i128 %gmem_addr_10, i128 %zext_ln133_2, i16 %shl_ln133" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 337 'write' 'write_ln133' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 338 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_7" [pipeline.cpp:129->pipeline.cpp:227]   --->   Operation 338 'writeresp' 'empty_243' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 339 [2/5] (7.30ns)   --->   "%empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 339 'writeresp' 'empty_245' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 340 [3/5] (7.30ns)   --->   "%empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 340 'writeresp' 'empty_247' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 341 [5/5] (7.30ns)   --->   "%empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 341 'writeresp' 'empty_249' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 342 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_245 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_8" [pipeline.cpp:130->pipeline.cpp:227]   --->   Operation 342 'writeresp' 'empty_245' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 343 [2/5] (7.30ns)   --->   "%empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 343 'writeresp' 'empty_247' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 344 [4/5] (7.30ns)   --->   "%empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 344 'writeresp' 'empty_249' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 345 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_9" [pipeline.cpp:132->pipeline.cpp:227]   --->   Operation 345 'writeresp' 'empty_247' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 346 [3/5] (7.30ns)   --->   "%empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 346 'writeresp' 'empty_249' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 347 [2/5] (7.30ns)   --->   "%empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 347 'writeresp' 'empty_249' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 348 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_249 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_10" [pipeline.cpp:133->pipeline.cpp:227]   --->   Operation 348 'writeresp' 'empty_249' <Predicate = (and_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln136 = br void %if.end.i" [pipeline.cpp:136->pipeline.cpp:227]   --->   Operation 349 'br' 'br_ln136' <Predicate = (and_ln123)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.221ns
The critical path consists of the following:
	'store' operation ('store_ln118', pipeline.cpp:118->pipeline.cpp:227) of constant 0 7 bit on local variable 'x', pipeline.cpp:118->pipeline.cpp:227 [17]  (0.494 ns)
	'load' operation 7 bit ('x_load', pipeline.cpp:118->pipeline.cpp:227) on local variable 'x', pipeline.cpp:118->pipeline.cpp:227 [29]  (0.000 ns)
	'add' operation 7 bit ('add_ln118', pipeline.cpp:118->pipeline.cpp:227) [30]  (0.950 ns)
	'select' operation 7 bit ('select_ln118_1', pipeline.cpp:118->pipeline.cpp:227) [35]  (0.403 ns)
	'sitodp' operation 64 bit ('conv_i', pipeline.cpp:124->pipeline.cpp:227) [39]  (5.375 ns)

 <State 2>: 5.375ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', pipeline.cpp:124->pipeline.cpp:227) [39]  (5.375 ns)

 <State 3>: 5.375ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', pipeline.cpp:124->pipeline.cpp:227) [39]  (5.375 ns)

 <State 4>: 5.375ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', pipeline.cpp:124->pipeline.cpp:227) [39]  (5.375 ns)

 <State 5>: 6.187ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pf', pipeline.cpp:124->pipeline.cpp:227) [40]  (6.187 ns)

 <State 6>: 6.187ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pf', pipeline.cpp:124->pipeline.cpp:227) [40]  (6.187 ns)

 <State 7>: 6.187ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pf', pipeline.cpp:124->pipeline.cpp:227) [40]  (6.187 ns)

 <State 8>: 6.187ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pf', pipeline.cpp:124->pipeline.cpp:227) [40]  (6.187 ns)

 <State 9>: 6.187ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pf', pipeline.cpp:124->pipeline.cpp:227) [40]  (6.187 ns)

 <State 10>: 6.187ns
The critical path consists of the following:
	'dmul' operation 64 bit ('pf', pipeline.cpp:125->pipeline.cpp:227) [133]  (6.187 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem_addr', pipeline.cpp:124->pipeline.cpp:227) [126]  (0.000 ns)
	bus request operation ('empty', pipeline.cpp:124->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:124->pipeline.cpp:227) [127]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln124', pipeline.cpp:124->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:124->pipeline.cpp:227) [128]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem_addr_4', pipeline.cpp:125->pipeline.cpp:227) [181]  (0.000 ns)
	bus request operation ('empty_236', pipeline.cpp:125->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:125->pipeline.cpp:227) [182]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln125', pipeline.cpp:125->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:125->pipeline.cpp:227) [183]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln126', pipeline.cpp:126->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:126->pipeline.cpp:227) [198]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln128', pipeline.cpp:128->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:128->pipeline.cpp:227) [213]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_235', pipeline.cpp:124->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:124->pipeline.cpp:227) [129]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln130', pipeline.cpp:130->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:130->pipeline.cpp:227) [243]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_237', pipeline.cpp:125->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:125->pipeline.cpp:227) [184]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_239', pipeline.cpp:126->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:126->pipeline.cpp:227) [199]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_241', pipeline.cpp:128->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:128->pipeline.cpp:227) [214]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_243', pipeline.cpp:129->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:129->pipeline.cpp:227) [229]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_245', pipeline.cpp:130->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:130->pipeline.cpp:227) [244]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_247', pipeline.cpp:132->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:132->pipeline.cpp:227) [258]  (7.300 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_249', pipeline.cpp:133->pipeline.cpp:227) on port 'gmem' (pipeline.cpp:133->pipeline.cpp:227) [272]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
