|RISC_FPGA
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
CLOCK_50 => CLOCK_50.IN4
LCD_ON << <VCC>
LCD_BLON << <VCC>
LCD_RW << LCD_message:mess_01.LCD_RW
LCD_EN << LCD_message:mess_01.LCD_EN
LCD_RS << LCD_message:mess_01.LCD_RS
LCD_DATA[0] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[1] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[2] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[3] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[4] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[5] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[6] <> LCD_message:mess_01.LCD_DATA
LCD_DATA[7] <> LCD_message:mess_01.LCD_DATA
HEX0[6] << b2d_ssd:C8.port1
HEX0[5] << b2d_ssd:C8.port1
HEX0[4] << b2d_ssd:C8.port1
HEX0[3] << b2d_ssd:C8.port1
HEX0[2] << b2d_ssd:C8.port1
HEX0[1] << b2d_ssd:C8.port1
HEX0[0] << b2d_ssd:C8.port1
HEX1[6] << b2d_ssd:C7.port1
HEX1[5] << b2d_ssd:C7.port1
HEX1[4] << b2d_ssd:C7.port1
HEX1[3] << b2d_ssd:C7.port1
HEX1[2] << b2d_ssd:C7.port1
HEX1[1] << b2d_ssd:C7.port1
HEX1[0] << b2d_ssd:C7.port1
HEX2[6] << b2d_ssd:C6.port1
HEX2[5] << b2d_ssd:C6.port1
HEX2[4] << b2d_ssd:C6.port1
HEX2[3] << b2d_ssd:C6.port1
HEX2[2] << b2d_ssd:C6.port1
HEX2[1] << b2d_ssd:C6.port1
HEX2[0] << b2d_ssd:C6.port1
HEX3[6] << b2d_ssd:C5.port1
HEX3[5] << b2d_ssd:C5.port1
HEX3[4] << b2d_ssd:C5.port1
HEX3[3] << b2d_ssd:C5.port1
HEX3[2] << b2d_ssd:C5.port1
HEX3[1] << b2d_ssd:C5.port1
HEX3[0] << b2d_ssd:C5.port1
HEX4[6] << b2d_ssd:C4.port1
HEX4[5] << b2d_ssd:C4.port1
HEX4[4] << b2d_ssd:C4.port1
HEX4[3] << b2d_ssd:C4.port1
HEX4[2] << b2d_ssd:C4.port1
HEX4[1] << b2d_ssd:C4.port1
HEX4[0] << b2d_ssd:C4.port1
HEX5[6] << b2d_ssd:C3.port1
HEX5[5] << b2d_ssd:C3.port1
HEX5[4] << b2d_ssd:C3.port1
HEX5[3] << b2d_ssd:C3.port1
HEX5[2] << b2d_ssd:C3.port1
HEX5[1] << b2d_ssd:C3.port1
HEX5[0] << b2d_ssd:C3.port1
HEX6[6] << b2d_ssd:C2.port1
HEX6[5] << b2d_ssd:C2.port1
HEX6[4] << b2d_ssd:C2.port1
HEX6[3] << b2d_ssd:C2.port1
HEX6[2] << b2d_ssd:C2.port1
HEX6[1] << b2d_ssd:C2.port1
HEX6[0] << b2d_ssd:C2.port1
HEX7[6] << b2d_ssd:C1.port1
HEX7[5] << b2d_ssd:C1.port1
HEX7[4] << b2d_ssd:C1.port1
HEX7[3] << b2d_ssd:C1.port1
HEX7[2] << b2d_ssd:C1.port1
HEX7[1] << b2d_ssd:C1.port1
HEX7[0] << b2d_ssd:C1.port1
LEDR[0] << hazard_detect:DUT1.port6
LEDR[1] << hazard_detect:DUT1.port7
LEDR[2] << hazard_detect:DUT1.port8
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
LEDR[10] << <GND>
LEDR[11] << <GND>
LEDR[12] << <GND>
LEDR[13] << <GND>
LEDR[14] << RiscV_Datapath:DUT.port11
LEDR[15] << RiscV_Datapath:DUT.port10
LEDR[16] << RiscV_Datapath:DUT.port9
LEDR[17] << RiscV_Datapath:DUT.port8


|RISC_FPGA|generate_clk:DUT0
clk => gen_clk~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
gen_clk <= gen_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|mux2_1_1bit:choose_clk
sel => mux_out.OUTPUTSELECT
in1 => mux_out.DATAA
in2 => mux_out.DATAB
mux_out <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|debounce_better_version:debounce1
pb_1 => pb_1.IN1
clk => clk.IN4
pb_out <= pb_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|debounce_better_version:debounce1|clock_enable:u1
Clk_100M => counter[0].CLK
Clk_100M => counter[1].CLK
Clk_100M => counter[2].CLK
Clk_100M => counter[3].CLK
Clk_100M => counter[4].CLK
Clk_100M => counter[5].CLK
Clk_100M => counter[6].CLK
Clk_100M => counter[7].CLK
Clk_100M => counter[8].CLK
Clk_100M => counter[9].CLK
Clk_100M => counter[10].CLK
Clk_100M => counter[11].CLK
Clk_100M => counter[12].CLK
Clk_100M => counter[13].CLK
Clk_100M => counter[14].CLK
Clk_100M => counter[15].CLK
Clk_100M => counter[16].CLK
Clk_100M => counter[17].CLK
Clk_100M => counter[18].CLK
Clk_100M => counter[19].CLK
Clk_100M => counter[20].CLK
Clk_100M => counter[21].CLK
Clk_100M => counter[22].CLK
Clk_100M => counter[23].CLK
Clk_100M => counter[24].CLK
Clk_100M => counter[25].CLK
Clk_100M => counter[26].CLK
slow_clk_en <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|debounce_better_version:debounce1|my_dff_en:d0
DFF_CLOCK => Q~reg0.CLK
clock_enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|debounce_better_version:debounce1|my_dff_en:d1
DFF_CLOCK => Q~reg0.CLK
clock_enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|debounce_better_version:debounce1|my_dff_en:d2
DFF_CLOCK => Q~reg0.CLK
clock_enable => Q~reg0.ENA
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT
clk => clk.IN7
reset => reset.IN6
ForwardAE[0] <= ForwardAE[0].DB_MAX_OUTPUT_PORT_TYPE
ForwardAE[1] <= ForwardAE[1].DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[0] <= ForwardBE[0].DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[1] <= ForwardBE[1].DB_MAX_OUTPUT_PORT_TYPE
StallF <= StallF.DB_MAX_OUTPUT_PORT_TYPE
StallD <= StallD.DB_MAX_OUTPUT_PORT_TYPE
FlushE <= FlushE.DB_MAX_OUTPUT_PORT_TYPE
FlushD <= FlushD.DB_MAX_OUTPUT_PORT_TYPE
BranchE <= D_to_E_register:comp9.port32
JumpE <= D_to_E_register:comp9.port31
JumpRE <= JumpRE.DB_MAX_OUTPUT_PORT_TYPE
PCSrcE <= PCSrcE.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[0] <= PC_nowE[0].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[1] <= PC_nowE[1].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[2] <= PC_nowE[2].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[3] <= PC_nowE[3].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[4] <= PC_nowE[4].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[5] <= PC_nowE[5].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[6] <= PC_nowE[6].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[7] <= PC_nowE[7].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[8] <= PC_nowE[8].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[9] <= PC_nowE[9].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[10] <= PC_nowE[10].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[11] <= PC_nowE[11].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[12] <= PC_nowE[12].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[13] <= PC_nowE[13].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[14] <= PC_nowE[14].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[15] <= PC_nowE[15].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[16] <= PC_nowE[16].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[17] <= PC_nowE[17].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[18] <= PC_nowE[18].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[19] <= PC_nowE[19].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[20] <= PC_nowE[20].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[21] <= PC_nowE[21].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[22] <= PC_nowE[22].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[23] <= PC_nowE[23].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[24] <= PC_nowE[24].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[25] <= PC_nowE[25].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[26] <= PC_nowE[26].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[27] <= PC_nowE[27].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[28] <= PC_nowE[28].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[29] <= PC_nowE[29].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[30] <= PC_nowE[30].DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[31] <= PC_nowE[31].DB_MAX_OUTPUT_PORT_TYPE
Rs1E[0] <= Rs1E[0].DB_MAX_OUTPUT_PORT_TYPE
Rs1E[1] <= Rs1E[1].DB_MAX_OUTPUT_PORT_TYPE
Rs1E[2] <= Rs1E[2].DB_MAX_OUTPUT_PORT_TYPE
Rs1E[3] <= Rs1E[3].DB_MAX_OUTPUT_PORT_TYPE
Rs1E[4] <= Rs1E[4].DB_MAX_OUTPUT_PORT_TYPE
Rs2E[0] <= Rs2E[0].DB_MAX_OUTPUT_PORT_TYPE
Rs2E[1] <= Rs2E[1].DB_MAX_OUTPUT_PORT_TYPE
Rs2E[2] <= Rs2E[2].DB_MAX_OUTPUT_PORT_TYPE
Rs2E[3] <= Rs2E[3].DB_MAX_OUTPUT_PORT_TYPE
Rs2E[4] <= Rs2E[4].DB_MAX_OUTPUT_PORT_TYPE
RdE[0] <= RdE[0].DB_MAX_OUTPUT_PORT_TYPE
RdE[1] <= RdE[1].DB_MAX_OUTPUT_PORT_TYPE
RdE[2] <= RdE[2].DB_MAX_OUTPUT_PORT_TYPE
RdE[3] <= RdE[3].DB_MAX_OUTPUT_PORT_TYPE
RdE[4] <= RdE[4].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[0] <= PCTargetE[0].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[1] <= PCTargetE[1].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[2] <= PCTargetE[2].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[3] <= PCTargetE[3].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[4] <= PCTargetE[4].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[5] <= PCTargetE[5].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[6] <= PCTargetE[6].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[7] <= PCTargetE[7].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[8] <= PCTargetE[8].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[9] <= PCTargetE[9].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[10] <= PCTargetE[10].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[11] <= PCTargetE[11].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[12] <= PCTargetE[12].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[13] <= PCTargetE[13].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[14] <= PCTargetE[14].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[15] <= PCTargetE[15].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[16] <= PCTargetE[16].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[17] <= PCTargetE[17].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[18] <= PCTargetE[18].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[19] <= PCTargetE[19].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[20] <= PCTargetE[20].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[21] <= PCTargetE[21].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[22] <= PCTargetE[22].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[23] <= PCTargetE[23].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[24] <= PCTargetE[24].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[25] <= PCTargetE[25].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[26] <= PCTargetE[26].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[27] <= PCTargetE[27].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[28] <= PCTargetE[28].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[29] <= PCTargetE[29].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[30] <= PCTargetE[30].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[31] <= PCTargetE[31].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[0] <= ReadDataM[0].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[1] <= ReadDataM[1].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[2] <= ReadDataM[2].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[3] <= ReadDataM[3].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[4] <= ReadDataM[4].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[5] <= ReadDataM[5].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[6] <= ReadDataM[6].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[7] <= ReadDataM[7].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[8] <= ReadDataM[8].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[9] <= ReadDataM[9].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[10] <= ReadDataM[10].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[11] <= ReadDataM[11].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[12] <= ReadDataM[12].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[13] <= ReadDataM[13].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[14] <= ReadDataM[14].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[15] <= ReadDataM[15].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[16] <= ReadDataM[16].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[17] <= ReadDataM[17].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[18] <= ReadDataM[18].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[19] <= ReadDataM[19].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[20] <= ReadDataM[20].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[21] <= ReadDataM[21].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[22] <= ReadDataM[22].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[23] <= ReadDataM[23].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[24] <= ReadDataM[24].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[25] <= ReadDataM[25].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[26] <= ReadDataM[26].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[27] <= ReadDataM[27].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[28] <= ReadDataM[28].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[29] <= ReadDataM[29].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[30] <= ReadDataM[30].DB_MAX_OUTPUT_PORT_TYPE
ReadDataM[31] <= ReadDataM[31].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[0] <= WriteDataE[0].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[1] <= WriteDataE[1].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[2] <= WriteDataE[2].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[3] <= WriteDataE[3].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[4] <= WriteDataE[4].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[5] <= WriteDataE[5].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[6] <= WriteDataE[6].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[7] <= WriteDataE[7].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[8] <= WriteDataE[8].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[9] <= WriteDataE[9].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[10] <= WriteDataE[10].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[11] <= WriteDataE[11].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[12] <= WriteDataE[12].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[13] <= WriteDataE[13].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[14] <= WriteDataE[14].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[15] <= WriteDataE[15].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[16] <= WriteDataE[16].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[17] <= WriteDataE[17].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[18] <= WriteDataE[18].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[19] <= WriteDataE[19].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[20] <= WriteDataE[20].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[21] <= WriteDataE[21].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[22] <= WriteDataE[22].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[23] <= WriteDataE[23].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[24] <= WriteDataE[24].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[25] <= WriteDataE[25].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[26] <= WriteDataE[26].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[27] <= WriteDataE[27].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[28] <= WriteDataE[28].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[29] <= WriteDataE[29].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[30] <= WriteDataE[30].DB_MAX_OUTPUT_PORT_TYPE
WriteDataE[31] <= WriteDataE[31].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[0] <= ALU_outE[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[1] <= ALU_outE[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[2] <= ALU_outE[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[3] <= ALU_outE[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[4] <= ALU_outE[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[5] <= ALU_outE[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[6] <= ALU_outE[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[7] <= ALU_outE[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[8] <= ALU_outE[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[9] <= ALU_outE[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[10] <= ALU_outE[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[11] <= ALU_outE[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[12] <= ALU_outE[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[13] <= ALU_outE[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[14] <= ALU_outE[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[15] <= ALU_outE[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[16] <= ALU_outE[16].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[17] <= ALU_outE[17].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[18] <= ALU_outE[18].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[19] <= ALU_outE[19].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[20] <= ALU_outE[20].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[21] <= ALU_outE[21].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[22] <= ALU_outE[22].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[23] <= ALU_outE[23].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[24] <= ALU_outE[24].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[25] <= ALU_outE[25].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[26] <= ALU_outE[26].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[27] <= ALU_outE[27].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[28] <= ALU_outE[28].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[29] <= ALU_outE[29].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[30] <= ALU_outE[30].DB_MAX_OUTPUT_PORT_TYPE
ALU_outE[31] <= ALU_outE[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1
clk => clk.IN1
reset => reset.IN1
StallF => StallF.IN1
PCTargetE[0] => PCTargetE[0].IN1
PCTargetE[1] => PCTargetE[1].IN1
PCTargetE[2] => PCTargetE[2].IN1
PCTargetE[3] => PCTargetE[3].IN1
PCTargetE[4] => PCTargetE[4].IN1
PCTargetE[5] => PCTargetE[5].IN1
PCTargetE[6] => PCTargetE[6].IN1
PCTargetE[7] => PCTargetE[7].IN1
PCTargetE[8] => PCTargetE[8].IN1
PCTargetE[9] => PCTargetE[9].IN1
PCTargetE[10] => PCTargetE[10].IN1
PCTargetE[11] => PCTargetE[11].IN1
PCTargetE[12] => PCTargetE[12].IN1
PCTargetE[13] => PCTargetE[13].IN1
PCTargetE[14] => PCTargetE[14].IN1
PCTargetE[15] => PCTargetE[15].IN1
PCTargetE[16] => PCTargetE[16].IN1
PCTargetE[17] => PCTargetE[17].IN1
PCTargetE[18] => PCTargetE[18].IN1
PCTargetE[19] => PCTargetE[19].IN1
PCTargetE[20] => PCTargetE[20].IN1
PCTargetE[21] => PCTargetE[21].IN1
PCTargetE[22] => PCTargetE[22].IN1
PCTargetE[23] => PCTargetE[23].IN1
PCTargetE[24] => PCTargetE[24].IN1
PCTargetE[25] => PCTargetE[25].IN1
PCTargetE[26] => PCTargetE[26].IN1
PCTargetE[27] => PCTargetE[27].IN1
PCTargetE[28] => PCTargetE[28].IN1
PCTargetE[29] => PCTargetE[29].IN1
PCTargetE[30] => PCTargetE[30].IN1
PCTargetE[31] => PCTargetE[31].IN1
PCSrcE => PCSrcE.IN1
PC_next[0] <= PC_next[0].DB_MAX_OUTPUT_PORT_TYPE
PC_next[1] <= PC_next[1].DB_MAX_OUTPUT_PORT_TYPE
PC_next[2] <= PC_next[2].DB_MAX_OUTPUT_PORT_TYPE
PC_next[3] <= PC_next[3].DB_MAX_OUTPUT_PORT_TYPE
PC_next[4] <= PC_next[4].DB_MAX_OUTPUT_PORT_TYPE
PC_next[5] <= PC_next[5].DB_MAX_OUTPUT_PORT_TYPE
PC_next[6] <= PC_next[6].DB_MAX_OUTPUT_PORT_TYPE
PC_next[7] <= PC_next[7].DB_MAX_OUTPUT_PORT_TYPE
PC_next[8] <= PC_next[8].DB_MAX_OUTPUT_PORT_TYPE
PC_next[9] <= PC_next[9].DB_MAX_OUTPUT_PORT_TYPE
PC_next[10] <= PC_next[10].DB_MAX_OUTPUT_PORT_TYPE
PC_next[11] <= PC_next[11].DB_MAX_OUTPUT_PORT_TYPE
PC_next[12] <= PC_next[12].DB_MAX_OUTPUT_PORT_TYPE
PC_next[13] <= PC_next[13].DB_MAX_OUTPUT_PORT_TYPE
PC_next[14] <= PC_next[14].DB_MAX_OUTPUT_PORT_TYPE
PC_next[15] <= PC_next[15].DB_MAX_OUTPUT_PORT_TYPE
PC_next[16] <= PC_next[16].DB_MAX_OUTPUT_PORT_TYPE
PC_next[17] <= PC_next[17].DB_MAX_OUTPUT_PORT_TYPE
PC_next[18] <= PC_next[18].DB_MAX_OUTPUT_PORT_TYPE
PC_next[19] <= PC_next[19].DB_MAX_OUTPUT_PORT_TYPE
PC_next[20] <= PC_next[20].DB_MAX_OUTPUT_PORT_TYPE
PC_next[21] <= PC_next[21].DB_MAX_OUTPUT_PORT_TYPE
PC_next[22] <= PC_next[22].DB_MAX_OUTPUT_PORT_TYPE
PC_next[23] <= PC_next[23].DB_MAX_OUTPUT_PORT_TYPE
PC_next[24] <= PC_next[24].DB_MAX_OUTPUT_PORT_TYPE
PC_next[25] <= PC_next[25].DB_MAX_OUTPUT_PORT_TYPE
PC_next[26] <= PC_next[26].DB_MAX_OUTPUT_PORT_TYPE
PC_next[27] <= PC_next[27].DB_MAX_OUTPUT_PORT_TYPE
PC_next[28] <= PC_next[28].DB_MAX_OUTPUT_PORT_TYPE
PC_next[29] <= PC_next[29].DB_MAX_OUTPUT_PORT_TYPE
PC_next[30] <= PC_next[30].DB_MAX_OUTPUT_PORT_TYPE
PC_next[31] <= PC_next[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] <= Instruction_Memory:comp3.port1
Instr[1] <= Instruction_Memory:comp3.port1
Instr[2] <= Instruction_Memory:comp3.port1
Instr[3] <= Instruction_Memory:comp3.port1
Instr[4] <= Instruction_Memory:comp3.port1
Instr[5] <= Instruction_Memory:comp3.port1
Instr[6] <= Instruction_Memory:comp3.port1
Instr[7] <= Instruction_Memory:comp3.port1
Instr[8] <= Instruction_Memory:comp3.port1
Instr[9] <= Instruction_Memory:comp3.port1
Instr[10] <= Instruction_Memory:comp3.port1
Instr[11] <= Instruction_Memory:comp3.port1
Instr[12] <= Instruction_Memory:comp3.port1
Instr[13] <= Instruction_Memory:comp3.port1
Instr[14] <= Instruction_Memory:comp3.port1
Instr[15] <= Instruction_Memory:comp3.port1
Instr[16] <= Instruction_Memory:comp3.port1
Instr[17] <= Instruction_Memory:comp3.port1
Instr[18] <= Instruction_Memory:comp3.port1
Instr[19] <= Instruction_Memory:comp3.port1
Instr[20] <= Instruction_Memory:comp3.port1
Instr[21] <= Instruction_Memory:comp3.port1
Instr[22] <= Instruction_Memory:comp3.port1
Instr[23] <= Instruction_Memory:comp3.port1
Instr[24] <= Instruction_Memory:comp3.port1
Instr[25] <= Instruction_Memory:comp3.port1
Instr[26] <= Instruction_Memory:comp3.port1
Instr[27] <= Instruction_Memory:comp3.port1
Instr[28] <= Instruction_Memory:comp3.port1
Instr[29] <= Instruction_Memory:comp3.port1
Instr[30] <= Instruction_Memory:comp3.port1
Instr[31] <= Instruction_Memory:comp3.port1
PC_now[0] <= PC_now[0].DB_MAX_OUTPUT_PORT_TYPE
PC_now[1] <= PC_now[1].DB_MAX_OUTPUT_PORT_TYPE
PC_now[2] <= PC_now[2].DB_MAX_OUTPUT_PORT_TYPE
PC_now[3] <= PC_now[3].DB_MAX_OUTPUT_PORT_TYPE
PC_now[4] <= PC_now[4].DB_MAX_OUTPUT_PORT_TYPE
PC_now[5] <= PC_now[5].DB_MAX_OUTPUT_PORT_TYPE
PC_now[6] <= PC_now[6].DB_MAX_OUTPUT_PORT_TYPE
PC_now[7] <= PC_now[7].DB_MAX_OUTPUT_PORT_TYPE
PC_now[8] <= PC_now[8].DB_MAX_OUTPUT_PORT_TYPE
PC_now[9] <= PC_now[9].DB_MAX_OUTPUT_PORT_TYPE
PC_now[10] <= PC_now[10].DB_MAX_OUTPUT_PORT_TYPE
PC_now[11] <= PC_now[11].DB_MAX_OUTPUT_PORT_TYPE
PC_now[12] <= PC_now[12].DB_MAX_OUTPUT_PORT_TYPE
PC_now[13] <= PC_now[13].DB_MAX_OUTPUT_PORT_TYPE
PC_now[14] <= PC_now[14].DB_MAX_OUTPUT_PORT_TYPE
PC_now[15] <= PC_now[15].DB_MAX_OUTPUT_PORT_TYPE
PC_now[16] <= PC_now[16].DB_MAX_OUTPUT_PORT_TYPE
PC_now[17] <= PC_now[17].DB_MAX_OUTPUT_PORT_TYPE
PC_now[18] <= PC_now[18].DB_MAX_OUTPUT_PORT_TYPE
PC_now[19] <= PC_now[19].DB_MAX_OUTPUT_PORT_TYPE
PC_now[20] <= PC_now[20].DB_MAX_OUTPUT_PORT_TYPE
PC_now[21] <= PC_now[21].DB_MAX_OUTPUT_PORT_TYPE
PC_now[22] <= PC_now[22].DB_MAX_OUTPUT_PORT_TYPE
PC_now[23] <= PC_now[23].DB_MAX_OUTPUT_PORT_TYPE
PC_now[24] <= PC_now[24].DB_MAX_OUTPUT_PORT_TYPE
PC_now[25] <= PC_now[25].DB_MAX_OUTPUT_PORT_TYPE
PC_now[26] <= PC_now[26].DB_MAX_OUTPUT_PORT_TYPE
PC_now[27] <= PC_now[27].DB_MAX_OUTPUT_PORT_TYPE
PC_now[28] <= PC_now[28].DB_MAX_OUTPUT_PORT_TYPE
PC_now[29] <= PC_now[29].DB_MAX_OUTPUT_PORT_TYPE
PC_now[30] <= PC_now[30].DB_MAX_OUTPUT_PORT_TYPE
PC_now[31] <= PC_now[31].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[0] <= PC_plus4[0].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[1] <= PC_plus4[1].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[2] <= PC_plus4[2].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[3] <= PC_plus4[3].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[4] <= PC_plus4[4].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[5] <= PC_plus4[5].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[6] <= PC_plus4[6].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[7] <= PC_plus4[7].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[8] <= PC_plus4[8].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[9] <= PC_plus4[9].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[10] <= PC_plus4[10].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[11] <= PC_plus4[11].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[12] <= PC_plus4[12].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[13] <= PC_plus4[13].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[14] <= PC_plus4[14].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[15] <= PC_plus4[15].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[16] <= PC_plus4[16].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[17] <= PC_plus4[17].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[18] <= PC_plus4[18].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[19] <= PC_plus4[19].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[20] <= PC_plus4[20].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[21] <= PC_plus4[21].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[22] <= PC_plus4[22].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[23] <= PC_plus4[23].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[24] <= PC_plus4[24].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[25] <= PC_plus4[25].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[26] <= PC_plus4[26].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[27] <= PC_plus4[27].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[28] <= PC_plus4[28].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[29] <= PC_plus4[29].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[30] <= PC_plus4[30].DB_MAX_OUTPUT_PORT_TYPE
PC_plus4[31] <= PC_plus4[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Program_Counter:comp1
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => PC_out[16]~reg0.CLK
clk => PC_out[17]~reg0.CLK
clk => PC_out[18]~reg0.CLK
clk => PC_out[19]~reg0.CLK
clk => PC_out[20]~reg0.CLK
clk => PC_out[21]~reg0.CLK
clk => PC_out[22]~reg0.CLK
clk => PC_out[23]~reg0.CLK
clk => PC_out[24]~reg0.CLK
clk => PC_out[25]~reg0.CLK
clk => PC_out[26]~reg0.CLK
clk => PC_out[27]~reg0.CLK
clk => PC_out[28]~reg0.CLK
clk => PC_out[29]~reg0.CLK
clk => PC_out[30]~reg0.CLK
clk => PC_out[31]~reg0.CLK
reset => PC_out[0]~reg0.ACLR
reset => PC_out[1]~reg0.ACLR
reset => PC_out[2]~reg0.ACLR
reset => PC_out[3]~reg0.ACLR
reset => PC_out[4]~reg0.ACLR
reset => PC_out[5]~reg0.ACLR
reset => PC_out[6]~reg0.ACLR
reset => PC_out[7]~reg0.ACLR
reset => PC_out[8]~reg0.ACLR
reset => PC_out[9]~reg0.ACLR
reset => PC_out[10]~reg0.ACLR
reset => PC_out[11]~reg0.ACLR
reset => PC_out[12]~reg0.ACLR
reset => PC_out[13]~reg0.ACLR
reset => PC_out[14]~reg0.ACLR
reset => PC_out[15]~reg0.ACLR
reset => PC_out[16]~reg0.ACLR
reset => PC_out[17]~reg0.ACLR
reset => PC_out[18]~reg0.ACLR
reset => PC_out[19]~reg0.ACLR
reset => PC_out[20]~reg0.ACLR
reset => PC_out[21]~reg0.ACLR
reset => PC_out[22]~reg0.ACLR
reset => PC_out[23]~reg0.ACLR
reset => PC_out[24]~reg0.ACLR
reset => PC_out[25]~reg0.ACLR
reset => PC_out[26]~reg0.ACLR
reset => PC_out[27]~reg0.ACLR
reset => PC_out[28]~reg0.ACLR
reset => PC_out[29]~reg0.ACLR
reset => PC_out[30]~reg0.ACLR
reset => PC_out[31]~reg0.ACLR
StallF => PC_out[0]~reg0.ENA
StallF => PC_out[31]~reg0.ENA
StallF => PC_out[30]~reg0.ENA
StallF => PC_out[29]~reg0.ENA
StallF => PC_out[28]~reg0.ENA
StallF => PC_out[27]~reg0.ENA
StallF => PC_out[26]~reg0.ENA
StallF => PC_out[25]~reg0.ENA
StallF => PC_out[24]~reg0.ENA
StallF => PC_out[23]~reg0.ENA
StallF => PC_out[22]~reg0.ENA
StallF => PC_out[21]~reg0.ENA
StallF => PC_out[20]~reg0.ENA
StallF => PC_out[19]~reg0.ENA
StallF => PC_out[18]~reg0.ENA
StallF => PC_out[17]~reg0.ENA
StallF => PC_out[16]~reg0.ENA
StallF => PC_out[15]~reg0.ENA
StallF => PC_out[14]~reg0.ENA
StallF => PC_out[13]~reg0.ENA
StallF => PC_out[12]~reg0.ENA
StallF => PC_out[11]~reg0.ENA
StallF => PC_out[10]~reg0.ENA
StallF => PC_out[9]~reg0.ENA
StallF => PC_out[8]~reg0.ENA
StallF => PC_out[7]~reg0.ENA
StallF => PC_out[6]~reg0.ENA
StallF => PC_out[5]~reg0.ENA
StallF => PC_out[4]~reg0.ENA
StallF => PC_out[3]~reg0.ENA
StallF => PC_out[2]~reg0.ENA
StallF => PC_out[1]~reg0.ENA
PC_in[0] => PC_out[0]~reg0.DATAIN
PC_in[1] => PC_out[1]~reg0.DATAIN
PC_in[2] => PC_out[2]~reg0.DATAIN
PC_in[3] => PC_out[3]~reg0.DATAIN
PC_in[4] => PC_out[4]~reg0.DATAIN
PC_in[5] => PC_out[5]~reg0.DATAIN
PC_in[6] => PC_out[6]~reg0.DATAIN
PC_in[7] => PC_out[7]~reg0.DATAIN
PC_in[8] => PC_out[8]~reg0.DATAIN
PC_in[9] => PC_out[9]~reg0.DATAIN
PC_in[10] => PC_out[10]~reg0.DATAIN
PC_in[11] => PC_out[11]~reg0.DATAIN
PC_in[12] => PC_out[12]~reg0.DATAIN
PC_in[13] => PC_out[13]~reg0.DATAIN
PC_in[14] => PC_out[14]~reg0.DATAIN
PC_in[15] => PC_out[15]~reg0.DATAIN
PC_in[16] => PC_out[16]~reg0.DATAIN
PC_in[17] => PC_out[17]~reg0.DATAIN
PC_in[18] => PC_out[18]~reg0.DATAIN
PC_in[19] => PC_out[19]~reg0.DATAIN
PC_in[20] => PC_out[20]~reg0.DATAIN
PC_in[21] => PC_out[21]~reg0.DATAIN
PC_in[22] => PC_out[22]~reg0.DATAIN
PC_in[23] => PC_out[23]~reg0.DATAIN
PC_in[24] => PC_out[24]~reg0.DATAIN
PC_in[25] => PC_out[25]~reg0.DATAIN
PC_in[26] => PC_out[26]~reg0.DATAIN
PC_in[27] => PC_out[27]~reg0.DATAIN
PC_in[28] => PC_out[28]~reg0.DATAIN
PC_in[29] => PC_out[29]~reg0.DATAIN
PC_in[30] => PC_out[30]~reg0.DATAIN
PC_in[31] => PC_out[31]~reg0.DATAIN
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|PC_adder:comp2
PC_now[0] => PC_next[0].DATAIN
PC_now[1] => PC_next[1].DATAIN
PC_now[2] => Add0.IN60
PC_now[3] => Add0.IN59
PC_now[4] => Add0.IN58
PC_now[5] => Add0.IN57
PC_now[6] => Add0.IN56
PC_now[7] => Add0.IN55
PC_now[8] => Add0.IN54
PC_now[9] => Add0.IN53
PC_now[10] => Add0.IN52
PC_now[11] => Add0.IN51
PC_now[12] => Add0.IN50
PC_now[13] => Add0.IN49
PC_now[14] => Add0.IN48
PC_now[15] => Add0.IN47
PC_now[16] => Add0.IN46
PC_now[17] => Add0.IN45
PC_now[18] => Add0.IN44
PC_now[19] => Add0.IN43
PC_now[20] => Add0.IN42
PC_now[21] => Add0.IN41
PC_now[22] => Add0.IN40
PC_now[23] => Add0.IN39
PC_now[24] => Add0.IN38
PC_now[25] => Add0.IN37
PC_now[26] => Add0.IN36
PC_now[27] => Add0.IN35
PC_now[28] => Add0.IN34
PC_now[29] => Add0.IN33
PC_now[30] => Add0.IN32
PC_now[31] => Add0.IN31
PC_next[0] <= PC_now[0].DB_MAX_OUTPUT_PORT_TYPE
PC_next[1] <= PC_now[1].DB_MAX_OUTPUT_PORT_TYPE
PC_next[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3
read_address[0] => Imemory.RADDR
read_address[1] => Imemory.RADDR1
read_address[2] => Imemory.RADDR2
read_address[3] => Imemory.RADDR3
read_address[4] => Imemory.RADDR4
read_address[5] => Imemory.RADDR5
read_address[6] => Imemory.RADDR6
read_address[7] => Imemory.RADDR7
read_address[8] => ~NO_FANOUT~
read_address[9] => ~NO_FANOUT~
read_address[10] => ~NO_FANOUT~
read_address[11] => ~NO_FANOUT~
read_address[12] => ~NO_FANOUT~
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
read_address[19] => ~NO_FANOUT~
read_address[20] => ~NO_FANOUT~
read_address[21] => ~NO_FANOUT~
read_address[22] => ~NO_FANOUT~
read_address[23] => ~NO_FANOUT~
read_address[24] => ~NO_FANOUT~
read_address[25] => ~NO_FANOUT~
read_address[26] => ~NO_FANOUT~
read_address[27] => ~NO_FANOUT~
read_address[28] => ~NO_FANOUT~
read_address[29] => ~NO_FANOUT~
read_address[30] => ~NO_FANOUT~
read_address[31] => ~NO_FANOUT~
instruction[0] <= Imemory.DATAOUT
instruction[1] <= Imemory.DATAOUT1
instruction[2] <= Imemory.DATAOUT2
instruction[3] <= Imemory.DATAOUT3
instruction[4] <= Imemory.DATAOUT4
instruction[5] <= Imemory.DATAOUT5
instruction[6] <= Imemory.DATAOUT6
instruction[7] <= Imemory.DATAOUT7
instruction[8] <= Imemory.DATAOUT8
instruction[9] <= Imemory.DATAOUT9
instruction[10] <= Imemory.DATAOUT10
instruction[11] <= Imemory.DATAOUT11
instruction[12] <= Imemory.DATAOUT12
instruction[13] <= Imemory.DATAOUT13
instruction[14] <= Imemory.DATAOUT14
instruction[15] <= Imemory.DATAOUT15
instruction[16] <= Imemory.DATAOUT16
instruction[17] <= Imemory.DATAOUT17
instruction[18] <= Imemory.DATAOUT18
instruction[19] <= Imemory.DATAOUT19
instruction[20] <= Imemory.DATAOUT20
instruction[21] <= Imemory.DATAOUT21
instruction[22] <= Imemory.DATAOUT22
instruction[23] <= Imemory.DATAOUT23
instruction[24] <= Imemory.DATAOUT24
instruction[25] <= Imemory.DATAOUT25
instruction[26] <= Imemory.DATAOUT26
instruction[27] <= Imemory.DATAOUT27
instruction[28] <= Imemory.DATAOUT28
instruction[29] <= Imemory.DATAOUT29
instruction[30] <= Imemory.DATAOUT30
instruction[31] <= Imemory.DATAOUT31


|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|mux2_1:comp4
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|F_to_D_register:comp2
clk => PC_plus4D[0]~reg0.CLK
clk => PC_plus4D[1]~reg0.CLK
clk => PC_plus4D[2]~reg0.CLK
clk => PC_plus4D[3]~reg0.CLK
clk => PC_plus4D[4]~reg0.CLK
clk => PC_plus4D[5]~reg0.CLK
clk => PC_plus4D[6]~reg0.CLK
clk => PC_plus4D[7]~reg0.CLK
clk => PC_plus4D[8]~reg0.CLK
clk => PC_plus4D[9]~reg0.CLK
clk => PC_plus4D[10]~reg0.CLK
clk => PC_plus4D[11]~reg0.CLK
clk => PC_plus4D[12]~reg0.CLK
clk => PC_plus4D[13]~reg0.CLK
clk => PC_plus4D[14]~reg0.CLK
clk => PC_plus4D[15]~reg0.CLK
clk => PC_plus4D[16]~reg0.CLK
clk => PC_plus4D[17]~reg0.CLK
clk => PC_plus4D[18]~reg0.CLK
clk => PC_plus4D[19]~reg0.CLK
clk => PC_plus4D[20]~reg0.CLK
clk => PC_plus4D[21]~reg0.CLK
clk => PC_plus4D[22]~reg0.CLK
clk => PC_plus4D[23]~reg0.CLK
clk => PC_plus4D[24]~reg0.CLK
clk => PC_plus4D[25]~reg0.CLK
clk => PC_plus4D[26]~reg0.CLK
clk => PC_plus4D[27]~reg0.CLK
clk => PC_plus4D[28]~reg0.CLK
clk => PC_plus4D[29]~reg0.CLK
clk => PC_plus4D[30]~reg0.CLK
clk => PC_plus4D[31]~reg0.CLK
clk => PC_nowD[0]~reg0.CLK
clk => PC_nowD[1]~reg0.CLK
clk => PC_nowD[2]~reg0.CLK
clk => PC_nowD[3]~reg0.CLK
clk => PC_nowD[4]~reg0.CLK
clk => PC_nowD[5]~reg0.CLK
clk => PC_nowD[6]~reg0.CLK
clk => PC_nowD[7]~reg0.CLK
clk => PC_nowD[8]~reg0.CLK
clk => PC_nowD[9]~reg0.CLK
clk => PC_nowD[10]~reg0.CLK
clk => PC_nowD[11]~reg0.CLK
clk => PC_nowD[12]~reg0.CLK
clk => PC_nowD[13]~reg0.CLK
clk => PC_nowD[14]~reg0.CLK
clk => PC_nowD[15]~reg0.CLK
clk => PC_nowD[16]~reg0.CLK
clk => PC_nowD[17]~reg0.CLK
clk => PC_nowD[18]~reg0.CLK
clk => PC_nowD[19]~reg0.CLK
clk => PC_nowD[20]~reg0.CLK
clk => PC_nowD[21]~reg0.CLK
clk => PC_nowD[22]~reg0.CLK
clk => PC_nowD[23]~reg0.CLK
clk => PC_nowD[24]~reg0.CLK
clk => PC_nowD[25]~reg0.CLK
clk => PC_nowD[26]~reg0.CLK
clk => PC_nowD[27]~reg0.CLK
clk => PC_nowD[28]~reg0.CLK
clk => PC_nowD[29]~reg0.CLK
clk => PC_nowD[30]~reg0.CLK
clk => PC_nowD[31]~reg0.CLK
clk => InstrD[0]~reg0.CLK
clk => InstrD[1]~reg0.CLK
clk => InstrD[2]~reg0.CLK
clk => InstrD[3]~reg0.CLK
clk => InstrD[4]~reg0.CLK
clk => InstrD[5]~reg0.CLK
clk => InstrD[6]~reg0.CLK
clk => InstrD[7]~reg0.CLK
clk => InstrD[8]~reg0.CLK
clk => InstrD[9]~reg0.CLK
clk => InstrD[10]~reg0.CLK
clk => InstrD[11]~reg0.CLK
clk => InstrD[12]~reg0.CLK
clk => InstrD[13]~reg0.CLK
clk => InstrD[14]~reg0.CLK
clk => InstrD[15]~reg0.CLK
clk => InstrD[16]~reg0.CLK
clk => InstrD[17]~reg0.CLK
clk => InstrD[18]~reg0.CLK
clk => InstrD[19]~reg0.CLK
clk => InstrD[20]~reg0.CLK
clk => InstrD[21]~reg0.CLK
clk => InstrD[22]~reg0.CLK
clk => InstrD[23]~reg0.CLK
clk => InstrD[24]~reg0.CLK
clk => InstrD[25]~reg0.CLK
clk => InstrD[26]~reg0.CLK
clk => InstrD[27]~reg0.CLK
clk => InstrD[28]~reg0.CLK
clk => InstrD[29]~reg0.CLK
clk => InstrD[30]~reg0.CLK
clk => InstrD[31]~reg0.CLK
reset => PC_plus4D[0]~reg0.ACLR
reset => PC_plus4D[1]~reg0.ACLR
reset => PC_plus4D[2]~reg0.ACLR
reset => PC_plus4D[3]~reg0.ACLR
reset => PC_plus4D[4]~reg0.ACLR
reset => PC_plus4D[5]~reg0.ACLR
reset => PC_plus4D[6]~reg0.ACLR
reset => PC_plus4D[7]~reg0.ACLR
reset => PC_plus4D[8]~reg0.ACLR
reset => PC_plus4D[9]~reg0.ACLR
reset => PC_plus4D[10]~reg0.ACLR
reset => PC_plus4D[11]~reg0.ACLR
reset => PC_plus4D[12]~reg0.ACLR
reset => PC_plus4D[13]~reg0.ACLR
reset => PC_plus4D[14]~reg0.ACLR
reset => PC_plus4D[15]~reg0.ACLR
reset => PC_plus4D[16]~reg0.ACLR
reset => PC_plus4D[17]~reg0.ACLR
reset => PC_plus4D[18]~reg0.ACLR
reset => PC_plus4D[19]~reg0.ACLR
reset => PC_plus4D[20]~reg0.ACLR
reset => PC_plus4D[21]~reg0.ACLR
reset => PC_plus4D[22]~reg0.ACLR
reset => PC_plus4D[23]~reg0.ACLR
reset => PC_plus4D[24]~reg0.ACLR
reset => PC_plus4D[25]~reg0.ACLR
reset => PC_plus4D[26]~reg0.ACLR
reset => PC_plus4D[27]~reg0.ACLR
reset => PC_plus4D[28]~reg0.ACLR
reset => PC_plus4D[29]~reg0.ACLR
reset => PC_plus4D[30]~reg0.ACLR
reset => PC_plus4D[31]~reg0.ACLR
reset => PC_nowD[0]~reg0.ACLR
reset => PC_nowD[1]~reg0.ACLR
reset => PC_nowD[2]~reg0.ACLR
reset => PC_nowD[3]~reg0.ACLR
reset => PC_nowD[4]~reg0.ACLR
reset => PC_nowD[5]~reg0.ACLR
reset => PC_nowD[6]~reg0.ACLR
reset => PC_nowD[7]~reg0.ACLR
reset => PC_nowD[8]~reg0.ACLR
reset => PC_nowD[9]~reg0.ACLR
reset => PC_nowD[10]~reg0.ACLR
reset => PC_nowD[11]~reg0.ACLR
reset => PC_nowD[12]~reg0.ACLR
reset => PC_nowD[13]~reg0.ACLR
reset => PC_nowD[14]~reg0.ACLR
reset => PC_nowD[15]~reg0.ACLR
reset => PC_nowD[16]~reg0.ACLR
reset => PC_nowD[17]~reg0.ACLR
reset => PC_nowD[18]~reg0.ACLR
reset => PC_nowD[19]~reg0.ACLR
reset => PC_nowD[20]~reg0.ACLR
reset => PC_nowD[21]~reg0.ACLR
reset => PC_nowD[22]~reg0.ACLR
reset => PC_nowD[23]~reg0.ACLR
reset => PC_nowD[24]~reg0.ACLR
reset => PC_nowD[25]~reg0.ACLR
reset => PC_nowD[26]~reg0.ACLR
reset => PC_nowD[27]~reg0.ACLR
reset => PC_nowD[28]~reg0.ACLR
reset => PC_nowD[29]~reg0.ACLR
reset => PC_nowD[30]~reg0.ACLR
reset => PC_nowD[31]~reg0.ACLR
reset => InstrD[0]~reg0.ACLR
reset => InstrD[1]~reg0.ACLR
reset => InstrD[2]~reg0.ACLR
reset => InstrD[3]~reg0.ACLR
reset => InstrD[4]~reg0.ACLR
reset => InstrD[5]~reg0.ACLR
reset => InstrD[6]~reg0.ACLR
reset => InstrD[7]~reg0.ACLR
reset => InstrD[8]~reg0.ACLR
reset => InstrD[9]~reg0.ACLR
reset => InstrD[10]~reg0.ACLR
reset => InstrD[11]~reg0.ACLR
reset => InstrD[12]~reg0.ACLR
reset => InstrD[13]~reg0.ACLR
reset => InstrD[14]~reg0.ACLR
reset => InstrD[15]~reg0.ACLR
reset => InstrD[16]~reg0.ACLR
reset => InstrD[17]~reg0.ACLR
reset => InstrD[18]~reg0.ACLR
reset => InstrD[19]~reg0.ACLR
reset => InstrD[20]~reg0.ACLR
reset => InstrD[21]~reg0.ACLR
reset => InstrD[22]~reg0.ACLR
reset => InstrD[23]~reg0.ACLR
reset => InstrD[24]~reg0.ACLR
reset => InstrD[25]~reg0.ACLR
reset => InstrD[26]~reg0.ACLR
reset => InstrD[27]~reg0.ACLR
reset => InstrD[28]~reg0.ACLR
reset => InstrD[29]~reg0.ACLR
reset => InstrD[30]~reg0.ACLR
reset => InstrD[31]~reg0.ACLR
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_nowD.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
FlushD => PC_plus4D.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => InstrD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_nowD.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
StallD => PC_plus4D.OUTPUTSELECT
InstrF[0] => InstrD.DATAA
InstrF[1] => InstrD.DATAA
InstrF[2] => InstrD.DATAA
InstrF[3] => InstrD.DATAA
InstrF[4] => InstrD.DATAA
InstrF[5] => InstrD.DATAA
InstrF[6] => InstrD.DATAA
InstrF[7] => InstrD.DATAA
InstrF[8] => InstrD.DATAA
InstrF[9] => InstrD.DATAA
InstrF[10] => InstrD.DATAA
InstrF[11] => InstrD.DATAA
InstrF[12] => InstrD.DATAA
InstrF[13] => InstrD.DATAA
InstrF[14] => InstrD.DATAA
InstrF[15] => InstrD.DATAA
InstrF[16] => InstrD.DATAA
InstrF[17] => InstrD.DATAA
InstrF[18] => InstrD.DATAA
InstrF[19] => InstrD.DATAA
InstrF[20] => InstrD.DATAA
InstrF[21] => InstrD.DATAA
InstrF[22] => InstrD.DATAA
InstrF[23] => InstrD.DATAA
InstrF[24] => InstrD.DATAA
InstrF[25] => InstrD.DATAA
InstrF[26] => InstrD.DATAA
InstrF[27] => InstrD.DATAA
InstrF[28] => InstrD.DATAA
InstrF[29] => InstrD.DATAA
InstrF[30] => InstrD.DATAA
InstrF[31] => InstrD.DATAA
PC_nowF[0] => PC_nowD.DATAA
PC_nowF[1] => PC_nowD.DATAA
PC_nowF[2] => PC_nowD.DATAA
PC_nowF[3] => PC_nowD.DATAA
PC_nowF[4] => PC_nowD.DATAA
PC_nowF[5] => PC_nowD.DATAA
PC_nowF[6] => PC_nowD.DATAA
PC_nowF[7] => PC_nowD.DATAA
PC_nowF[8] => PC_nowD.DATAA
PC_nowF[9] => PC_nowD.DATAA
PC_nowF[10] => PC_nowD.DATAA
PC_nowF[11] => PC_nowD.DATAA
PC_nowF[12] => PC_nowD.DATAA
PC_nowF[13] => PC_nowD.DATAA
PC_nowF[14] => PC_nowD.DATAA
PC_nowF[15] => PC_nowD.DATAA
PC_nowF[16] => PC_nowD.DATAA
PC_nowF[17] => PC_nowD.DATAA
PC_nowF[18] => PC_nowD.DATAA
PC_nowF[19] => PC_nowD.DATAA
PC_nowF[20] => PC_nowD.DATAA
PC_nowF[21] => PC_nowD.DATAA
PC_nowF[22] => PC_nowD.DATAA
PC_nowF[23] => PC_nowD.DATAA
PC_nowF[24] => PC_nowD.DATAA
PC_nowF[25] => PC_nowD.DATAA
PC_nowF[26] => PC_nowD.DATAA
PC_nowF[27] => PC_nowD.DATAA
PC_nowF[28] => PC_nowD.DATAA
PC_nowF[29] => PC_nowD.DATAA
PC_nowF[30] => PC_nowD.DATAA
PC_nowF[31] => PC_nowD.DATAA
PC_plus4F[0] => PC_plus4D.DATAA
PC_plus4F[1] => PC_plus4D.DATAA
PC_plus4F[2] => PC_plus4D.DATAA
PC_plus4F[3] => PC_plus4D.DATAA
PC_plus4F[4] => PC_plus4D.DATAA
PC_plus4F[5] => PC_plus4D.DATAA
PC_plus4F[6] => PC_plus4D.DATAA
PC_plus4F[7] => PC_plus4D.DATAA
PC_plus4F[8] => PC_plus4D.DATAA
PC_plus4F[9] => PC_plus4D.DATAA
PC_plus4F[10] => PC_plus4D.DATAA
PC_plus4F[11] => PC_plus4D.DATAA
PC_plus4F[12] => PC_plus4D.DATAA
PC_plus4F[13] => PC_plus4D.DATAA
PC_plus4F[14] => PC_plus4D.DATAA
PC_plus4F[15] => PC_plus4D.DATAA
PC_plus4F[16] => PC_plus4D.DATAA
PC_plus4F[17] => PC_plus4D.DATAA
PC_plus4F[18] => PC_plus4D.DATAA
PC_plus4F[19] => PC_plus4D.DATAA
PC_plus4F[20] => PC_plus4D.DATAA
PC_plus4F[21] => PC_plus4D.DATAA
PC_plus4F[22] => PC_plus4D.DATAA
PC_plus4F[23] => PC_plus4D.DATAA
PC_plus4F[24] => PC_plus4D.DATAA
PC_plus4F[25] => PC_plus4D.DATAA
PC_plus4F[26] => PC_plus4D.DATAA
PC_plus4F[27] => PC_plus4D.DATAA
PC_plus4F[28] => PC_plus4D.DATAA
PC_plus4F[29] => PC_plus4D.DATAA
PC_plus4F[30] => PC_plus4D.DATAA
PC_plus4F[31] => PC_plus4D.DATAA
InstrD[0] <= InstrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[0] <= PC_nowD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[1] <= PC_nowD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[2] <= PC_nowD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[3] <= PC_nowD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[4] <= PC_nowD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[5] <= PC_nowD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[6] <= PC_nowD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[7] <= PC_nowD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[8] <= PC_nowD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[9] <= PC_nowD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[10] <= PC_nowD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[11] <= PC_nowD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[12] <= PC_nowD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[13] <= PC_nowD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[14] <= PC_nowD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[15] <= PC_nowD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[16] <= PC_nowD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[17] <= PC_nowD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[18] <= PC_nowD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[19] <= PC_nowD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[20] <= PC_nowD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[21] <= PC_nowD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[22] <= PC_nowD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[23] <= PC_nowD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[24] <= PC_nowD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[25] <= PC_nowD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[26] <= PC_nowD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[27] <= PC_nowD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[28] <= PC_nowD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[29] <= PC_nowD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[30] <= PC_nowD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowD[31] <= PC_nowD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[0] <= PC_plus4D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[1] <= PC_plus4D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[2] <= PC_plus4D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[3] <= PC_plus4D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[4] <= PC_plus4D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[5] <= PC_plus4D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[6] <= PC_plus4D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[7] <= PC_plus4D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[8] <= PC_plus4D[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[9] <= PC_plus4D[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[10] <= PC_plus4D[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[11] <= PC_plus4D[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[12] <= PC_plus4D[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[13] <= PC_plus4D[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[14] <= PC_plus4D[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[15] <= PC_plus4D[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[16] <= PC_plus4D[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[17] <= PC_plus4D[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[18] <= PC_plus4D[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[19] <= PC_plus4D[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[20] <= PC_plus4D[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[21] <= PC_plus4D[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[22] <= PC_plus4D[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[23] <= PC_plus4D[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[24] <= PC_plus4D[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[25] <= PC_plus4D[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[26] <= PC_plus4D[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[27] <= PC_plus4D[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[28] <= PC_plus4D[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[29] <= PC_plus4D[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[30] <= PC_plus4D[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4D[31] <= PC_plus4D[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3
clk => clk.IN1
reset => ~NO_FANOUT~
RegWriteW => RegWriteW.IN1
RdW[0] => RdW[0].IN1
RdW[1] => RdW[1].IN1
RdW[2] => RdW[2].IN1
RdW[3] => RdW[3].IN1
RdW[4] => RdW[4].IN1
result[0] => result[0].IN1
result[1] => result[1].IN1
result[2] => result[2].IN1
result[3] => result[3].IN1
result[4] => result[4].IN1
result[5] => result[5].IN1
result[6] => result[6].IN1
result[7] => result[7].IN1
result[8] => result[8].IN1
result[9] => result[9].IN1
result[10] => result[10].IN1
result[11] => result[11].IN1
result[12] => result[12].IN1
result[13] => result[13].IN1
result[14] => result[14].IN1
result[15] => result[15].IN1
result[16] => result[16].IN1
result[17] => result[17].IN1
result[18] => result[18].IN1
result[19] => result[19].IN1
result[20] => result[20].IN1
result[21] => result[21].IN1
result[22] => result[22].IN1
result[23] => result[23].IN1
result[24] => result[24].IN1
result[25] => result[25].IN1
result[26] => result[26].IN1
result[27] => result[27].IN1
result[28] => result[28].IN1
result[29] => result[29].IN1
result[30] => result[30].IN1
result[31] => result[31].IN1
InstrD[0] => InstrD[0].IN1
InstrD[1] => InstrD[1].IN1
InstrD[2] => InstrD[2].IN1
InstrD[3] => InstrD[3].IN1
InstrD[4] => InstrD[4].IN1
InstrD[5] => InstrD[5].IN1
InstrD[6] => InstrD[6].IN1
InstrD[7] => InstrD[7].IN1
InstrD[8] => InstrD[8].IN1
InstrD[9] => InstrD[9].IN1
InstrD[10] => InstrD[10].IN1
InstrD[11] => InstrD[11].IN1
InstrD[12] => InstrD[12].IN2
InstrD[13] => InstrD[13].IN2
InstrD[14] => InstrD[14].IN2
InstrD[15] => InstrD[15].IN2
InstrD[16] => InstrD[16].IN2
InstrD[17] => InstrD[17].IN2
InstrD[18] => InstrD[18].IN2
InstrD[19] => InstrD[19].IN2
InstrD[20] => InstrD[20].IN2
InstrD[21] => InstrD[21].IN2
InstrD[22] => InstrD[22].IN2
InstrD[23] => InstrD[23].IN2
InstrD[24] => InstrD[24].IN2
InstrD[25] => InstrD[25].IN2
InstrD[26] => InstrD[26].IN2
InstrD[27] => InstrD[27].IN2
InstrD[28] => InstrD[28].IN2
InstrD[29] => InstrD[29].IN2
InstrD[30] => InstrD[30].IN2
InstrD[31] => InstrD[31].IN2
PC_nowD[0] => ~NO_FANOUT~
PC_nowD[1] => ~NO_FANOUT~
PC_nowD[2] => ~NO_FANOUT~
PC_nowD[3] => ~NO_FANOUT~
PC_nowD[4] => ~NO_FANOUT~
PC_nowD[5] => ~NO_FANOUT~
PC_nowD[6] => ~NO_FANOUT~
PC_nowD[7] => ~NO_FANOUT~
PC_nowD[8] => ~NO_FANOUT~
PC_nowD[9] => ~NO_FANOUT~
PC_nowD[10] => ~NO_FANOUT~
PC_nowD[11] => ~NO_FANOUT~
PC_nowD[12] => ~NO_FANOUT~
PC_nowD[13] => ~NO_FANOUT~
PC_nowD[14] => ~NO_FANOUT~
PC_nowD[15] => ~NO_FANOUT~
PC_nowD[16] => ~NO_FANOUT~
PC_nowD[17] => ~NO_FANOUT~
PC_nowD[18] => ~NO_FANOUT~
PC_nowD[19] => ~NO_FANOUT~
PC_nowD[20] => ~NO_FANOUT~
PC_nowD[21] => ~NO_FANOUT~
PC_nowD[22] => ~NO_FANOUT~
PC_nowD[23] => ~NO_FANOUT~
PC_nowD[24] => ~NO_FANOUT~
PC_nowD[25] => ~NO_FANOUT~
PC_nowD[26] => ~NO_FANOUT~
PC_nowD[27] => ~NO_FANOUT~
PC_nowD[28] => ~NO_FANOUT~
PC_nowD[29] => ~NO_FANOUT~
PC_nowD[30] => ~NO_FANOUT~
PC_nowD[31] => ~NO_FANOUT~
PC_plus4D[0] => ~NO_FANOUT~
PC_plus4D[1] => ~NO_FANOUT~
PC_plus4D[2] => ~NO_FANOUT~
PC_plus4D[3] => ~NO_FANOUT~
PC_plus4D[4] => ~NO_FANOUT~
PC_plus4D[5] => ~NO_FANOUT~
PC_plus4D[6] => ~NO_FANOUT~
PC_plus4D[7] => ~NO_FANOUT~
PC_plus4D[8] => ~NO_FANOUT~
PC_plus4D[9] => ~NO_FANOUT~
PC_plus4D[10] => ~NO_FANOUT~
PC_plus4D[11] => ~NO_FANOUT~
PC_plus4D[12] => ~NO_FANOUT~
PC_plus4D[13] => ~NO_FANOUT~
PC_plus4D[14] => ~NO_FANOUT~
PC_plus4D[15] => ~NO_FANOUT~
PC_plus4D[16] => ~NO_FANOUT~
PC_plus4D[17] => ~NO_FANOUT~
PC_plus4D[18] => ~NO_FANOUT~
PC_plus4D[19] => ~NO_FANOUT~
PC_plus4D[20] => ~NO_FANOUT~
PC_plus4D[21] => ~NO_FANOUT~
PC_plus4D[22] => ~NO_FANOUT~
PC_plus4D[23] => ~NO_FANOUT~
PC_plus4D[24] => ~NO_FANOUT~
PC_plus4D[25] => ~NO_FANOUT~
PC_plus4D[26] => ~NO_FANOUT~
PC_plus4D[27] => ~NO_FANOUT~
PC_plus4D[28] => ~NO_FANOUT~
PC_plus4D[29] => ~NO_FANOUT~
PC_plus4D[30] => ~NO_FANOUT~
PC_plus4D[31] => ~NO_FANOUT~
UIPC_add <= Control_Unit:comp6.port3
JumpR <= Control_Unit:comp6.port4
jump <= Control_Unit:comp6.port5
branch <= Control_Unit:comp6.port6
RegWrite <= Control_Unit:comp6.port7
MemWrite <= Control_Unit:comp6.port8
ALUSrc <= Control_Unit:comp6.port9
resultSrc[0] <= Control_Unit:comp6.port10
resultSrc[1] <= Control_Unit:comp6.port10
ALUCtrl[0] <= Control_Unit:comp6.port11
ALUCtrl[1] <= Control_Unit:comp6.port11
ALUCtrl[2] <= Control_Unit:comp6.port11
ALUCtrl[3] <= Control_Unit:comp6.port11
ALUCtrl[4] <= Control_Unit:comp6.port11
Read_data1[0] <= Register_File:comp7.port4
Read_data1[1] <= Register_File:comp7.port4
Read_data1[2] <= Register_File:comp7.port4
Read_data1[3] <= Register_File:comp7.port4
Read_data1[4] <= Register_File:comp7.port4
Read_data1[5] <= Register_File:comp7.port4
Read_data1[6] <= Register_File:comp7.port4
Read_data1[7] <= Register_File:comp7.port4
Read_data1[8] <= Register_File:comp7.port4
Read_data1[9] <= Register_File:comp7.port4
Read_data1[10] <= Register_File:comp7.port4
Read_data1[11] <= Register_File:comp7.port4
Read_data1[12] <= Register_File:comp7.port4
Read_data1[13] <= Register_File:comp7.port4
Read_data1[14] <= Register_File:comp7.port4
Read_data1[15] <= Register_File:comp7.port4
Read_data1[16] <= Register_File:comp7.port4
Read_data1[17] <= Register_File:comp7.port4
Read_data1[18] <= Register_File:comp7.port4
Read_data1[19] <= Register_File:comp7.port4
Read_data1[20] <= Register_File:comp7.port4
Read_data1[21] <= Register_File:comp7.port4
Read_data1[22] <= Register_File:comp7.port4
Read_data1[23] <= Register_File:comp7.port4
Read_data1[24] <= Register_File:comp7.port4
Read_data1[25] <= Register_File:comp7.port4
Read_data1[26] <= Register_File:comp7.port4
Read_data1[27] <= Register_File:comp7.port4
Read_data1[28] <= Register_File:comp7.port4
Read_data1[29] <= Register_File:comp7.port4
Read_data1[30] <= Register_File:comp7.port4
Read_data1[31] <= Register_File:comp7.port4
Read_data2[0] <= Register_File:comp7.port5
Read_data2[1] <= Register_File:comp7.port5
Read_data2[2] <= Register_File:comp7.port5
Read_data2[3] <= Register_File:comp7.port5
Read_data2[4] <= Register_File:comp7.port5
Read_data2[5] <= Register_File:comp7.port5
Read_data2[6] <= Register_File:comp7.port5
Read_data2[7] <= Register_File:comp7.port5
Read_data2[8] <= Register_File:comp7.port5
Read_data2[9] <= Register_File:comp7.port5
Read_data2[10] <= Register_File:comp7.port5
Read_data2[11] <= Register_File:comp7.port5
Read_data2[12] <= Register_File:comp7.port5
Read_data2[13] <= Register_File:comp7.port5
Read_data2[14] <= Register_File:comp7.port5
Read_data2[15] <= Register_File:comp7.port5
Read_data2[16] <= Register_File:comp7.port5
Read_data2[17] <= Register_File:comp7.port5
Read_data2[18] <= Register_File:comp7.port5
Read_data2[19] <= Register_File:comp7.port5
Read_data2[20] <= Register_File:comp7.port5
Read_data2[21] <= Register_File:comp7.port5
Read_data2[22] <= Register_File:comp7.port5
Read_data2[23] <= Register_File:comp7.port5
Read_data2[24] <= Register_File:comp7.port5
Read_data2[25] <= Register_File:comp7.port5
Read_data2[26] <= Register_File:comp7.port5
Read_data2[27] <= Register_File:comp7.port5
Read_data2[28] <= Register_File:comp7.port5
Read_data2[29] <= Register_File:comp7.port5
Read_data2[30] <= Register_File:comp7.port5
Read_data2[31] <= Register_File:comp7.port5
ImmExt[0] <= extend:comp8.port2
ImmExt[1] <= extend:comp8.port2
ImmExt[2] <= extend:comp8.port2
ImmExt[3] <= extend:comp8.port2
ImmExt[4] <= extend:comp8.port2
ImmExt[5] <= extend:comp8.port2
ImmExt[6] <= extend:comp8.port2
ImmExt[7] <= extend:comp8.port2
ImmExt[8] <= extend:comp8.port2
ImmExt[9] <= extend:comp8.port2
ImmExt[10] <= extend:comp8.port2
ImmExt[11] <= extend:comp8.port2
ImmExt[12] <= extend:comp8.port2
ImmExt[13] <= extend:comp8.port2
ImmExt[14] <= extend:comp8.port2
ImmExt[15] <= extend:comp8.port2
ImmExt[16] <= extend:comp8.port2
ImmExt[17] <= extend:comp8.port2
ImmExt[18] <= extend:comp8.port2
ImmExt[19] <= extend:comp8.port2
ImmExt[20] <= extend:comp8.port2
ImmExt[21] <= extend:comp8.port2
ImmExt[22] <= extend:comp8.port2
ImmExt[23] <= extend:comp8.port2
ImmExt[24] <= extend:comp8.port2
ImmExt[25] <= extend:comp8.port2
ImmExt[26] <= extend:comp8.port2
ImmExt[27] <= extend:comp8.port2
ImmExt[28] <= extend:comp8.port2
ImmExt[29] <= extend:comp8.port2
ImmExt[30] <= extend:comp8.port2
ImmExt[31] <= extend:comp8.port2


|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6
opcode[0] => Decoder0.IN6
opcode[1] => Decoder0.IN5
opcode[2] => Decoder0.IN4
opcode[3] => Decoder0.IN3
opcode[4] => Decoder0.IN2
opcode[5] => Decoder0.IN1
opcode[6] => Decoder0.IN0
funct3[0] => Equal0.IN2
funct3[0] => Equal1.IN1
funct3[0] => Equal2.IN2
funct3[0] => Equal3.IN0
funct3[0] => Equal4.IN2
funct3[0] => Equal5.IN1
funct3[0] => Equal6.IN2
funct3[0] => Equal7.IN2
funct3[1] => Equal0.IN0
funct3[1] => Equal1.IN0
funct3[1] => Equal2.IN1
funct3[1] => Equal3.IN2
funct3[1] => Equal4.IN1
funct3[1] => Equal5.IN2
funct3[1] => Equal6.IN1
funct3[1] => Equal7.IN1
funct3[2] => Equal0.IN1
funct3[2] => Equal1.IN2
funct3[2] => Equal2.IN0
funct3[2] => Equal3.IN1
funct3[2] => Equal4.IN0
funct3[2] => Equal5.IN0
funct3[2] => Equal6.IN0
funct3[2] => Equal7.IN0
funct7[0] => ~NO_FANOUT~
funct7[1] => ~NO_FANOUT~
funct7[2] => ~NO_FANOUT~
funct7[3] => ~NO_FANOUT~
funct7[4] => ~NO_FANOUT~
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[5] => always0.IN1
funct7[6] => ~NO_FANOUT~
UIPC_add <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
JumpR <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump.DB_MAX_OUTPUT_PORT_TYPE
branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
resultSrc[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
resultSrc[1] <= jump.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[0] <= ALUCtrl[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[1] <= ALUCtrl[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[2] <= ALUCtrl[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[3] <= ALUCtrl[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[4] <= ALUCtrl[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= ImmSrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= ImmSrc[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[2] <= ImmSrc[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7
clk => Regfile.we_a.CLK
clk => Regfile.waddr_a[4].CLK
clk => Regfile.waddr_a[3].CLK
clk => Regfile.waddr_a[2].CLK
clk => Regfile.waddr_a[1].CLK
clk => Regfile.waddr_a[0].CLK
clk => Regfile.data_a[31].CLK
clk => Regfile.data_a[30].CLK
clk => Regfile.data_a[29].CLK
clk => Regfile.data_a[28].CLK
clk => Regfile.data_a[27].CLK
clk => Regfile.data_a[26].CLK
clk => Regfile.data_a[25].CLK
clk => Regfile.data_a[24].CLK
clk => Regfile.data_a[23].CLK
clk => Regfile.data_a[22].CLK
clk => Regfile.data_a[21].CLK
clk => Regfile.data_a[20].CLK
clk => Regfile.data_a[19].CLK
clk => Regfile.data_a[18].CLK
clk => Regfile.data_a[17].CLK
clk => Regfile.data_a[16].CLK
clk => Regfile.data_a[15].CLK
clk => Regfile.data_a[14].CLK
clk => Regfile.data_a[13].CLK
clk => Regfile.data_a[12].CLK
clk => Regfile.data_a[11].CLK
clk => Regfile.data_a[10].CLK
clk => Regfile.data_a[9].CLK
clk => Regfile.data_a[8].CLK
clk => Regfile.data_a[7].CLK
clk => Regfile.data_a[6].CLK
clk => Regfile.data_a[5].CLK
clk => Regfile.data_a[4].CLK
clk => Regfile.data_a[3].CLK
clk => Regfile.data_a[2].CLK
clk => Regfile.data_a[1].CLK
clk => Regfile.data_a[0].CLK
clk => Regfile.CLK0
read_addr_1[0] => Equal0.IN31
read_addr_1[0] => Regfile.RADDR
read_addr_1[1] => Equal0.IN30
read_addr_1[1] => Regfile.RADDR1
read_addr_1[2] => Equal0.IN29
read_addr_1[2] => Regfile.RADDR2
read_addr_1[3] => Equal0.IN28
read_addr_1[3] => Regfile.RADDR3
read_addr_1[4] => Equal0.IN27
read_addr_1[4] => Regfile.RADDR4
read_addr_2[0] => Equal1.IN31
read_addr_2[0] => Regfile.PORTBRADDR
read_addr_2[1] => Equal1.IN30
read_addr_2[1] => Regfile.PORTBRADDR1
read_addr_2[2] => Equal1.IN29
read_addr_2[2] => Regfile.PORTBRADDR2
read_addr_2[3] => Equal1.IN28
read_addr_2[3] => Regfile.PORTBRADDR3
read_addr_2[4] => Equal1.IN27
read_addr_2[4] => Regfile.PORTBRADDR4
write_addr[0] => Regfile.waddr_a[0].DATAIN
write_addr[0] => Regfile.WADDR
write_addr[1] => Regfile.waddr_a[1].DATAIN
write_addr[1] => Regfile.WADDR1
write_addr[2] => Regfile.waddr_a[2].DATAIN
write_addr[2] => Regfile.WADDR2
write_addr[3] => Regfile.waddr_a[3].DATAIN
write_addr[3] => Regfile.WADDR3
write_addr[4] => Regfile.waddr_a[4].DATAIN
write_addr[4] => Regfile.WADDR4
read_data_1[0] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= read_data_1.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= read_data_2.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => Regfile.data_a[0].DATAIN
write_data[0] => Regfile.DATAIN
write_data[1] => Regfile.data_a[1].DATAIN
write_data[1] => Regfile.DATAIN1
write_data[2] => Regfile.data_a[2].DATAIN
write_data[2] => Regfile.DATAIN2
write_data[3] => Regfile.data_a[3].DATAIN
write_data[3] => Regfile.DATAIN3
write_data[4] => Regfile.data_a[4].DATAIN
write_data[4] => Regfile.DATAIN4
write_data[5] => Regfile.data_a[5].DATAIN
write_data[5] => Regfile.DATAIN5
write_data[6] => Regfile.data_a[6].DATAIN
write_data[6] => Regfile.DATAIN6
write_data[7] => Regfile.data_a[7].DATAIN
write_data[7] => Regfile.DATAIN7
write_data[8] => Regfile.data_a[8].DATAIN
write_data[8] => Regfile.DATAIN8
write_data[9] => Regfile.data_a[9].DATAIN
write_data[9] => Regfile.DATAIN9
write_data[10] => Regfile.data_a[10].DATAIN
write_data[10] => Regfile.DATAIN10
write_data[11] => Regfile.data_a[11].DATAIN
write_data[11] => Regfile.DATAIN11
write_data[12] => Regfile.data_a[12].DATAIN
write_data[12] => Regfile.DATAIN12
write_data[13] => Regfile.data_a[13].DATAIN
write_data[13] => Regfile.DATAIN13
write_data[14] => Regfile.data_a[14].DATAIN
write_data[14] => Regfile.DATAIN14
write_data[15] => Regfile.data_a[15].DATAIN
write_data[15] => Regfile.DATAIN15
write_data[16] => Regfile.data_a[16].DATAIN
write_data[16] => Regfile.DATAIN16
write_data[17] => Regfile.data_a[17].DATAIN
write_data[17] => Regfile.DATAIN17
write_data[18] => Regfile.data_a[18].DATAIN
write_data[18] => Regfile.DATAIN18
write_data[19] => Regfile.data_a[19].DATAIN
write_data[19] => Regfile.DATAIN19
write_data[20] => Regfile.data_a[20].DATAIN
write_data[20] => Regfile.DATAIN20
write_data[21] => Regfile.data_a[21].DATAIN
write_data[21] => Regfile.DATAIN21
write_data[22] => Regfile.data_a[22].DATAIN
write_data[22] => Regfile.DATAIN22
write_data[23] => Regfile.data_a[23].DATAIN
write_data[23] => Regfile.DATAIN23
write_data[24] => Regfile.data_a[24].DATAIN
write_data[24] => Regfile.DATAIN24
write_data[25] => Regfile.data_a[25].DATAIN
write_data[25] => Regfile.DATAIN25
write_data[26] => Regfile.data_a[26].DATAIN
write_data[26] => Regfile.DATAIN26
write_data[27] => Regfile.data_a[27].DATAIN
write_data[27] => Regfile.DATAIN27
write_data[28] => Regfile.data_a[28].DATAIN
write_data[28] => Regfile.DATAIN28
write_data[29] => Regfile.data_a[29].DATAIN
write_data[29] => Regfile.DATAIN29
write_data[30] => Regfile.data_a[30].DATAIN
write_data[30] => Regfile.DATAIN30
write_data[31] => Regfile.data_a[31].DATAIN
write_data[31] => Regfile.DATAIN31
RegWrite => Regfile.we_a.DATAIN
RegWrite => Regfile.WE


|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|extend:comp8
ImmSrc[0] => Decoder0.IN2
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[0] => Mux4.IN5
ImmSrc[0] => Mux5.IN5
ImmSrc[0] => Mux6.IN5
ImmSrc[0] => Mux7.IN5
ImmSrc[0] => Mux8.IN5
ImmSrc[0] => Mux9.IN5
ImmSrc[0] => Mux10.IN5
ImmSrc[0] => Mux11.IN5
ImmSrc[0] => Mux12.IN5
ImmSrc[0] => Mux13.IN5
ImmSrc[0] => Mux14.IN5
ImmSrc[0] => Mux15.IN5
ImmSrc[0] => Mux16.IN5
ImmSrc[0] => Mux17.IN5
ImmSrc[0] => Mux18.IN5
ImmSrc[0] => Mux19.IN6
ImmSrc[0] => Mux20.IN5
ImmSrc[0] => Mux21.IN5
ImmSrc[0] => Mux22.IN5
ImmSrc[0] => Mux23.IN5
ImmSrc[0] => Mux24.IN7
ImmSrc[1] => Decoder0.IN1
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => Mux4.IN4
ImmSrc[1] => Mux5.IN4
ImmSrc[1] => Mux6.IN4
ImmSrc[1] => Mux7.IN4
ImmSrc[1] => Mux8.IN4
ImmSrc[1] => Mux9.IN4
ImmSrc[1] => Mux10.IN4
ImmSrc[1] => Mux11.IN4
ImmSrc[1] => Mux12.IN4
ImmSrc[1] => Mux13.IN4
ImmSrc[1] => Mux14.IN4
ImmSrc[1] => Mux15.IN4
ImmSrc[1] => Mux16.IN4
ImmSrc[1] => Mux17.IN4
ImmSrc[1] => Mux18.IN4
ImmSrc[1] => Mux19.IN5
ImmSrc[1] => Mux20.IN4
ImmSrc[1] => Mux21.IN4
ImmSrc[1] => Mux22.IN4
ImmSrc[1] => Mux23.IN4
ImmSrc[1] => Mux24.IN6
ImmSrc[2] => Decoder0.IN0
ImmSrc[2] => Mux0.IN3
ImmSrc[2] => Mux1.IN3
ImmSrc[2] => Mux2.IN3
ImmSrc[2] => Mux3.IN3
ImmSrc[2] => Mux4.IN3
ImmSrc[2] => Mux5.IN3
ImmSrc[2] => Mux6.IN3
ImmSrc[2] => Mux7.IN3
ImmSrc[2] => Mux8.IN3
ImmSrc[2] => Mux9.IN3
ImmSrc[2] => Mux10.IN3
ImmSrc[2] => Mux11.IN3
ImmSrc[2] => Mux12.IN3
ImmSrc[2] => Mux13.IN3
ImmSrc[2] => Mux14.IN3
ImmSrc[2] => Mux15.IN3
ImmSrc[2] => Mux16.IN3
ImmSrc[2] => Mux17.IN3
ImmSrc[2] => Mux18.IN3
ImmSrc[2] => Mux19.IN4
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => Mux20.IN3
ImmSrc[2] => Mux21.IN3
ImmSrc[2] => Mux22.IN3
ImmSrc[2] => Mux23.IN3
ImmSrc[2] => Mux24.IN5
Imm[0] => Mux19.IN10
Imm[0] => Mux24.IN10
Imm[1] => Mux23.IN9
Imm[1] => Mux23.IN10
Imm[2] => Mux22.IN9
Imm[2] => Mux22.IN10
Imm[3] => Mux21.IN9
Imm[3] => Mux21.IN10
Imm[4] => Mux20.IN9
Imm[4] => Mux20.IN10
Imm[5] => Mux18.IN9
Imm[5] => Mux18.IN10
Imm[6] => Mux17.IN9
Imm[6] => Mux17.IN10
Imm[7] => Mux16.IN9
Imm[7] => Mux16.IN10
Imm[8] => Mux15.IN9
Imm[8] => Mux15.IN10
Imm[9] => Mux14.IN9
Imm[9] => Mux14.IN10
Imm[10] => Mux13.IN9
Imm[10] => Mux13.IN10
Imm[11] => Mux12.IN9
Imm[11] => Mux12.IN10
Imm[12] => Mux11.IN9
Imm[12] => Mux11.IN10
Imm[13] => Mux10.IN10
Imm[13] => Mux19.IN9
Imm[13] => Mux24.IN8
Imm[13] => Mux24.IN9
Imm[14] => Mux9.IN10
Imm[14] => Mux23.IN6
Imm[14] => Mux23.IN7
Imm[14] => Mux23.IN8
Imm[15] => Mux8.IN10
Imm[15] => Mux22.IN6
Imm[15] => Mux22.IN7
Imm[15] => Mux22.IN8
Imm[16] => Mux7.IN10
Imm[16] => Mux21.IN6
Imm[16] => Mux21.IN7
Imm[16] => Mux21.IN8
Imm[17] => Mux6.IN10
Imm[17] => Mux20.IN6
Imm[17] => Mux20.IN7
Imm[17] => Mux20.IN8
Imm[18] => Mux5.IN10
Imm[18] => ImmExt.DATAA
Imm[19] => Mux4.IN10
Imm[19] => ImmExt.DATAA
Imm[20] => Mux3.IN10
Imm[20] => ImmExt.DATAA
Imm[21] => Mux2.IN10
Imm[21] => ImmExt.DATAA
Imm[22] => Mux1.IN10
Imm[22] => ImmExt.DATAA
Imm[23] => Mux0.IN10
Imm[23] => ImmExt.DATAA
Imm[24] => ImmExt.DATAA
Imm[24] => Mux0.IN6
Imm[24] => Mux0.IN7
Imm[24] => Mux0.IN8
Imm[24] => Mux0.IN9
Imm[24] => Mux1.IN6
Imm[24] => Mux1.IN7
Imm[24] => Mux1.IN8
Imm[24] => Mux1.IN9
Imm[24] => Mux2.IN6
Imm[24] => Mux2.IN7
Imm[24] => Mux2.IN8
Imm[24] => Mux2.IN9
Imm[24] => Mux3.IN6
Imm[24] => Mux3.IN7
Imm[24] => Mux3.IN8
Imm[24] => Mux3.IN9
Imm[24] => Mux4.IN6
Imm[24] => Mux4.IN7
Imm[24] => Mux4.IN8
Imm[24] => Mux4.IN9
Imm[24] => Mux5.IN6
Imm[24] => Mux5.IN7
Imm[24] => Mux5.IN8
Imm[24] => Mux5.IN9
Imm[24] => Mux6.IN6
Imm[24] => Mux6.IN7
Imm[24] => Mux6.IN8
Imm[24] => Mux6.IN9
Imm[24] => Mux7.IN6
Imm[24] => Mux7.IN7
Imm[24] => Mux7.IN8
Imm[24] => Mux7.IN9
Imm[24] => Mux8.IN6
Imm[24] => Mux8.IN7
Imm[24] => Mux8.IN8
Imm[24] => Mux8.IN9
Imm[24] => Mux9.IN6
Imm[24] => Mux9.IN7
Imm[24] => Mux9.IN8
Imm[24] => Mux9.IN9
Imm[24] => Mux10.IN6
Imm[24] => Mux10.IN7
Imm[24] => Mux10.IN8
Imm[24] => Mux10.IN9
Imm[24] => Mux11.IN6
Imm[24] => Mux11.IN7
Imm[24] => Mux11.IN8
Imm[24] => Mux12.IN6
Imm[24] => Mux12.IN7
Imm[24] => Mux12.IN8
Imm[24] => Mux13.IN6
Imm[24] => Mux13.IN7
Imm[24] => Mux13.IN8
Imm[24] => Mux14.IN6
Imm[24] => Mux14.IN7
Imm[24] => Mux14.IN8
Imm[24] => Mux15.IN6
Imm[24] => Mux15.IN7
Imm[24] => Mux15.IN8
Imm[24] => Mux16.IN6
Imm[24] => Mux16.IN7
Imm[24] => Mux16.IN8
Imm[24] => Mux17.IN6
Imm[24] => Mux17.IN7
Imm[24] => Mux17.IN8
Imm[24] => Mux18.IN6
Imm[24] => Mux18.IN7
Imm[24] => Mux18.IN8
Imm[24] => Mux19.IN7
Imm[24] => Mux19.IN8
ImmExt[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[5] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[6] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[7] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[8] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[9] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[10] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[11] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[12] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[13] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[14] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[16] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[17] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[18] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[19] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[20] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[21] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[22] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[31] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9
clk => UIPC_addE~reg0.CLK
clk => JumpRE~reg0.CLK
clk => ALUCtrlE[0]~reg0.CLK
clk => ALUCtrlE[1]~reg0.CLK
clk => ALUCtrlE[2]~reg0.CLK
clk => ALUCtrlE[3]~reg0.CLK
clk => ALUCtrlE[4]~reg0.CLK
clk => ALUSrcE~reg0.CLK
clk => BranchE~reg0.CLK
clk => JumpE~reg0.CLK
clk => MemWriteE~reg0.CLK
clk => ResultSrcE[0]~reg0.CLK
clk => ResultSrcE[1]~reg0.CLK
clk => RegWriteE~reg0.CLK
clk => PC_plus4E[0]~reg0.CLK
clk => PC_plus4E[1]~reg0.CLK
clk => PC_plus4E[2]~reg0.CLK
clk => PC_plus4E[3]~reg0.CLK
clk => PC_plus4E[4]~reg0.CLK
clk => PC_plus4E[5]~reg0.CLK
clk => PC_plus4E[6]~reg0.CLK
clk => PC_plus4E[7]~reg0.CLK
clk => PC_plus4E[8]~reg0.CLK
clk => PC_plus4E[9]~reg0.CLK
clk => PC_plus4E[10]~reg0.CLK
clk => PC_plus4E[11]~reg0.CLK
clk => PC_plus4E[12]~reg0.CLK
clk => PC_plus4E[13]~reg0.CLK
clk => PC_plus4E[14]~reg0.CLK
clk => PC_plus4E[15]~reg0.CLK
clk => PC_plus4E[16]~reg0.CLK
clk => PC_plus4E[17]~reg0.CLK
clk => PC_plus4E[18]~reg0.CLK
clk => PC_plus4E[19]~reg0.CLK
clk => PC_plus4E[20]~reg0.CLK
clk => PC_plus4E[21]~reg0.CLK
clk => PC_plus4E[22]~reg0.CLK
clk => PC_plus4E[23]~reg0.CLK
clk => PC_plus4E[24]~reg0.CLK
clk => PC_plus4E[25]~reg0.CLK
clk => PC_plus4E[26]~reg0.CLK
clk => PC_plus4E[27]~reg0.CLK
clk => PC_plus4E[28]~reg0.CLK
clk => PC_plus4E[29]~reg0.CLK
clk => PC_plus4E[30]~reg0.CLK
clk => PC_plus4E[31]~reg0.CLK
clk => ImmExtE[0]~reg0.CLK
clk => ImmExtE[1]~reg0.CLK
clk => ImmExtE[2]~reg0.CLK
clk => ImmExtE[3]~reg0.CLK
clk => ImmExtE[4]~reg0.CLK
clk => ImmExtE[5]~reg0.CLK
clk => ImmExtE[6]~reg0.CLK
clk => ImmExtE[7]~reg0.CLK
clk => ImmExtE[8]~reg0.CLK
clk => ImmExtE[9]~reg0.CLK
clk => ImmExtE[10]~reg0.CLK
clk => ImmExtE[11]~reg0.CLK
clk => ImmExtE[12]~reg0.CLK
clk => ImmExtE[13]~reg0.CLK
clk => ImmExtE[14]~reg0.CLK
clk => ImmExtE[15]~reg0.CLK
clk => ImmExtE[16]~reg0.CLK
clk => ImmExtE[17]~reg0.CLK
clk => ImmExtE[18]~reg0.CLK
clk => ImmExtE[19]~reg0.CLK
clk => ImmExtE[20]~reg0.CLK
clk => ImmExtE[21]~reg0.CLK
clk => ImmExtE[22]~reg0.CLK
clk => ImmExtE[23]~reg0.CLK
clk => ImmExtE[24]~reg0.CLK
clk => ImmExtE[25]~reg0.CLK
clk => ImmExtE[26]~reg0.CLK
clk => ImmExtE[27]~reg0.CLK
clk => ImmExtE[28]~reg0.CLK
clk => ImmExtE[29]~reg0.CLK
clk => ImmExtE[30]~reg0.CLK
clk => ImmExtE[31]~reg0.CLK
clk => write_addrE[0]~reg0.CLK
clk => write_addrE[1]~reg0.CLK
clk => write_addrE[2]~reg0.CLK
clk => write_addrE[3]~reg0.CLK
clk => write_addrE[4]~reg0.CLK
clk => PC_nowE[0]~reg0.CLK
clk => PC_nowE[1]~reg0.CLK
clk => PC_nowE[2]~reg0.CLK
clk => PC_nowE[3]~reg0.CLK
clk => PC_nowE[4]~reg0.CLK
clk => PC_nowE[5]~reg0.CLK
clk => PC_nowE[6]~reg0.CLK
clk => PC_nowE[7]~reg0.CLK
clk => PC_nowE[8]~reg0.CLK
clk => PC_nowE[9]~reg0.CLK
clk => PC_nowE[10]~reg0.CLK
clk => PC_nowE[11]~reg0.CLK
clk => PC_nowE[12]~reg0.CLK
clk => PC_nowE[13]~reg0.CLK
clk => PC_nowE[14]~reg0.CLK
clk => PC_nowE[15]~reg0.CLK
clk => PC_nowE[16]~reg0.CLK
clk => PC_nowE[17]~reg0.CLK
clk => PC_nowE[18]~reg0.CLK
clk => PC_nowE[19]~reg0.CLK
clk => PC_nowE[20]~reg0.CLK
clk => PC_nowE[21]~reg0.CLK
clk => PC_nowE[22]~reg0.CLK
clk => PC_nowE[23]~reg0.CLK
clk => PC_nowE[24]~reg0.CLK
clk => PC_nowE[25]~reg0.CLK
clk => PC_nowE[26]~reg0.CLK
clk => PC_nowE[27]~reg0.CLK
clk => PC_nowE[28]~reg0.CLK
clk => PC_nowE[29]~reg0.CLK
clk => PC_nowE[30]~reg0.CLK
clk => PC_nowE[31]~reg0.CLK
clk => Read_2E[0]~reg0.CLK
clk => Read_2E[1]~reg0.CLK
clk => Read_2E[2]~reg0.CLK
clk => Read_2E[3]~reg0.CLK
clk => Read_2E[4]~reg0.CLK
clk => Read_2E[5]~reg0.CLK
clk => Read_2E[6]~reg0.CLK
clk => Read_2E[7]~reg0.CLK
clk => Read_2E[8]~reg0.CLK
clk => Read_2E[9]~reg0.CLK
clk => Read_2E[10]~reg0.CLK
clk => Read_2E[11]~reg0.CLK
clk => Read_2E[12]~reg0.CLK
clk => Read_2E[13]~reg0.CLK
clk => Read_2E[14]~reg0.CLK
clk => Read_2E[15]~reg0.CLK
clk => Read_2E[16]~reg0.CLK
clk => Read_2E[17]~reg0.CLK
clk => Read_2E[18]~reg0.CLK
clk => Read_2E[19]~reg0.CLK
clk => Read_2E[20]~reg0.CLK
clk => Read_2E[21]~reg0.CLK
clk => Read_2E[22]~reg0.CLK
clk => Read_2E[23]~reg0.CLK
clk => Read_2E[24]~reg0.CLK
clk => Read_2E[25]~reg0.CLK
clk => Read_2E[26]~reg0.CLK
clk => Read_2E[27]~reg0.CLK
clk => Read_2E[28]~reg0.CLK
clk => Read_2E[29]~reg0.CLK
clk => Read_2E[30]~reg0.CLK
clk => Read_2E[31]~reg0.CLK
clk => Read_1E[0]~reg0.CLK
clk => Read_1E[1]~reg0.CLK
clk => Read_1E[2]~reg0.CLK
clk => Read_1E[3]~reg0.CLK
clk => Read_1E[4]~reg0.CLK
clk => Read_1E[5]~reg0.CLK
clk => Read_1E[6]~reg0.CLK
clk => Read_1E[7]~reg0.CLK
clk => Read_1E[8]~reg0.CLK
clk => Read_1E[9]~reg0.CLK
clk => Read_1E[10]~reg0.CLK
clk => Read_1E[11]~reg0.CLK
clk => Read_1E[12]~reg0.CLK
clk => Read_1E[13]~reg0.CLK
clk => Read_1E[14]~reg0.CLK
clk => Read_1E[15]~reg0.CLK
clk => Read_1E[16]~reg0.CLK
clk => Read_1E[17]~reg0.CLK
clk => Read_1E[18]~reg0.CLK
clk => Read_1E[19]~reg0.CLK
clk => Read_1E[20]~reg0.CLK
clk => Read_1E[21]~reg0.CLK
clk => Read_1E[22]~reg0.CLK
clk => Read_1E[23]~reg0.CLK
clk => Read_1E[24]~reg0.CLK
clk => Read_1E[25]~reg0.CLK
clk => Read_1E[26]~reg0.CLK
clk => Read_1E[27]~reg0.CLK
clk => Read_1E[28]~reg0.CLK
clk => Read_1E[29]~reg0.CLK
clk => Read_1E[30]~reg0.CLK
clk => Read_1E[31]~reg0.CLK
clk => Rs2E[0]~reg0.CLK
clk => Rs2E[1]~reg0.CLK
clk => Rs2E[2]~reg0.CLK
clk => Rs2E[3]~reg0.CLK
clk => Rs2E[4]~reg0.CLK
clk => Rs1E[0]~reg0.CLK
clk => Rs1E[1]~reg0.CLK
clk => Rs1E[2]~reg0.CLK
clk => Rs1E[3]~reg0.CLK
clk => Rs1E[4]~reg0.CLK
reset => UIPC_addE~reg0.ACLR
reset => JumpRE~reg0.ACLR
reset => ALUCtrlE[0]~reg0.ACLR
reset => ALUCtrlE[1]~reg0.ACLR
reset => ALUCtrlE[2]~reg0.ACLR
reset => ALUCtrlE[3]~reg0.ACLR
reset => ALUCtrlE[4]~reg0.ACLR
reset => ALUSrcE~reg0.ACLR
reset => BranchE~reg0.ACLR
reset => JumpE~reg0.ACLR
reset => MemWriteE~reg0.ACLR
reset => ResultSrcE[0]~reg0.ACLR
reset => ResultSrcE[1]~reg0.ACLR
reset => RegWriteE~reg0.ACLR
reset => PC_plus4E[0]~reg0.ACLR
reset => PC_plus4E[1]~reg0.ACLR
reset => PC_plus4E[2]~reg0.ACLR
reset => PC_plus4E[3]~reg0.ACLR
reset => PC_plus4E[4]~reg0.ACLR
reset => PC_plus4E[5]~reg0.ACLR
reset => PC_plus4E[6]~reg0.ACLR
reset => PC_plus4E[7]~reg0.ACLR
reset => PC_plus4E[8]~reg0.ACLR
reset => PC_plus4E[9]~reg0.ACLR
reset => PC_plus4E[10]~reg0.ACLR
reset => PC_plus4E[11]~reg0.ACLR
reset => PC_plus4E[12]~reg0.ACLR
reset => PC_plus4E[13]~reg0.ACLR
reset => PC_plus4E[14]~reg0.ACLR
reset => PC_plus4E[15]~reg0.ACLR
reset => PC_plus4E[16]~reg0.ACLR
reset => PC_plus4E[17]~reg0.ACLR
reset => PC_plus4E[18]~reg0.ACLR
reset => PC_plus4E[19]~reg0.ACLR
reset => PC_plus4E[20]~reg0.ACLR
reset => PC_plus4E[21]~reg0.ACLR
reset => PC_plus4E[22]~reg0.ACLR
reset => PC_plus4E[23]~reg0.ACLR
reset => PC_plus4E[24]~reg0.ACLR
reset => PC_plus4E[25]~reg0.ACLR
reset => PC_plus4E[26]~reg0.ACLR
reset => PC_plus4E[27]~reg0.ACLR
reset => PC_plus4E[28]~reg0.ACLR
reset => PC_plus4E[29]~reg0.ACLR
reset => PC_plus4E[30]~reg0.ACLR
reset => PC_plus4E[31]~reg0.ACLR
reset => ImmExtE[0]~reg0.ACLR
reset => ImmExtE[1]~reg0.ACLR
reset => ImmExtE[2]~reg0.ACLR
reset => ImmExtE[3]~reg0.ACLR
reset => ImmExtE[4]~reg0.ACLR
reset => ImmExtE[5]~reg0.ACLR
reset => ImmExtE[6]~reg0.ACLR
reset => ImmExtE[7]~reg0.ACLR
reset => ImmExtE[8]~reg0.ACLR
reset => ImmExtE[9]~reg0.ACLR
reset => ImmExtE[10]~reg0.ACLR
reset => ImmExtE[11]~reg0.ACLR
reset => ImmExtE[12]~reg0.ACLR
reset => ImmExtE[13]~reg0.ACLR
reset => ImmExtE[14]~reg0.ACLR
reset => ImmExtE[15]~reg0.ACLR
reset => ImmExtE[16]~reg0.ACLR
reset => ImmExtE[17]~reg0.ACLR
reset => ImmExtE[18]~reg0.ACLR
reset => ImmExtE[19]~reg0.ACLR
reset => ImmExtE[20]~reg0.ACLR
reset => ImmExtE[21]~reg0.ACLR
reset => ImmExtE[22]~reg0.ACLR
reset => ImmExtE[23]~reg0.ACLR
reset => ImmExtE[24]~reg0.ACLR
reset => ImmExtE[25]~reg0.ACLR
reset => ImmExtE[26]~reg0.ACLR
reset => ImmExtE[27]~reg0.ACLR
reset => ImmExtE[28]~reg0.ACLR
reset => ImmExtE[29]~reg0.ACLR
reset => ImmExtE[30]~reg0.ACLR
reset => ImmExtE[31]~reg0.ACLR
reset => write_addrE[0]~reg0.ACLR
reset => write_addrE[1]~reg0.ACLR
reset => write_addrE[2]~reg0.ACLR
reset => write_addrE[3]~reg0.ACLR
reset => write_addrE[4]~reg0.ACLR
reset => PC_nowE[0]~reg0.ACLR
reset => PC_nowE[1]~reg0.ACLR
reset => PC_nowE[2]~reg0.ACLR
reset => PC_nowE[3]~reg0.ACLR
reset => PC_nowE[4]~reg0.ACLR
reset => PC_nowE[5]~reg0.ACLR
reset => PC_nowE[6]~reg0.ACLR
reset => PC_nowE[7]~reg0.ACLR
reset => PC_nowE[8]~reg0.ACLR
reset => PC_nowE[9]~reg0.ACLR
reset => PC_nowE[10]~reg0.ACLR
reset => PC_nowE[11]~reg0.ACLR
reset => PC_nowE[12]~reg0.ACLR
reset => PC_nowE[13]~reg0.ACLR
reset => PC_nowE[14]~reg0.ACLR
reset => PC_nowE[15]~reg0.ACLR
reset => PC_nowE[16]~reg0.ACLR
reset => PC_nowE[17]~reg0.ACLR
reset => PC_nowE[18]~reg0.ACLR
reset => PC_nowE[19]~reg0.ACLR
reset => PC_nowE[20]~reg0.ACLR
reset => PC_nowE[21]~reg0.ACLR
reset => PC_nowE[22]~reg0.ACLR
reset => PC_nowE[23]~reg0.ACLR
reset => PC_nowE[24]~reg0.ACLR
reset => PC_nowE[25]~reg0.ACLR
reset => PC_nowE[26]~reg0.ACLR
reset => PC_nowE[27]~reg0.ACLR
reset => PC_nowE[28]~reg0.ACLR
reset => PC_nowE[29]~reg0.ACLR
reset => PC_nowE[30]~reg0.ACLR
reset => PC_nowE[31]~reg0.ACLR
reset => Read_2E[0]~reg0.ACLR
reset => Read_2E[1]~reg0.ACLR
reset => Read_2E[2]~reg0.ACLR
reset => Read_2E[3]~reg0.ACLR
reset => Read_2E[4]~reg0.ACLR
reset => Read_2E[5]~reg0.ACLR
reset => Read_2E[6]~reg0.ACLR
reset => Read_2E[7]~reg0.ACLR
reset => Read_2E[8]~reg0.ACLR
reset => Read_2E[9]~reg0.ACLR
reset => Read_2E[10]~reg0.ACLR
reset => Read_2E[11]~reg0.ACLR
reset => Read_2E[12]~reg0.ACLR
reset => Read_2E[13]~reg0.ACLR
reset => Read_2E[14]~reg0.ACLR
reset => Read_2E[15]~reg0.ACLR
reset => Read_2E[16]~reg0.ACLR
reset => Read_2E[17]~reg0.ACLR
reset => Read_2E[18]~reg0.ACLR
reset => Read_2E[19]~reg0.ACLR
reset => Read_2E[20]~reg0.ACLR
reset => Read_2E[21]~reg0.ACLR
reset => Read_2E[22]~reg0.ACLR
reset => Read_2E[23]~reg0.ACLR
reset => Read_2E[24]~reg0.ACLR
reset => Read_2E[25]~reg0.ACLR
reset => Read_2E[26]~reg0.ACLR
reset => Read_2E[27]~reg0.ACLR
reset => Read_2E[28]~reg0.ACLR
reset => Read_2E[29]~reg0.ACLR
reset => Read_2E[30]~reg0.ACLR
reset => Read_2E[31]~reg0.ACLR
reset => Read_1E[0]~reg0.ACLR
reset => Read_1E[1]~reg0.ACLR
reset => Read_1E[2]~reg0.ACLR
reset => Read_1E[3]~reg0.ACLR
reset => Read_1E[4]~reg0.ACLR
reset => Read_1E[5]~reg0.ACLR
reset => Read_1E[6]~reg0.ACLR
reset => Read_1E[7]~reg0.ACLR
reset => Read_1E[8]~reg0.ACLR
reset => Read_1E[9]~reg0.ACLR
reset => Read_1E[10]~reg0.ACLR
reset => Read_1E[11]~reg0.ACLR
reset => Read_1E[12]~reg0.ACLR
reset => Read_1E[13]~reg0.ACLR
reset => Read_1E[14]~reg0.ACLR
reset => Read_1E[15]~reg0.ACLR
reset => Read_1E[16]~reg0.ACLR
reset => Read_1E[17]~reg0.ACLR
reset => Read_1E[18]~reg0.ACLR
reset => Read_1E[19]~reg0.ACLR
reset => Read_1E[20]~reg0.ACLR
reset => Read_1E[21]~reg0.ACLR
reset => Read_1E[22]~reg0.ACLR
reset => Read_1E[23]~reg0.ACLR
reset => Read_1E[24]~reg0.ACLR
reset => Read_1E[25]~reg0.ACLR
reset => Read_1E[26]~reg0.ACLR
reset => Read_1E[27]~reg0.ACLR
reset => Read_1E[28]~reg0.ACLR
reset => Read_1E[29]~reg0.ACLR
reset => Read_1E[30]~reg0.ACLR
reset => Read_1E[31]~reg0.ACLR
reset => Rs2E[0]~reg0.ACLR
reset => Rs2E[1]~reg0.ACLR
reset => Rs2E[2]~reg0.ACLR
reset => Rs2E[3]~reg0.ACLR
reset => Rs2E[4]~reg0.ACLR
reset => Rs1E[0]~reg0.ACLR
reset => Rs1E[1]~reg0.ACLR
reset => Rs1E[2]~reg0.ACLR
reset => Rs1E[3]~reg0.ACLR
reset => Rs1E[4]~reg0.ACLR
FlushE => Rs1E.OUTPUTSELECT
FlushE => Rs1E.OUTPUTSELECT
FlushE => Rs1E.OUTPUTSELECT
FlushE => Rs1E.OUTPUTSELECT
FlushE => Rs1E.OUTPUTSELECT
FlushE => Rs2E.OUTPUTSELECT
FlushE => Rs2E.OUTPUTSELECT
FlushE => Rs2E.OUTPUTSELECT
FlushE => Rs2E.OUTPUTSELECT
FlushE => Rs2E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_1E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => Read_2E.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => PC_nowE.OUTPUTSELECT
FlushE => write_addrE.OUTPUTSELECT
FlushE => write_addrE.OUTPUTSELECT
FlushE => write_addrE.OUTPUTSELECT
FlushE => write_addrE.OUTPUTSELECT
FlushE => write_addrE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => ImmExtE.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => PC_plus4E.OUTPUTSELECT
FlushE => RegWriteE.OUTPUTSELECT
FlushE => ResultSrcE.OUTPUTSELECT
FlushE => ResultSrcE.OUTPUTSELECT
FlushE => MemWriteE.OUTPUTSELECT
FlushE => JumpE.OUTPUTSELECT
FlushE => BranchE.OUTPUTSELECT
FlushE => ALUSrcE.OUTPUTSELECT
FlushE => ALUCtrlE.OUTPUTSELECT
FlushE => ALUCtrlE.OUTPUTSELECT
FlushE => ALUCtrlE.OUTPUTSELECT
FlushE => ALUCtrlE.OUTPUTSELECT
FlushE => ALUCtrlE.OUTPUTSELECT
FlushE => JumpRE.OUTPUTSELECT
FlushE => UIPC_addE.OUTPUTSELECT
RegWriteD => RegWriteE.DATAA
ResultSrcD[0] => ResultSrcE.DATAA
ResultSrcD[1] => ResultSrcE.DATAA
MemWriteD => MemWriteE.DATAA
JumpD => JumpE.DATAA
BranchD => BranchE.DATAA
JumpR => JumpRE.DATAA
UIPC_add => UIPC_addE.DATAA
ALUSrcD => ALUSrcE.DATAA
ALUCtrlD[0] => ALUCtrlE.DATAA
ALUCtrlD[1] => ALUCtrlE.DATAA
ALUCtrlD[2] => ALUCtrlE.DATAA
ALUCtrlD[3] => ALUCtrlE.DATAA
ALUCtrlD[4] => ALUCtrlE.DATAA
Rs1[0] => Rs1E.DATAA
Rs1[1] => Rs1E.DATAA
Rs1[2] => Rs1E.DATAA
Rs1[3] => Rs1E.DATAA
Rs1[4] => Rs1E.DATAA
Rs2[0] => Rs2E.DATAA
Rs2[1] => Rs2E.DATAA
Rs2[2] => Rs2E.DATAA
Rs2[3] => Rs2E.DATAA
Rs2[4] => Rs2E.DATAA
Read_1D[0] => Read_1E.DATAA
Read_1D[1] => Read_1E.DATAA
Read_1D[2] => Read_1E.DATAA
Read_1D[3] => Read_1E.DATAA
Read_1D[4] => Read_1E.DATAA
Read_1D[5] => Read_1E.DATAA
Read_1D[6] => Read_1E.DATAA
Read_1D[7] => Read_1E.DATAA
Read_1D[8] => Read_1E.DATAA
Read_1D[9] => Read_1E.DATAA
Read_1D[10] => Read_1E.DATAA
Read_1D[11] => Read_1E.DATAA
Read_1D[12] => Read_1E.DATAA
Read_1D[13] => Read_1E.DATAA
Read_1D[14] => Read_1E.DATAA
Read_1D[15] => Read_1E.DATAA
Read_1D[16] => Read_1E.DATAA
Read_1D[17] => Read_1E.DATAA
Read_1D[18] => Read_1E.DATAA
Read_1D[19] => Read_1E.DATAA
Read_1D[20] => Read_1E.DATAA
Read_1D[21] => Read_1E.DATAA
Read_1D[22] => Read_1E.DATAA
Read_1D[23] => Read_1E.DATAA
Read_1D[24] => Read_1E.DATAA
Read_1D[25] => Read_1E.DATAA
Read_1D[26] => Read_1E.DATAA
Read_1D[27] => Read_1E.DATAA
Read_1D[28] => Read_1E.DATAA
Read_1D[29] => Read_1E.DATAA
Read_1D[30] => Read_1E.DATAA
Read_1D[31] => Read_1E.DATAA
Read_2D[0] => Read_2E.DATAA
Read_2D[1] => Read_2E.DATAA
Read_2D[2] => Read_2E.DATAA
Read_2D[3] => Read_2E.DATAA
Read_2D[4] => Read_2E.DATAA
Read_2D[5] => Read_2E.DATAA
Read_2D[6] => Read_2E.DATAA
Read_2D[7] => Read_2E.DATAA
Read_2D[8] => Read_2E.DATAA
Read_2D[9] => Read_2E.DATAA
Read_2D[10] => Read_2E.DATAA
Read_2D[11] => Read_2E.DATAA
Read_2D[12] => Read_2E.DATAA
Read_2D[13] => Read_2E.DATAA
Read_2D[14] => Read_2E.DATAA
Read_2D[15] => Read_2E.DATAA
Read_2D[16] => Read_2E.DATAA
Read_2D[17] => Read_2E.DATAA
Read_2D[18] => Read_2E.DATAA
Read_2D[19] => Read_2E.DATAA
Read_2D[20] => Read_2E.DATAA
Read_2D[21] => Read_2E.DATAA
Read_2D[22] => Read_2E.DATAA
Read_2D[23] => Read_2E.DATAA
Read_2D[24] => Read_2E.DATAA
Read_2D[25] => Read_2E.DATAA
Read_2D[26] => Read_2E.DATAA
Read_2D[27] => Read_2E.DATAA
Read_2D[28] => Read_2E.DATAA
Read_2D[29] => Read_2E.DATAA
Read_2D[30] => Read_2E.DATAA
Read_2D[31] => Read_2E.DATAA
PC_nowD[0] => PC_nowE.DATAA
PC_nowD[1] => PC_nowE.DATAA
PC_nowD[2] => PC_nowE.DATAA
PC_nowD[3] => PC_nowE.DATAA
PC_nowD[4] => PC_nowE.DATAA
PC_nowD[5] => PC_nowE.DATAA
PC_nowD[6] => PC_nowE.DATAA
PC_nowD[7] => PC_nowE.DATAA
PC_nowD[8] => PC_nowE.DATAA
PC_nowD[9] => PC_nowE.DATAA
PC_nowD[10] => PC_nowE.DATAA
PC_nowD[11] => PC_nowE.DATAA
PC_nowD[12] => PC_nowE.DATAA
PC_nowD[13] => PC_nowE.DATAA
PC_nowD[14] => PC_nowE.DATAA
PC_nowD[15] => PC_nowE.DATAA
PC_nowD[16] => PC_nowE.DATAA
PC_nowD[17] => PC_nowE.DATAA
PC_nowD[18] => PC_nowE.DATAA
PC_nowD[19] => PC_nowE.DATAA
PC_nowD[20] => PC_nowE.DATAA
PC_nowD[21] => PC_nowE.DATAA
PC_nowD[22] => PC_nowE.DATAA
PC_nowD[23] => PC_nowE.DATAA
PC_nowD[24] => PC_nowE.DATAA
PC_nowD[25] => PC_nowE.DATAA
PC_nowD[26] => PC_nowE.DATAA
PC_nowD[27] => PC_nowE.DATAA
PC_nowD[28] => PC_nowE.DATAA
PC_nowD[29] => PC_nowE.DATAA
PC_nowD[30] => PC_nowE.DATAA
PC_nowD[31] => PC_nowE.DATAA
write_addrD[0] => write_addrE.DATAA
write_addrD[1] => write_addrE.DATAA
write_addrD[2] => write_addrE.DATAA
write_addrD[3] => write_addrE.DATAA
write_addrD[4] => write_addrE.DATAA
ImmExtD[0] => ImmExtE.DATAA
ImmExtD[1] => ImmExtE.DATAA
ImmExtD[2] => ImmExtE.DATAA
ImmExtD[3] => ImmExtE.DATAA
ImmExtD[4] => ImmExtE.DATAA
ImmExtD[5] => ImmExtE.DATAA
ImmExtD[6] => ImmExtE.DATAA
ImmExtD[7] => ImmExtE.DATAA
ImmExtD[8] => ImmExtE.DATAA
ImmExtD[9] => ImmExtE.DATAA
ImmExtD[10] => ImmExtE.DATAA
ImmExtD[11] => ImmExtE.DATAA
ImmExtD[12] => ImmExtE.DATAA
ImmExtD[13] => ImmExtE.DATAA
ImmExtD[14] => ImmExtE.DATAA
ImmExtD[15] => ImmExtE.DATAA
ImmExtD[16] => ImmExtE.DATAA
ImmExtD[17] => ImmExtE.DATAA
ImmExtD[18] => ImmExtE.DATAA
ImmExtD[19] => ImmExtE.DATAA
ImmExtD[20] => ImmExtE.DATAA
ImmExtD[21] => ImmExtE.DATAA
ImmExtD[22] => ImmExtE.DATAA
ImmExtD[23] => ImmExtE.DATAA
ImmExtD[24] => ImmExtE.DATAA
ImmExtD[25] => ImmExtE.DATAA
ImmExtD[26] => ImmExtE.DATAA
ImmExtD[27] => ImmExtE.DATAA
ImmExtD[28] => ImmExtE.DATAA
ImmExtD[29] => ImmExtE.DATAA
ImmExtD[30] => ImmExtE.DATAA
ImmExtD[31] => ImmExtE.DATAA
PC_plus4D[0] => PC_plus4E.DATAA
PC_plus4D[1] => PC_plus4E.DATAA
PC_plus4D[2] => PC_plus4E.DATAA
PC_plus4D[3] => PC_plus4E.DATAA
PC_plus4D[4] => PC_plus4E.DATAA
PC_plus4D[5] => PC_plus4E.DATAA
PC_plus4D[6] => PC_plus4E.DATAA
PC_plus4D[7] => PC_plus4E.DATAA
PC_plus4D[8] => PC_plus4E.DATAA
PC_plus4D[9] => PC_plus4E.DATAA
PC_plus4D[10] => PC_plus4E.DATAA
PC_plus4D[11] => PC_plus4E.DATAA
PC_plus4D[12] => PC_plus4E.DATAA
PC_plus4D[13] => PC_plus4E.DATAA
PC_plus4D[14] => PC_plus4E.DATAA
PC_plus4D[15] => PC_plus4E.DATAA
PC_plus4D[16] => PC_plus4E.DATAA
PC_plus4D[17] => PC_plus4E.DATAA
PC_plus4D[18] => PC_plus4E.DATAA
PC_plus4D[19] => PC_plus4E.DATAA
PC_plus4D[20] => PC_plus4E.DATAA
PC_plus4D[21] => PC_plus4E.DATAA
PC_plus4D[22] => PC_plus4E.DATAA
PC_plus4D[23] => PC_plus4E.DATAA
PC_plus4D[24] => PC_plus4E.DATAA
PC_plus4D[25] => PC_plus4E.DATAA
PC_plus4D[26] => PC_plus4E.DATAA
PC_plus4D[27] => PC_plus4E.DATAA
PC_plus4D[28] => PC_plus4E.DATAA
PC_plus4D[29] => PC_plus4E.DATAA
PC_plus4D[30] => PC_plus4E.DATAA
PC_plus4D[31] => PC_plus4E.DATAA
Rs1E[0] <= Rs1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[1] <= Rs1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[2] <= Rs1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[3] <= Rs1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs1E[4] <= Rs1E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[0] <= Rs2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[1] <= Rs2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[2] <= Rs2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[3] <= Rs2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs2E[4] <= Rs2E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[0] <= Read_1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[1] <= Read_1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[2] <= Read_1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[3] <= Read_1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[4] <= Read_1E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[5] <= Read_1E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[6] <= Read_1E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[7] <= Read_1E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[8] <= Read_1E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[9] <= Read_1E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[10] <= Read_1E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[11] <= Read_1E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[12] <= Read_1E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[13] <= Read_1E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[14] <= Read_1E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[15] <= Read_1E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[16] <= Read_1E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[17] <= Read_1E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[18] <= Read_1E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[19] <= Read_1E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[20] <= Read_1E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[21] <= Read_1E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[22] <= Read_1E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[23] <= Read_1E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[24] <= Read_1E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[25] <= Read_1E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[26] <= Read_1E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[27] <= Read_1E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[28] <= Read_1E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[29] <= Read_1E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[30] <= Read_1E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_1E[31] <= Read_1E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[0] <= Read_2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[1] <= Read_2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[2] <= Read_2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[3] <= Read_2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[4] <= Read_2E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[5] <= Read_2E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[6] <= Read_2E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[7] <= Read_2E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[8] <= Read_2E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[9] <= Read_2E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[10] <= Read_2E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[11] <= Read_2E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[12] <= Read_2E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[13] <= Read_2E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[14] <= Read_2E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[15] <= Read_2E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[16] <= Read_2E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[17] <= Read_2E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[18] <= Read_2E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[19] <= Read_2E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[20] <= Read_2E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[21] <= Read_2E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[22] <= Read_2E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[23] <= Read_2E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[24] <= Read_2E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[25] <= Read_2E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[26] <= Read_2E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[27] <= Read_2E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[28] <= Read_2E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[29] <= Read_2E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[30] <= Read_2E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_2E[31] <= Read_2E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[0] <= PC_nowE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[1] <= PC_nowE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[2] <= PC_nowE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[3] <= PC_nowE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[4] <= PC_nowE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[5] <= PC_nowE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[6] <= PC_nowE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[7] <= PC_nowE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[8] <= PC_nowE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[9] <= PC_nowE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[10] <= PC_nowE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[11] <= PC_nowE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[12] <= PC_nowE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[13] <= PC_nowE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[14] <= PC_nowE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[15] <= PC_nowE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[16] <= PC_nowE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[17] <= PC_nowE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[18] <= PC_nowE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[19] <= PC_nowE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[20] <= PC_nowE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[21] <= PC_nowE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[22] <= PC_nowE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[23] <= PC_nowE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[24] <= PC_nowE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[25] <= PC_nowE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[26] <= PC_nowE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[27] <= PC_nowE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[28] <= PC_nowE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[29] <= PC_nowE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[30] <= PC_nowE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_nowE[31] <= PC_nowE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrE[0] <= write_addrE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrE[1] <= write_addrE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrE[2] <= write_addrE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrE[3] <= write_addrE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrE[4] <= write_addrE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[0] <= ImmExtE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[1] <= ImmExtE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[2] <= ImmExtE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[3] <= ImmExtE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[4] <= ImmExtE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[5] <= ImmExtE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[6] <= ImmExtE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[7] <= ImmExtE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[8] <= ImmExtE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[9] <= ImmExtE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[10] <= ImmExtE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[11] <= ImmExtE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[12] <= ImmExtE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[13] <= ImmExtE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[14] <= ImmExtE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[15] <= ImmExtE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[16] <= ImmExtE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[17] <= ImmExtE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[18] <= ImmExtE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[19] <= ImmExtE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[20] <= ImmExtE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[21] <= ImmExtE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[22] <= ImmExtE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[23] <= ImmExtE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[24] <= ImmExtE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[25] <= ImmExtE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[26] <= ImmExtE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[27] <= ImmExtE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[28] <= ImmExtE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[29] <= ImmExtE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[30] <= ImmExtE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmExtE[31] <= ImmExtE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[0] <= PC_plus4E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[1] <= PC_plus4E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[2] <= PC_plus4E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[3] <= PC_plus4E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[4] <= PC_plus4E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[5] <= PC_plus4E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[6] <= PC_plus4E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[7] <= PC_plus4E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[8] <= PC_plus4E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[9] <= PC_plus4E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[10] <= PC_plus4E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[11] <= PC_plus4E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[12] <= PC_plus4E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[13] <= PC_plus4E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[14] <= PC_plus4E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[15] <= PC_plus4E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[16] <= PC_plus4E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[17] <= PC_plus4E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[18] <= PC_plus4E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[19] <= PC_plus4E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[20] <= PC_plus4E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[21] <= PC_plus4E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[22] <= PC_plus4E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[23] <= PC_plus4E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[24] <= PC_plus4E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[25] <= PC_plus4E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[26] <= PC_plus4E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[27] <= PC_plus4E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[28] <= PC_plus4E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[29] <= PC_plus4E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[30] <= PC_plus4E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4E[31] <= PC_plus4E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteE <= RegWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcE[0] <= ResultSrcE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcE[1] <= ResultSrcE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE <= MemWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= JumpE~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchE <= BranchE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcE <= ALUSrcE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrlE[0] <= ALUCtrlE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrlE[1] <= ALUCtrlE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrlE[2] <= ALUCtrlE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrlE[3] <= ALUCtrlE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrlE[4] <= ALUCtrlE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpRE <= JumpRE~reg0.DB_MAX_OUTPUT_PORT_TYPE
UIPC_addE <= UIPC_addE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp10
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp11
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp12
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
sel => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp13
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
in3[0] => mux_out.DATAA
in3[1] => mux_out.DATAA
in3[2] => mux_out.DATAA
in3[3] => mux_out.DATAA
in3[4] => mux_out.DATAA
in3[5] => mux_out.DATAA
in3[6] => mux_out.DATAA
in3[7] => mux_out.DATAA
in3[8] => mux_out.DATAA
in3[9] => mux_out.DATAA
in3[10] => mux_out.DATAA
in3[11] => mux_out.DATAA
in3[12] => mux_out.DATAA
in3[13] => mux_out.DATAA
in3[14] => mux_out.DATAA
in3[15] => mux_out.DATAA
in3[16] => mux_out.DATAA
in3[17] => mux_out.DATAA
in3[18] => mux_out.DATAA
in3[19] => mux_out.DATAA
in3[20] => mux_out.DATAA
in3[21] => mux_out.DATAA
in3[22] => mux_out.DATAA
in3[23] => mux_out.DATAA
in3[24] => mux_out.DATAA
in3[25] => mux_out.DATAA
in3[26] => mux_out.DATAA
in3[27] => mux_out.DATAA
in3[28] => mux_out.DATAA
in3[29] => mux_out.DATAA
in3[30] => mux_out.DATAA
in3[31] => mux_out.DATAA
in4[0] => mux_out.DATAB
in4[1] => mux_out.DATAB
in4[2] => mux_out.DATAB
in4[3] => mux_out.DATAB
in4[4] => mux_out.DATAB
in4[5] => mux_out.DATAB
in4[6] => mux_out.DATAB
in4[7] => mux_out.DATAB
in4[8] => mux_out.DATAB
in4[9] => mux_out.DATAB
in4[10] => mux_out.DATAB
in4[11] => mux_out.DATAB
in4[12] => mux_out.DATAB
in4[13] => mux_out.DATAB
in4[14] => mux_out.DATAB
in4[15] => mux_out.DATAB
in4[16] => mux_out.DATAB
in4[17] => mux_out.DATAB
in4[18] => mux_out.DATAB
in4[19] => mux_out.DATAB
in4[20] => mux_out.DATAB
in4[21] => mux_out.DATAB
in4[22] => mux_out.DATAB
in4[23] => mux_out.DATAB
in4[24] => mux_out.DATAB
in4[25] => mux_out.DATAB
in4[26] => mux_out.DATAB
in4[27] => mux_out.DATAB
in4[28] => mux_out.DATAB
in4[29] => mux_out.DATAB
in4[30] => mux_out.DATAB
in4[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp14
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
in3[0] => mux_out.DATAA
in3[1] => mux_out.DATAA
in3[2] => mux_out.DATAA
in3[3] => mux_out.DATAA
in3[4] => mux_out.DATAA
in3[5] => mux_out.DATAA
in3[6] => mux_out.DATAA
in3[7] => mux_out.DATAA
in3[8] => mux_out.DATAA
in3[9] => mux_out.DATAA
in3[10] => mux_out.DATAA
in3[11] => mux_out.DATAA
in3[12] => mux_out.DATAA
in3[13] => mux_out.DATAA
in3[14] => mux_out.DATAA
in3[15] => mux_out.DATAA
in3[16] => mux_out.DATAA
in3[17] => mux_out.DATAA
in3[18] => mux_out.DATAA
in3[19] => mux_out.DATAA
in3[20] => mux_out.DATAA
in3[21] => mux_out.DATAA
in3[22] => mux_out.DATAA
in3[23] => mux_out.DATAA
in3[24] => mux_out.DATAA
in3[25] => mux_out.DATAA
in3[26] => mux_out.DATAA
in3[27] => mux_out.DATAA
in3[28] => mux_out.DATAA
in3[29] => mux_out.DATAA
in3[30] => mux_out.DATAA
in3[31] => mux_out.DATAA
in4[0] => mux_out.DATAB
in4[1] => mux_out.DATAB
in4[2] => mux_out.DATAB
in4[3] => mux_out.DATAB
in4[4] => mux_out.DATAB
in4[5] => mux_out.DATAB
in4[6] => mux_out.DATAB
in4[7] => mux_out.DATAB
in4[8] => mux_out.DATAB
in4[9] => mux_out.DATAB
in4[10] => mux_out.DATAB
in4[11] => mux_out.DATAB
in4[12] => mux_out.DATAB
in4[13] => mux_out.DATAB
in4[14] => mux_out.DATAB
in4[15] => mux_out.DATAB
in4[16] => mux_out.DATAB
in4[17] => mux_out.DATAB
in4[18] => mux_out.DATAB
in4[19] => mux_out.DATAB
in4[20] => mux_out.DATAB
in4[21] => mux_out.DATAB
in4[22] => mux_out.DATAB
in4[23] => mux_out.DATAB
in4[24] => mux_out.DATAB
in4[25] => mux_out.DATAB
in4[26] => mux_out.DATAB
in4[27] => mux_out.DATAB
in4[28] => mux_out.DATAB
in4[29] => mux_out.DATAB
in4[30] => mux_out.DATAB
in4[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|alu:comp15
alu_op_i[0] => Mux0.IN34
alu_op_i[0] => Mux1.IN34
alu_op_i[0] => Mux2.IN34
alu_op_i[0] => Mux3.IN34
alu_op_i[0] => Mux4.IN34
alu_op_i[0] => Mux5.IN34
alu_op_i[0] => Mux6.IN34
alu_op_i[0] => Mux7.IN34
alu_op_i[0] => Mux8.IN34
alu_op_i[0] => Mux9.IN34
alu_op_i[0] => Mux10.IN34
alu_op_i[0] => Mux11.IN34
alu_op_i[0] => Mux12.IN34
alu_op_i[0] => Mux13.IN34
alu_op_i[0] => Mux14.IN34
alu_op_i[0] => Mux15.IN34
alu_op_i[0] => Mux16.IN34
alu_op_i[0] => Mux17.IN34
alu_op_i[0] => Mux18.IN34
alu_op_i[0] => Mux19.IN34
alu_op_i[0] => Mux20.IN34
alu_op_i[0] => Mux21.IN34
alu_op_i[0] => Mux22.IN34
alu_op_i[0] => Mux23.IN34
alu_op_i[0] => Mux24.IN34
alu_op_i[0] => Mux25.IN34
alu_op_i[0] => Mux26.IN34
alu_op_i[0] => Mux27.IN34
alu_op_i[0] => Mux28.IN34
alu_op_i[0] => Mux29.IN34
alu_op_i[0] => Mux30.IN34
alu_op_i[0] => Mux31.IN34
alu_op_i[0] => Equal0.IN1
alu_op_i[1] => Mux0.IN33
alu_op_i[1] => Mux1.IN33
alu_op_i[1] => Mux2.IN33
alu_op_i[1] => Mux3.IN33
alu_op_i[1] => Mux4.IN33
alu_op_i[1] => Mux5.IN33
alu_op_i[1] => Mux6.IN33
alu_op_i[1] => Mux7.IN33
alu_op_i[1] => Mux8.IN33
alu_op_i[1] => Mux9.IN33
alu_op_i[1] => Mux10.IN33
alu_op_i[1] => Mux11.IN33
alu_op_i[1] => Mux12.IN33
alu_op_i[1] => Mux13.IN33
alu_op_i[1] => Mux14.IN33
alu_op_i[1] => Mux15.IN33
alu_op_i[1] => Mux16.IN33
alu_op_i[1] => Mux17.IN33
alu_op_i[1] => Mux18.IN33
alu_op_i[1] => Mux19.IN33
alu_op_i[1] => Mux20.IN33
alu_op_i[1] => Mux21.IN33
alu_op_i[1] => Mux22.IN33
alu_op_i[1] => Mux23.IN33
alu_op_i[1] => Mux24.IN33
alu_op_i[1] => Mux25.IN33
alu_op_i[1] => Mux26.IN33
alu_op_i[1] => Mux27.IN33
alu_op_i[1] => Mux28.IN33
alu_op_i[1] => Mux29.IN33
alu_op_i[1] => Mux30.IN33
alu_op_i[1] => Mux31.IN33
alu_op_i[1] => Equal0.IN0
alu_op_i[2] => Mux0.IN32
alu_op_i[2] => Mux1.IN32
alu_op_i[2] => Mux2.IN32
alu_op_i[2] => Mux3.IN32
alu_op_i[2] => Mux4.IN32
alu_op_i[2] => Mux5.IN32
alu_op_i[2] => Mux6.IN32
alu_op_i[2] => Mux7.IN32
alu_op_i[2] => Mux8.IN32
alu_op_i[2] => Mux9.IN32
alu_op_i[2] => Mux10.IN32
alu_op_i[2] => Mux11.IN32
alu_op_i[2] => Mux12.IN32
alu_op_i[2] => Mux13.IN32
alu_op_i[2] => Mux14.IN32
alu_op_i[2] => Mux15.IN32
alu_op_i[2] => Mux16.IN32
alu_op_i[2] => Mux17.IN32
alu_op_i[2] => Mux18.IN32
alu_op_i[2] => Mux19.IN32
alu_op_i[2] => Mux20.IN32
alu_op_i[2] => Mux21.IN32
alu_op_i[2] => Mux22.IN32
alu_op_i[2] => Mux23.IN32
alu_op_i[2] => Mux24.IN32
alu_op_i[2] => Mux25.IN32
alu_op_i[2] => Mux26.IN32
alu_op_i[2] => Mux27.IN32
alu_op_i[2] => Mux28.IN32
alu_op_i[2] => Mux29.IN32
alu_op_i[2] => Mux30.IN32
alu_op_i[2] => Mux31.IN32
alu_op_i[2] => Equal0.IN4
alu_op_i[3] => Mux0.IN31
alu_op_i[3] => Mux1.IN31
alu_op_i[3] => Mux2.IN31
alu_op_i[3] => Mux3.IN31
alu_op_i[3] => Mux4.IN31
alu_op_i[3] => Mux5.IN31
alu_op_i[3] => Mux6.IN31
alu_op_i[3] => Mux7.IN31
alu_op_i[3] => Mux8.IN31
alu_op_i[3] => Mux9.IN31
alu_op_i[3] => Mux10.IN31
alu_op_i[3] => Mux11.IN31
alu_op_i[3] => Mux12.IN31
alu_op_i[3] => Mux13.IN31
alu_op_i[3] => Mux14.IN31
alu_op_i[3] => Mux15.IN31
alu_op_i[3] => Mux16.IN31
alu_op_i[3] => Mux17.IN31
alu_op_i[3] => Mux18.IN31
alu_op_i[3] => Mux19.IN31
alu_op_i[3] => Mux20.IN31
alu_op_i[3] => Mux21.IN31
alu_op_i[3] => Mux22.IN31
alu_op_i[3] => Mux23.IN31
alu_op_i[3] => Mux24.IN31
alu_op_i[3] => Mux25.IN31
alu_op_i[3] => Mux26.IN31
alu_op_i[3] => Mux27.IN31
alu_op_i[3] => Mux28.IN31
alu_op_i[3] => Mux29.IN31
alu_op_i[3] => Mux30.IN31
alu_op_i[3] => Mux31.IN31
alu_op_i[3] => Equal0.IN3
alu_op_i[4] => Mux0.IN30
alu_op_i[4] => Mux1.IN30
alu_op_i[4] => Mux2.IN30
alu_op_i[4] => Mux3.IN30
alu_op_i[4] => Mux4.IN30
alu_op_i[4] => Mux5.IN30
alu_op_i[4] => Mux6.IN30
alu_op_i[4] => Mux7.IN30
alu_op_i[4] => Mux8.IN30
alu_op_i[4] => Mux9.IN30
alu_op_i[4] => Mux10.IN30
alu_op_i[4] => Mux11.IN30
alu_op_i[4] => Mux12.IN30
alu_op_i[4] => Mux13.IN30
alu_op_i[4] => Mux14.IN30
alu_op_i[4] => Mux15.IN30
alu_op_i[4] => Mux16.IN30
alu_op_i[4] => Mux17.IN30
alu_op_i[4] => Mux18.IN30
alu_op_i[4] => Mux19.IN30
alu_op_i[4] => Mux20.IN30
alu_op_i[4] => Mux21.IN30
alu_op_i[4] => Mux22.IN30
alu_op_i[4] => Mux23.IN30
alu_op_i[4] => Mux24.IN30
alu_op_i[4] => Mux25.IN30
alu_op_i[4] => Mux26.IN30
alu_op_i[4] => Mux27.IN30
alu_op_i[4] => Mux28.IN30
alu_op_i[4] => Mux29.IN30
alu_op_i[4] => Mux30.IN30
alu_op_i[4] => Mux31.IN30
alu_op_i[4] => Equal0.IN2
alu_a_i[0] => Add0.IN64
alu_a_i[0] => shift_left_1_r.DATAB
alu_a_i[0] => shift_left_1_r.DATAA
alu_a_i[0] => shift_right_1_r.DATAA
alu_a_i[0] => result_r.IN0
alu_a_i[0] => result_r.IN0
alu_a_i[0] => result_r.IN0
alu_a_i[0] => LessThan0.IN32
alu_a_i[0] => LessThan1.IN32
alu_a_i[0] => Equal1.IN31
alu_a_i[0] => Add2.IN32
alu_a_i[0] => Add1.IN32
alu_a_i[1] => Add0.IN63
alu_a_i[1] => shift_left_1_r.DATAB
alu_a_i[1] => shift_left_1_r.DATAA
alu_a_i[1] => shift_right_1_r.DATAA
alu_a_i[1] => shift_right_1_r.DATAB
alu_a_i[1] => result_r.IN0
alu_a_i[1] => result_r.IN0
alu_a_i[1] => result_r.IN0
alu_a_i[1] => LessThan0.IN31
alu_a_i[1] => LessThan1.IN31
alu_a_i[1] => Equal1.IN30
alu_a_i[1] => Add2.IN31
alu_a_i[1] => Add1.IN31
alu_a_i[2] => Add0.IN62
alu_a_i[2] => shift_left_1_r.DATAB
alu_a_i[2] => shift_left_1_r.DATAA
alu_a_i[2] => shift_right_1_r.DATAA
alu_a_i[2] => shift_right_1_r.DATAB
alu_a_i[2] => result_r.IN0
alu_a_i[2] => result_r.IN0
alu_a_i[2] => result_r.IN0
alu_a_i[2] => LessThan0.IN30
alu_a_i[2] => LessThan1.IN30
alu_a_i[2] => Equal1.IN29
alu_a_i[2] => Add2.IN30
alu_a_i[2] => Add1.IN30
alu_a_i[3] => Add0.IN61
alu_a_i[3] => shift_left_1_r.DATAB
alu_a_i[3] => shift_left_1_r.DATAA
alu_a_i[3] => shift_right_1_r.DATAA
alu_a_i[3] => shift_right_1_r.DATAB
alu_a_i[3] => result_r.IN0
alu_a_i[3] => result_r.IN0
alu_a_i[3] => result_r.IN0
alu_a_i[3] => LessThan0.IN29
alu_a_i[3] => LessThan1.IN29
alu_a_i[3] => Equal1.IN28
alu_a_i[3] => Add2.IN29
alu_a_i[3] => Add1.IN29
alu_a_i[4] => Add0.IN60
alu_a_i[4] => shift_left_1_r.DATAB
alu_a_i[4] => shift_left_1_r.DATAA
alu_a_i[4] => shift_right_1_r.DATAA
alu_a_i[4] => shift_right_1_r.DATAB
alu_a_i[4] => result_r.IN0
alu_a_i[4] => result_r.IN0
alu_a_i[4] => result_r.IN0
alu_a_i[4] => LessThan0.IN28
alu_a_i[4] => LessThan1.IN28
alu_a_i[4] => Equal1.IN27
alu_a_i[4] => Add2.IN28
alu_a_i[4] => Add1.IN28
alu_a_i[5] => Add0.IN59
alu_a_i[5] => shift_left_1_r.DATAB
alu_a_i[5] => shift_left_1_r.DATAA
alu_a_i[5] => shift_right_1_r.DATAA
alu_a_i[5] => shift_right_1_r.DATAB
alu_a_i[5] => result_r.IN0
alu_a_i[5] => result_r.IN0
alu_a_i[5] => result_r.IN0
alu_a_i[5] => LessThan0.IN27
alu_a_i[5] => LessThan1.IN27
alu_a_i[5] => Equal1.IN26
alu_a_i[5] => Add2.IN27
alu_a_i[5] => Add1.IN27
alu_a_i[6] => Add0.IN58
alu_a_i[6] => shift_left_1_r.DATAB
alu_a_i[6] => shift_left_1_r.DATAA
alu_a_i[6] => shift_right_1_r.DATAA
alu_a_i[6] => shift_right_1_r.DATAB
alu_a_i[6] => result_r.IN0
alu_a_i[6] => result_r.IN0
alu_a_i[6] => result_r.IN0
alu_a_i[6] => LessThan0.IN26
alu_a_i[6] => LessThan1.IN26
alu_a_i[6] => Equal1.IN25
alu_a_i[6] => Add2.IN26
alu_a_i[6] => Add1.IN26
alu_a_i[7] => Add0.IN57
alu_a_i[7] => shift_left_1_r.DATAB
alu_a_i[7] => shift_left_1_r.DATAA
alu_a_i[7] => shift_right_1_r.DATAA
alu_a_i[7] => shift_right_1_r.DATAB
alu_a_i[7] => result_r.IN0
alu_a_i[7] => result_r.IN0
alu_a_i[7] => result_r.IN0
alu_a_i[7] => LessThan0.IN25
alu_a_i[7] => LessThan1.IN25
alu_a_i[7] => Equal1.IN24
alu_a_i[7] => Add2.IN25
alu_a_i[7] => Add1.IN25
alu_a_i[8] => Add0.IN56
alu_a_i[8] => shift_left_1_r.DATAB
alu_a_i[8] => shift_left_1_r.DATAA
alu_a_i[8] => shift_right_1_r.DATAA
alu_a_i[8] => shift_right_1_r.DATAB
alu_a_i[8] => result_r.IN0
alu_a_i[8] => result_r.IN0
alu_a_i[8] => result_r.IN0
alu_a_i[8] => LessThan0.IN24
alu_a_i[8] => LessThan1.IN24
alu_a_i[8] => Equal1.IN23
alu_a_i[8] => Add2.IN24
alu_a_i[8] => Add1.IN24
alu_a_i[9] => Add0.IN55
alu_a_i[9] => shift_left_1_r.DATAB
alu_a_i[9] => shift_left_1_r.DATAA
alu_a_i[9] => shift_right_1_r.DATAA
alu_a_i[9] => shift_right_1_r.DATAB
alu_a_i[9] => result_r.IN0
alu_a_i[9] => result_r.IN0
alu_a_i[9] => result_r.IN0
alu_a_i[9] => LessThan0.IN23
alu_a_i[9] => LessThan1.IN23
alu_a_i[9] => Equal1.IN22
alu_a_i[9] => Add2.IN23
alu_a_i[9] => Add1.IN23
alu_a_i[10] => Add0.IN54
alu_a_i[10] => shift_left_1_r.DATAB
alu_a_i[10] => shift_left_1_r.DATAA
alu_a_i[10] => shift_right_1_r.DATAA
alu_a_i[10] => shift_right_1_r.DATAB
alu_a_i[10] => result_r.IN0
alu_a_i[10] => result_r.IN0
alu_a_i[10] => result_r.IN0
alu_a_i[10] => LessThan0.IN22
alu_a_i[10] => LessThan1.IN22
alu_a_i[10] => Equal1.IN21
alu_a_i[10] => Add2.IN22
alu_a_i[10] => Add1.IN22
alu_a_i[11] => Add0.IN53
alu_a_i[11] => shift_left_1_r.DATAB
alu_a_i[11] => shift_left_1_r.DATAA
alu_a_i[11] => shift_right_1_r.DATAA
alu_a_i[11] => shift_right_1_r.DATAB
alu_a_i[11] => result_r.IN0
alu_a_i[11] => result_r.IN0
alu_a_i[11] => result_r.IN0
alu_a_i[11] => LessThan0.IN21
alu_a_i[11] => LessThan1.IN21
alu_a_i[11] => Equal1.IN20
alu_a_i[11] => Add2.IN21
alu_a_i[11] => Add1.IN21
alu_a_i[12] => Add0.IN52
alu_a_i[12] => shift_left_1_r.DATAB
alu_a_i[12] => shift_left_1_r.DATAA
alu_a_i[12] => shift_right_1_r.DATAA
alu_a_i[12] => shift_right_1_r.DATAB
alu_a_i[12] => result_r.IN0
alu_a_i[12] => result_r.IN0
alu_a_i[12] => result_r.IN0
alu_a_i[12] => LessThan0.IN20
alu_a_i[12] => LessThan1.IN20
alu_a_i[12] => Equal1.IN19
alu_a_i[12] => Add2.IN20
alu_a_i[12] => Add1.IN20
alu_a_i[13] => Add0.IN51
alu_a_i[13] => shift_left_1_r.DATAB
alu_a_i[13] => shift_left_1_r.DATAA
alu_a_i[13] => shift_right_1_r.DATAA
alu_a_i[13] => shift_right_1_r.DATAB
alu_a_i[13] => result_r.IN0
alu_a_i[13] => result_r.IN0
alu_a_i[13] => result_r.IN0
alu_a_i[13] => LessThan0.IN19
alu_a_i[13] => LessThan1.IN19
alu_a_i[13] => Equal1.IN18
alu_a_i[13] => Add2.IN19
alu_a_i[13] => Add1.IN19
alu_a_i[14] => Add0.IN50
alu_a_i[14] => shift_left_1_r.DATAB
alu_a_i[14] => shift_left_1_r.DATAA
alu_a_i[14] => shift_right_1_r.DATAA
alu_a_i[14] => shift_right_1_r.DATAB
alu_a_i[14] => result_r.IN0
alu_a_i[14] => result_r.IN0
alu_a_i[14] => result_r.IN0
alu_a_i[14] => LessThan0.IN18
alu_a_i[14] => LessThan1.IN18
alu_a_i[14] => Equal1.IN17
alu_a_i[14] => Add2.IN18
alu_a_i[14] => Add1.IN18
alu_a_i[15] => Add0.IN49
alu_a_i[15] => shift_left_1_r.DATAB
alu_a_i[15] => shift_left_1_r.DATAA
alu_a_i[15] => shift_right_1_r.DATAA
alu_a_i[15] => shift_right_1_r.DATAB
alu_a_i[15] => result_r.IN0
alu_a_i[15] => result_r.IN0
alu_a_i[15] => result_r.IN0
alu_a_i[15] => LessThan0.IN17
alu_a_i[15] => LessThan1.IN17
alu_a_i[15] => Equal1.IN16
alu_a_i[15] => Add2.IN17
alu_a_i[15] => Add1.IN17
alu_a_i[16] => Add0.IN48
alu_a_i[16] => shift_left_1_r.DATAB
alu_a_i[16] => shift_left_1_r.DATAA
alu_a_i[16] => shift_right_1_r.DATAA
alu_a_i[16] => shift_right_1_r.DATAB
alu_a_i[16] => result_r.IN0
alu_a_i[16] => result_r.IN0
alu_a_i[16] => result_r.IN0
alu_a_i[16] => LessThan0.IN16
alu_a_i[16] => LessThan1.IN16
alu_a_i[16] => Equal1.IN15
alu_a_i[16] => Add2.IN16
alu_a_i[16] => Add1.IN16
alu_a_i[17] => Add0.IN47
alu_a_i[17] => shift_left_1_r.DATAB
alu_a_i[17] => shift_left_1_r.DATAA
alu_a_i[17] => shift_right_1_r.DATAA
alu_a_i[17] => shift_right_1_r.DATAB
alu_a_i[17] => result_r.IN0
alu_a_i[17] => result_r.IN0
alu_a_i[17] => result_r.IN0
alu_a_i[17] => LessThan0.IN15
alu_a_i[17] => LessThan1.IN15
alu_a_i[17] => Equal1.IN14
alu_a_i[17] => Add2.IN15
alu_a_i[17] => Add1.IN15
alu_a_i[18] => Add0.IN46
alu_a_i[18] => shift_left_1_r.DATAB
alu_a_i[18] => shift_left_1_r.DATAA
alu_a_i[18] => shift_right_1_r.DATAA
alu_a_i[18] => shift_right_1_r.DATAB
alu_a_i[18] => result_r.IN0
alu_a_i[18] => result_r.IN0
alu_a_i[18] => result_r.IN0
alu_a_i[18] => LessThan0.IN14
alu_a_i[18] => LessThan1.IN14
alu_a_i[18] => Equal1.IN13
alu_a_i[18] => Add2.IN14
alu_a_i[18] => Add1.IN14
alu_a_i[19] => Add0.IN45
alu_a_i[19] => shift_left_1_r.DATAB
alu_a_i[19] => shift_left_1_r.DATAA
alu_a_i[19] => shift_right_1_r.DATAA
alu_a_i[19] => shift_right_1_r.DATAB
alu_a_i[19] => result_r.IN0
alu_a_i[19] => result_r.IN0
alu_a_i[19] => result_r.IN0
alu_a_i[19] => LessThan0.IN13
alu_a_i[19] => LessThan1.IN13
alu_a_i[19] => Equal1.IN12
alu_a_i[19] => Add2.IN13
alu_a_i[19] => Add1.IN13
alu_a_i[20] => Add0.IN44
alu_a_i[20] => shift_left_1_r.DATAB
alu_a_i[20] => shift_left_1_r.DATAA
alu_a_i[20] => shift_right_1_r.DATAA
alu_a_i[20] => shift_right_1_r.DATAB
alu_a_i[20] => result_r.IN0
alu_a_i[20] => result_r.IN0
alu_a_i[20] => result_r.IN0
alu_a_i[20] => LessThan0.IN12
alu_a_i[20] => LessThan1.IN12
alu_a_i[20] => Equal1.IN11
alu_a_i[20] => Add2.IN12
alu_a_i[20] => Add1.IN12
alu_a_i[21] => Add0.IN43
alu_a_i[21] => shift_left_1_r.DATAB
alu_a_i[21] => shift_left_1_r.DATAA
alu_a_i[21] => shift_right_1_r.DATAA
alu_a_i[21] => shift_right_1_r.DATAB
alu_a_i[21] => result_r.IN0
alu_a_i[21] => result_r.IN0
alu_a_i[21] => result_r.IN0
alu_a_i[21] => LessThan0.IN11
alu_a_i[21] => LessThan1.IN11
alu_a_i[21] => Equal1.IN10
alu_a_i[21] => Add2.IN11
alu_a_i[21] => Add1.IN11
alu_a_i[22] => Add0.IN42
alu_a_i[22] => shift_left_1_r.DATAB
alu_a_i[22] => shift_left_1_r.DATAA
alu_a_i[22] => shift_right_1_r.DATAA
alu_a_i[22] => shift_right_1_r.DATAB
alu_a_i[22] => result_r.IN0
alu_a_i[22] => result_r.IN0
alu_a_i[22] => result_r.IN0
alu_a_i[22] => LessThan0.IN10
alu_a_i[22] => LessThan1.IN10
alu_a_i[22] => Equal1.IN9
alu_a_i[22] => Add2.IN10
alu_a_i[22] => Add1.IN10
alu_a_i[23] => Add0.IN41
alu_a_i[23] => shift_left_1_r.DATAB
alu_a_i[23] => shift_left_1_r.DATAA
alu_a_i[23] => shift_right_1_r.DATAA
alu_a_i[23] => shift_right_1_r.DATAB
alu_a_i[23] => result_r.IN0
alu_a_i[23] => result_r.IN0
alu_a_i[23] => result_r.IN0
alu_a_i[23] => LessThan0.IN9
alu_a_i[23] => LessThan1.IN9
alu_a_i[23] => Equal1.IN8
alu_a_i[23] => Add2.IN9
alu_a_i[23] => Add1.IN9
alu_a_i[24] => Add0.IN40
alu_a_i[24] => shift_left_1_r.DATAB
alu_a_i[24] => shift_left_1_r.DATAA
alu_a_i[24] => shift_right_1_r.DATAA
alu_a_i[24] => shift_right_1_r.DATAB
alu_a_i[24] => result_r.IN0
alu_a_i[24] => result_r.IN0
alu_a_i[24] => result_r.IN0
alu_a_i[24] => LessThan0.IN8
alu_a_i[24] => LessThan1.IN8
alu_a_i[24] => Equal1.IN7
alu_a_i[24] => Add2.IN8
alu_a_i[24] => Add1.IN8
alu_a_i[25] => Add0.IN39
alu_a_i[25] => shift_left_1_r.DATAB
alu_a_i[25] => shift_left_1_r.DATAA
alu_a_i[25] => shift_right_1_r.DATAA
alu_a_i[25] => shift_right_1_r.DATAB
alu_a_i[25] => result_r.IN0
alu_a_i[25] => result_r.IN0
alu_a_i[25] => result_r.IN0
alu_a_i[25] => LessThan0.IN7
alu_a_i[25] => LessThan1.IN7
alu_a_i[25] => Equal1.IN6
alu_a_i[25] => Add2.IN7
alu_a_i[25] => Add1.IN7
alu_a_i[26] => Add0.IN38
alu_a_i[26] => shift_left_1_r.DATAB
alu_a_i[26] => shift_left_1_r.DATAA
alu_a_i[26] => shift_right_1_r.DATAA
alu_a_i[26] => shift_right_1_r.DATAB
alu_a_i[26] => result_r.IN0
alu_a_i[26] => result_r.IN0
alu_a_i[26] => result_r.IN0
alu_a_i[26] => LessThan0.IN6
alu_a_i[26] => LessThan1.IN6
alu_a_i[26] => Equal1.IN5
alu_a_i[26] => Add2.IN6
alu_a_i[26] => Add1.IN6
alu_a_i[27] => Add0.IN37
alu_a_i[27] => shift_left_1_r.DATAB
alu_a_i[27] => shift_left_1_r.DATAA
alu_a_i[27] => shift_right_1_r.DATAA
alu_a_i[27] => shift_right_1_r.DATAB
alu_a_i[27] => result_r.IN0
alu_a_i[27] => result_r.IN0
alu_a_i[27] => result_r.IN0
alu_a_i[27] => LessThan0.IN5
alu_a_i[27] => LessThan1.IN5
alu_a_i[27] => Equal1.IN4
alu_a_i[27] => Add2.IN5
alu_a_i[27] => Add1.IN5
alu_a_i[28] => Add0.IN36
alu_a_i[28] => shift_left_1_r.DATAB
alu_a_i[28] => shift_left_1_r.DATAA
alu_a_i[28] => shift_right_1_r.DATAA
alu_a_i[28] => shift_right_1_r.DATAB
alu_a_i[28] => result_r.IN0
alu_a_i[28] => result_r.IN0
alu_a_i[28] => result_r.IN0
alu_a_i[28] => LessThan0.IN4
alu_a_i[28] => LessThan1.IN4
alu_a_i[28] => Equal1.IN3
alu_a_i[28] => Add2.IN4
alu_a_i[28] => Add1.IN4
alu_a_i[29] => Add0.IN35
alu_a_i[29] => shift_left_1_r.DATAB
alu_a_i[29] => shift_left_1_r.DATAA
alu_a_i[29] => shift_right_1_r.DATAA
alu_a_i[29] => shift_right_1_r.DATAB
alu_a_i[29] => result_r.IN0
alu_a_i[29] => result_r.IN0
alu_a_i[29] => result_r.IN0
alu_a_i[29] => LessThan0.IN3
alu_a_i[29] => LessThan1.IN3
alu_a_i[29] => Equal1.IN2
alu_a_i[29] => Add2.IN3
alu_a_i[29] => Add1.IN3
alu_a_i[30] => Add0.IN34
alu_a_i[30] => shift_left_1_r.DATAB
alu_a_i[30] => shift_left_1_r.DATAA
alu_a_i[30] => shift_right_1_r.DATAA
alu_a_i[30] => shift_right_1_r.DATAB
alu_a_i[30] => result_r.IN0
alu_a_i[30] => result_r.IN0
alu_a_i[30] => result_r.IN0
alu_a_i[30] => LessThan0.IN2
alu_a_i[30] => LessThan1.IN2
alu_a_i[30] => Equal1.IN1
alu_a_i[30] => Add2.IN2
alu_a_i[30] => Add1.IN2
alu_a_i[31] => Add0.IN33
alu_a_i[31] => shift_left_1_r.DATAA
alu_a_i[31] => always0.IN1
alu_a_i[31] => shift_right_1_r.DATAA
alu_a_i[31] => shift_right_1_r.DATAB
alu_a_i[31] => result_r.IN0
alu_a_i[31] => result_r.IN0
alu_a_i[31] => result_r.IN0
alu_a_i[31] => LessThan0.IN1
alu_a_i[31] => LessThan1.IN1
alu_a_i[31] => Equal1.IN0
alu_a_i[31] => Add2.IN1
alu_a_i[31] => result_r.DATAB
alu_a_i[31] => Add1.IN1
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_left_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => shift_right_1_r.OUTPUTSELECT
alu_b_i[0] => result_r.IN1
alu_b_i[0] => result_r.IN1
alu_b_i[0] => result_r.IN1
alu_b_i[0] => LessThan0.IN64
alu_b_i[0] => LessThan1.IN64
alu_b_i[0] => Add1.IN64
alu_b_i[0] => Equal1.IN63
alu_b_i[0] => Add2.IN64
alu_b_i[0] => Mux31.IN35
alu_b_i[0] => Add0.IN32
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_left_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => shift_right_2_r.OUTPUTSELECT
alu_b_i[1] => result_r.IN1
alu_b_i[1] => result_r.IN1
alu_b_i[1] => result_r.IN1
alu_b_i[1] => LessThan0.IN63
alu_b_i[1] => LessThan1.IN63
alu_b_i[1] => Add1.IN63
alu_b_i[1] => Equal1.IN62
alu_b_i[1] => Add2.IN63
alu_b_i[1] => Mux30.IN35
alu_b_i[1] => Add0.IN31
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_left_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => shift_right_4_r.OUTPUTSELECT
alu_b_i[2] => result_r.IN1
alu_b_i[2] => result_r.IN1
alu_b_i[2] => result_r.IN1
alu_b_i[2] => LessThan0.IN62
alu_b_i[2] => LessThan1.IN62
alu_b_i[2] => Add1.IN62
alu_b_i[2] => Equal1.IN61
alu_b_i[2] => Add2.IN62
alu_b_i[2] => Mux29.IN35
alu_b_i[2] => Add0.IN30
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_left_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => shift_right_8_r.OUTPUTSELECT
alu_b_i[3] => result_r.IN1
alu_b_i[3] => result_r.IN1
alu_b_i[3] => result_r.IN1
alu_b_i[3] => LessThan0.IN61
alu_b_i[3] => LessThan1.IN61
alu_b_i[3] => Add1.IN61
alu_b_i[3] => Equal1.IN60
alu_b_i[3] => Add2.IN61
alu_b_i[3] => Mux28.IN35
alu_b_i[3] => Add0.IN29
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.OUTPUTSELECT
alu_b_i[4] => result_r.IN1
alu_b_i[4] => result_r.IN1
alu_b_i[4] => result_r.IN1
alu_b_i[4] => LessThan0.IN60
alu_b_i[4] => LessThan1.IN60
alu_b_i[4] => Add1.IN60
alu_b_i[4] => Equal1.IN59
alu_b_i[4] => Add2.IN60
alu_b_i[4] => Mux27.IN35
alu_b_i[4] => Add0.IN28
alu_b_i[5] => result_r.IN1
alu_b_i[5] => result_r.IN1
alu_b_i[5] => result_r.IN1
alu_b_i[5] => LessThan0.IN59
alu_b_i[5] => LessThan1.IN59
alu_b_i[5] => Add1.IN59
alu_b_i[5] => Equal1.IN58
alu_b_i[5] => Add2.IN59
alu_b_i[5] => Mux26.IN35
alu_b_i[5] => Add0.IN27
alu_b_i[6] => result_r.IN1
alu_b_i[6] => result_r.IN1
alu_b_i[6] => result_r.IN1
alu_b_i[6] => LessThan0.IN58
alu_b_i[6] => LessThan1.IN58
alu_b_i[6] => Add1.IN58
alu_b_i[6] => Equal1.IN57
alu_b_i[6] => Add2.IN58
alu_b_i[6] => Mux25.IN35
alu_b_i[6] => Add0.IN26
alu_b_i[7] => result_r.IN1
alu_b_i[7] => result_r.IN1
alu_b_i[7] => result_r.IN1
alu_b_i[7] => LessThan0.IN57
alu_b_i[7] => LessThan1.IN57
alu_b_i[7] => Add1.IN57
alu_b_i[7] => Equal1.IN56
alu_b_i[7] => Add2.IN57
alu_b_i[7] => Mux24.IN35
alu_b_i[7] => Add0.IN25
alu_b_i[8] => result_r.IN1
alu_b_i[8] => result_r.IN1
alu_b_i[8] => result_r.IN1
alu_b_i[8] => LessThan0.IN56
alu_b_i[8] => LessThan1.IN56
alu_b_i[8] => Add1.IN56
alu_b_i[8] => Equal1.IN55
alu_b_i[8] => Add2.IN56
alu_b_i[8] => Mux23.IN35
alu_b_i[8] => Add0.IN24
alu_b_i[9] => result_r.IN1
alu_b_i[9] => result_r.IN1
alu_b_i[9] => result_r.IN1
alu_b_i[9] => LessThan0.IN55
alu_b_i[9] => LessThan1.IN55
alu_b_i[9] => Add1.IN55
alu_b_i[9] => Equal1.IN54
alu_b_i[9] => Add2.IN55
alu_b_i[9] => Mux22.IN35
alu_b_i[9] => Add0.IN23
alu_b_i[10] => result_r.IN1
alu_b_i[10] => result_r.IN1
alu_b_i[10] => result_r.IN1
alu_b_i[10] => LessThan0.IN54
alu_b_i[10] => LessThan1.IN54
alu_b_i[10] => Add1.IN54
alu_b_i[10] => Equal1.IN53
alu_b_i[10] => Add2.IN54
alu_b_i[10] => Mux21.IN35
alu_b_i[10] => Add0.IN22
alu_b_i[11] => result_r.IN1
alu_b_i[11] => result_r.IN1
alu_b_i[11] => result_r.IN1
alu_b_i[11] => LessThan0.IN53
alu_b_i[11] => LessThan1.IN53
alu_b_i[11] => Add1.IN53
alu_b_i[11] => Equal1.IN52
alu_b_i[11] => Add2.IN53
alu_b_i[11] => Mux20.IN35
alu_b_i[11] => Add0.IN21
alu_b_i[12] => result_r.IN1
alu_b_i[12] => result_r.IN1
alu_b_i[12] => result_r.IN1
alu_b_i[12] => LessThan0.IN52
alu_b_i[12] => LessThan1.IN52
alu_b_i[12] => Add1.IN52
alu_b_i[12] => Equal1.IN51
alu_b_i[12] => Add2.IN52
alu_b_i[12] => Mux19.IN35
alu_b_i[12] => Add0.IN20
alu_b_i[13] => result_r.IN1
alu_b_i[13] => result_r.IN1
alu_b_i[13] => result_r.IN1
alu_b_i[13] => LessThan0.IN51
alu_b_i[13] => LessThan1.IN51
alu_b_i[13] => Add1.IN51
alu_b_i[13] => Equal1.IN50
alu_b_i[13] => Add2.IN51
alu_b_i[13] => Mux18.IN35
alu_b_i[13] => Add0.IN19
alu_b_i[14] => result_r.IN1
alu_b_i[14] => result_r.IN1
alu_b_i[14] => result_r.IN1
alu_b_i[14] => LessThan0.IN50
alu_b_i[14] => LessThan1.IN50
alu_b_i[14] => Add1.IN50
alu_b_i[14] => Equal1.IN49
alu_b_i[14] => Add2.IN50
alu_b_i[14] => Mux17.IN35
alu_b_i[14] => Add0.IN18
alu_b_i[15] => result_r.IN1
alu_b_i[15] => result_r.IN1
alu_b_i[15] => result_r.IN1
alu_b_i[15] => LessThan0.IN49
alu_b_i[15] => LessThan1.IN49
alu_b_i[15] => Add1.IN49
alu_b_i[15] => Equal1.IN48
alu_b_i[15] => Add2.IN49
alu_b_i[15] => Mux16.IN35
alu_b_i[15] => Add0.IN17
alu_b_i[16] => result_r.IN1
alu_b_i[16] => result_r.IN1
alu_b_i[16] => result_r.IN1
alu_b_i[16] => LessThan0.IN48
alu_b_i[16] => LessThan1.IN48
alu_b_i[16] => Add1.IN48
alu_b_i[16] => Equal1.IN47
alu_b_i[16] => Add2.IN48
alu_b_i[16] => Mux15.IN35
alu_b_i[16] => Add0.IN16
alu_b_i[17] => result_r.IN1
alu_b_i[17] => result_r.IN1
alu_b_i[17] => result_r.IN1
alu_b_i[17] => LessThan0.IN47
alu_b_i[17] => LessThan1.IN47
alu_b_i[17] => Add1.IN47
alu_b_i[17] => Equal1.IN46
alu_b_i[17] => Add2.IN47
alu_b_i[17] => Mux14.IN35
alu_b_i[17] => Add0.IN15
alu_b_i[18] => result_r.IN1
alu_b_i[18] => result_r.IN1
alu_b_i[18] => result_r.IN1
alu_b_i[18] => LessThan0.IN46
alu_b_i[18] => LessThan1.IN46
alu_b_i[18] => Add1.IN46
alu_b_i[18] => Equal1.IN45
alu_b_i[18] => Add2.IN46
alu_b_i[18] => Mux13.IN35
alu_b_i[18] => Add0.IN14
alu_b_i[19] => result_r.IN1
alu_b_i[19] => result_r.IN1
alu_b_i[19] => result_r.IN1
alu_b_i[19] => LessThan0.IN45
alu_b_i[19] => LessThan1.IN45
alu_b_i[19] => Add1.IN45
alu_b_i[19] => Equal1.IN44
alu_b_i[19] => Add2.IN45
alu_b_i[19] => Mux12.IN35
alu_b_i[19] => Add0.IN13
alu_b_i[20] => result_r.IN1
alu_b_i[20] => result_r.IN1
alu_b_i[20] => result_r.IN1
alu_b_i[20] => LessThan0.IN44
alu_b_i[20] => LessThan1.IN44
alu_b_i[20] => Add1.IN44
alu_b_i[20] => Equal1.IN43
alu_b_i[20] => Add2.IN44
alu_b_i[20] => Mux11.IN35
alu_b_i[20] => Add0.IN12
alu_b_i[21] => result_r.IN1
alu_b_i[21] => result_r.IN1
alu_b_i[21] => result_r.IN1
alu_b_i[21] => LessThan0.IN43
alu_b_i[21] => LessThan1.IN43
alu_b_i[21] => Add1.IN43
alu_b_i[21] => Equal1.IN42
alu_b_i[21] => Add2.IN43
alu_b_i[21] => Mux10.IN35
alu_b_i[21] => Add0.IN11
alu_b_i[22] => result_r.IN1
alu_b_i[22] => result_r.IN1
alu_b_i[22] => result_r.IN1
alu_b_i[22] => LessThan0.IN42
alu_b_i[22] => LessThan1.IN42
alu_b_i[22] => Add1.IN42
alu_b_i[22] => Equal1.IN41
alu_b_i[22] => Add2.IN42
alu_b_i[22] => Mux9.IN35
alu_b_i[22] => Add0.IN10
alu_b_i[23] => result_r.IN1
alu_b_i[23] => result_r.IN1
alu_b_i[23] => result_r.IN1
alu_b_i[23] => LessThan0.IN41
alu_b_i[23] => LessThan1.IN41
alu_b_i[23] => Add1.IN41
alu_b_i[23] => Equal1.IN40
alu_b_i[23] => Add2.IN41
alu_b_i[23] => Mux8.IN35
alu_b_i[23] => Add0.IN9
alu_b_i[24] => result_r.IN1
alu_b_i[24] => result_r.IN1
alu_b_i[24] => result_r.IN1
alu_b_i[24] => LessThan0.IN40
alu_b_i[24] => LessThan1.IN40
alu_b_i[24] => Add1.IN40
alu_b_i[24] => Equal1.IN39
alu_b_i[24] => Add2.IN40
alu_b_i[24] => Mux7.IN35
alu_b_i[24] => Add0.IN8
alu_b_i[25] => result_r.IN1
alu_b_i[25] => result_r.IN1
alu_b_i[25] => result_r.IN1
alu_b_i[25] => LessThan0.IN39
alu_b_i[25] => LessThan1.IN39
alu_b_i[25] => Add1.IN39
alu_b_i[25] => Equal1.IN38
alu_b_i[25] => Add2.IN39
alu_b_i[25] => Mux6.IN35
alu_b_i[25] => Add0.IN7
alu_b_i[26] => result_r.IN1
alu_b_i[26] => result_r.IN1
alu_b_i[26] => result_r.IN1
alu_b_i[26] => LessThan0.IN38
alu_b_i[26] => LessThan1.IN38
alu_b_i[26] => Add1.IN38
alu_b_i[26] => Equal1.IN37
alu_b_i[26] => Add2.IN38
alu_b_i[26] => Mux5.IN35
alu_b_i[26] => Add0.IN6
alu_b_i[27] => result_r.IN1
alu_b_i[27] => result_r.IN1
alu_b_i[27] => result_r.IN1
alu_b_i[27] => LessThan0.IN37
alu_b_i[27] => LessThan1.IN37
alu_b_i[27] => Add1.IN37
alu_b_i[27] => Equal1.IN36
alu_b_i[27] => Add2.IN37
alu_b_i[27] => Mux4.IN35
alu_b_i[27] => Add0.IN5
alu_b_i[28] => result_r.IN1
alu_b_i[28] => result_r.IN1
alu_b_i[28] => result_r.IN1
alu_b_i[28] => LessThan0.IN36
alu_b_i[28] => LessThan1.IN36
alu_b_i[28] => Add1.IN36
alu_b_i[28] => Equal1.IN35
alu_b_i[28] => Add2.IN36
alu_b_i[28] => Mux3.IN35
alu_b_i[28] => Add0.IN4
alu_b_i[29] => result_r.IN1
alu_b_i[29] => result_r.IN1
alu_b_i[29] => result_r.IN1
alu_b_i[29] => LessThan0.IN35
alu_b_i[29] => LessThan1.IN35
alu_b_i[29] => Add1.IN35
alu_b_i[29] => Equal1.IN34
alu_b_i[29] => Add2.IN35
alu_b_i[29] => Mux2.IN35
alu_b_i[29] => Add0.IN3
alu_b_i[30] => result_r.IN1
alu_b_i[30] => result_r.IN1
alu_b_i[30] => result_r.IN1
alu_b_i[30] => LessThan0.IN34
alu_b_i[30] => LessThan1.IN34
alu_b_i[30] => Add1.IN34
alu_b_i[30] => Equal1.IN33
alu_b_i[30] => Add2.IN34
alu_b_i[30] => Mux1.IN35
alu_b_i[30] => Add0.IN2
alu_b_i[31] => result_r.IN1
alu_b_i[31] => result_r.IN1
alu_b_i[31] => result_r.IN1
alu_b_i[31] => LessThan0.IN33
alu_b_i[31] => LessThan1.IN33
alu_b_i[31] => Add1.IN33
alu_b_i[31] => greater_than_signed.DATAB
alu_b_i[31] => Equal1.IN32
alu_b_i[31] => Add2.IN33
alu_b_i[31] => Mux0.IN35
alu_b_i[31] => Add0.IN1
alu_p_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_p_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|PC_branch_adder:comp18
PC_now[0] => Add0.IN32
PC_now[1] => Add0.IN31
PC_now[2] => Add0.IN30
PC_now[3] => Add0.IN29
PC_now[4] => Add0.IN28
PC_now[5] => Add0.IN27
PC_now[6] => Add0.IN26
PC_now[7] => Add0.IN25
PC_now[8] => Add0.IN24
PC_now[9] => Add0.IN23
PC_now[10] => Add0.IN22
PC_now[11] => Add0.IN21
PC_now[12] => Add0.IN20
PC_now[13] => Add0.IN19
PC_now[14] => Add0.IN18
PC_now[15] => Add0.IN17
PC_now[16] => Add0.IN16
PC_now[17] => Add0.IN15
PC_now[18] => Add0.IN14
PC_now[19] => Add0.IN13
PC_now[20] => Add0.IN12
PC_now[21] => Add0.IN11
PC_now[22] => Add0.IN10
PC_now[23] => Add0.IN9
PC_now[24] => Add0.IN8
PC_now[25] => Add0.IN7
PC_now[26] => Add0.IN6
PC_now[27] => Add0.IN5
PC_now[28] => Add0.IN4
PC_now[29] => Add0.IN3
PC_now[30] => Add0.IN2
PC_now[31] => Add0.IN1
ImmExt[0] => Add0.IN64
ImmExt[1] => Add0.IN63
ImmExt[2] => Add0.IN62
ImmExt[3] => Add0.IN61
ImmExt[4] => Add0.IN60
ImmExt[5] => Add0.IN59
ImmExt[6] => Add0.IN58
ImmExt[7] => Add0.IN57
ImmExt[8] => Add0.IN56
ImmExt[9] => Add0.IN55
ImmExt[10] => Add0.IN54
ImmExt[11] => Add0.IN53
ImmExt[12] => Add0.IN52
ImmExt[13] => Add0.IN51
ImmExt[14] => Add0.IN50
ImmExt[15] => Add0.IN49
ImmExt[16] => Add0.IN48
ImmExt[17] => Add0.IN47
ImmExt[18] => Add0.IN46
ImmExt[19] => Add0.IN45
ImmExt[20] => Add0.IN44
ImmExt[21] => Add0.IN43
ImmExt[22] => Add0.IN42
ImmExt[23] => Add0.IN41
ImmExt[24] => Add0.IN40
ImmExt[25] => Add0.IN39
ImmExt[26] => Add0.IN38
ImmExt[27] => Add0.IN37
ImmExt[28] => Add0.IN36
ImmExt[29] => Add0.IN35
ImmExt[30] => Add0.IN34
ImmExt[31] => Add0.IN33
PCTarget[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCTarget[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|E_to_M_register:comp19
clk => MemWriteM~reg0.CLK
clk => ResultSrcM[0]~reg0.CLK
clk => ResultSrcM[1]~reg0.CLK
clk => RegWriteM~reg0.CLK
clk => PC_plus4M[0]~reg0.CLK
clk => PC_plus4M[1]~reg0.CLK
clk => PC_plus4M[2]~reg0.CLK
clk => PC_plus4M[3]~reg0.CLK
clk => PC_plus4M[4]~reg0.CLK
clk => PC_plus4M[5]~reg0.CLK
clk => PC_plus4M[6]~reg0.CLK
clk => PC_plus4M[7]~reg0.CLK
clk => PC_plus4M[8]~reg0.CLK
clk => PC_plus4M[9]~reg0.CLK
clk => PC_plus4M[10]~reg0.CLK
clk => PC_plus4M[11]~reg0.CLK
clk => PC_plus4M[12]~reg0.CLK
clk => PC_plus4M[13]~reg0.CLK
clk => PC_plus4M[14]~reg0.CLK
clk => PC_plus4M[15]~reg0.CLK
clk => PC_plus4M[16]~reg0.CLK
clk => PC_plus4M[17]~reg0.CLK
clk => PC_plus4M[18]~reg0.CLK
clk => PC_plus4M[19]~reg0.CLK
clk => PC_plus4M[20]~reg0.CLK
clk => PC_plus4M[21]~reg0.CLK
clk => PC_plus4M[22]~reg0.CLK
clk => PC_plus4M[23]~reg0.CLK
clk => PC_plus4M[24]~reg0.CLK
clk => PC_plus4M[25]~reg0.CLK
clk => PC_plus4M[26]~reg0.CLK
clk => PC_plus4M[27]~reg0.CLK
clk => PC_plus4M[28]~reg0.CLK
clk => PC_plus4M[29]~reg0.CLK
clk => PC_plus4M[30]~reg0.CLK
clk => PC_plus4M[31]~reg0.CLK
clk => write_addrM[0]~reg0.CLK
clk => write_addrM[1]~reg0.CLK
clk => write_addrM[2]~reg0.CLK
clk => write_addrM[3]~reg0.CLK
clk => write_addrM[4]~reg0.CLK
clk => WriteDataM[0]~reg0.CLK
clk => WriteDataM[1]~reg0.CLK
clk => WriteDataM[2]~reg0.CLK
clk => WriteDataM[3]~reg0.CLK
clk => WriteDataM[4]~reg0.CLK
clk => WriteDataM[5]~reg0.CLK
clk => WriteDataM[6]~reg0.CLK
clk => WriteDataM[7]~reg0.CLK
clk => WriteDataM[8]~reg0.CLK
clk => WriteDataM[9]~reg0.CLK
clk => WriteDataM[10]~reg0.CLK
clk => WriteDataM[11]~reg0.CLK
clk => WriteDataM[12]~reg0.CLK
clk => WriteDataM[13]~reg0.CLK
clk => WriteDataM[14]~reg0.CLK
clk => WriteDataM[15]~reg0.CLK
clk => WriteDataM[16]~reg0.CLK
clk => WriteDataM[17]~reg0.CLK
clk => WriteDataM[18]~reg0.CLK
clk => WriteDataM[19]~reg0.CLK
clk => WriteDataM[20]~reg0.CLK
clk => WriteDataM[21]~reg0.CLK
clk => WriteDataM[22]~reg0.CLK
clk => WriteDataM[23]~reg0.CLK
clk => WriteDataM[24]~reg0.CLK
clk => WriteDataM[25]~reg0.CLK
clk => WriteDataM[26]~reg0.CLK
clk => WriteDataM[27]~reg0.CLK
clk => WriteDataM[28]~reg0.CLK
clk => WriteDataM[29]~reg0.CLK
clk => WriteDataM[30]~reg0.CLK
clk => WriteDataM[31]~reg0.CLK
clk => ALU_outM[0]~reg0.CLK
clk => ALU_outM[1]~reg0.CLK
clk => ALU_outM[2]~reg0.CLK
clk => ALU_outM[3]~reg0.CLK
clk => ALU_outM[4]~reg0.CLK
clk => ALU_outM[5]~reg0.CLK
clk => ALU_outM[6]~reg0.CLK
clk => ALU_outM[7]~reg0.CLK
clk => ALU_outM[8]~reg0.CLK
clk => ALU_outM[9]~reg0.CLK
clk => ALU_outM[10]~reg0.CLK
clk => ALU_outM[11]~reg0.CLK
clk => ALU_outM[12]~reg0.CLK
clk => ALU_outM[13]~reg0.CLK
clk => ALU_outM[14]~reg0.CLK
clk => ALU_outM[15]~reg0.CLK
clk => ALU_outM[16]~reg0.CLK
clk => ALU_outM[17]~reg0.CLK
clk => ALU_outM[18]~reg0.CLK
clk => ALU_outM[19]~reg0.CLK
clk => ALU_outM[20]~reg0.CLK
clk => ALU_outM[21]~reg0.CLK
clk => ALU_outM[22]~reg0.CLK
clk => ALU_outM[23]~reg0.CLK
clk => ALU_outM[24]~reg0.CLK
clk => ALU_outM[25]~reg0.CLK
clk => ALU_outM[26]~reg0.CLK
clk => ALU_outM[27]~reg0.CLK
clk => ALU_outM[28]~reg0.CLK
clk => ALU_outM[29]~reg0.CLK
clk => ALU_outM[30]~reg0.CLK
clk => ALU_outM[31]~reg0.CLK
reset => MemWriteM~reg0.ACLR
reset => ResultSrcM[0]~reg0.ACLR
reset => ResultSrcM[1]~reg0.ACLR
reset => RegWriteM~reg0.ACLR
reset => PC_plus4M[0]~reg0.ACLR
reset => PC_plus4M[1]~reg0.ACLR
reset => PC_plus4M[2]~reg0.ACLR
reset => PC_plus4M[3]~reg0.ACLR
reset => PC_plus4M[4]~reg0.ACLR
reset => PC_plus4M[5]~reg0.ACLR
reset => PC_plus4M[6]~reg0.ACLR
reset => PC_plus4M[7]~reg0.ACLR
reset => PC_plus4M[8]~reg0.ACLR
reset => PC_plus4M[9]~reg0.ACLR
reset => PC_plus4M[10]~reg0.ACLR
reset => PC_plus4M[11]~reg0.ACLR
reset => PC_plus4M[12]~reg0.ACLR
reset => PC_plus4M[13]~reg0.ACLR
reset => PC_plus4M[14]~reg0.ACLR
reset => PC_plus4M[15]~reg0.ACLR
reset => PC_plus4M[16]~reg0.ACLR
reset => PC_plus4M[17]~reg0.ACLR
reset => PC_plus4M[18]~reg0.ACLR
reset => PC_plus4M[19]~reg0.ACLR
reset => PC_plus4M[20]~reg0.ACLR
reset => PC_plus4M[21]~reg0.ACLR
reset => PC_plus4M[22]~reg0.ACLR
reset => PC_plus4M[23]~reg0.ACLR
reset => PC_plus4M[24]~reg0.ACLR
reset => PC_plus4M[25]~reg0.ACLR
reset => PC_plus4M[26]~reg0.ACLR
reset => PC_plus4M[27]~reg0.ACLR
reset => PC_plus4M[28]~reg0.ACLR
reset => PC_plus4M[29]~reg0.ACLR
reset => PC_plus4M[30]~reg0.ACLR
reset => PC_plus4M[31]~reg0.ACLR
reset => write_addrM[0]~reg0.ACLR
reset => write_addrM[1]~reg0.ACLR
reset => write_addrM[2]~reg0.ACLR
reset => write_addrM[3]~reg0.ACLR
reset => write_addrM[4]~reg0.ACLR
reset => WriteDataM[0]~reg0.ACLR
reset => WriteDataM[1]~reg0.ACLR
reset => WriteDataM[2]~reg0.ACLR
reset => WriteDataM[3]~reg0.ACLR
reset => WriteDataM[4]~reg0.ACLR
reset => WriteDataM[5]~reg0.ACLR
reset => WriteDataM[6]~reg0.ACLR
reset => WriteDataM[7]~reg0.ACLR
reset => WriteDataM[8]~reg0.ACLR
reset => WriteDataM[9]~reg0.ACLR
reset => WriteDataM[10]~reg0.ACLR
reset => WriteDataM[11]~reg0.ACLR
reset => WriteDataM[12]~reg0.ACLR
reset => WriteDataM[13]~reg0.ACLR
reset => WriteDataM[14]~reg0.ACLR
reset => WriteDataM[15]~reg0.ACLR
reset => WriteDataM[16]~reg0.ACLR
reset => WriteDataM[17]~reg0.ACLR
reset => WriteDataM[18]~reg0.ACLR
reset => WriteDataM[19]~reg0.ACLR
reset => WriteDataM[20]~reg0.ACLR
reset => WriteDataM[21]~reg0.ACLR
reset => WriteDataM[22]~reg0.ACLR
reset => WriteDataM[23]~reg0.ACLR
reset => WriteDataM[24]~reg0.ACLR
reset => WriteDataM[25]~reg0.ACLR
reset => WriteDataM[26]~reg0.ACLR
reset => WriteDataM[27]~reg0.ACLR
reset => WriteDataM[28]~reg0.ACLR
reset => WriteDataM[29]~reg0.ACLR
reset => WriteDataM[30]~reg0.ACLR
reset => WriteDataM[31]~reg0.ACLR
reset => ALU_outM[0]~reg0.ACLR
reset => ALU_outM[1]~reg0.ACLR
reset => ALU_outM[2]~reg0.ACLR
reset => ALU_outM[3]~reg0.ACLR
reset => ALU_outM[4]~reg0.ACLR
reset => ALU_outM[5]~reg0.ACLR
reset => ALU_outM[6]~reg0.ACLR
reset => ALU_outM[7]~reg0.ACLR
reset => ALU_outM[8]~reg0.ACLR
reset => ALU_outM[9]~reg0.ACLR
reset => ALU_outM[10]~reg0.ACLR
reset => ALU_outM[11]~reg0.ACLR
reset => ALU_outM[12]~reg0.ACLR
reset => ALU_outM[13]~reg0.ACLR
reset => ALU_outM[14]~reg0.ACLR
reset => ALU_outM[15]~reg0.ACLR
reset => ALU_outM[16]~reg0.ACLR
reset => ALU_outM[17]~reg0.ACLR
reset => ALU_outM[18]~reg0.ACLR
reset => ALU_outM[19]~reg0.ACLR
reset => ALU_outM[20]~reg0.ACLR
reset => ALU_outM[21]~reg0.ACLR
reset => ALU_outM[22]~reg0.ACLR
reset => ALU_outM[23]~reg0.ACLR
reset => ALU_outM[24]~reg0.ACLR
reset => ALU_outM[25]~reg0.ACLR
reset => ALU_outM[26]~reg0.ACLR
reset => ALU_outM[27]~reg0.ACLR
reset => ALU_outM[28]~reg0.ACLR
reset => ALU_outM[29]~reg0.ACLR
reset => ALU_outM[30]~reg0.ACLR
reset => ALU_outM[31]~reg0.ACLR
RegWriteE => RegWriteM~reg0.DATAIN
ResultSrcE[0] => ResultSrcM[0]~reg0.DATAIN
ResultSrcE[1] => ResultSrcM[1]~reg0.DATAIN
MemWriteE => MemWriteM~reg0.DATAIN
ALU_outE[0] => ALU_outM[0]~reg0.DATAIN
ALU_outE[1] => ALU_outM[1]~reg0.DATAIN
ALU_outE[2] => ALU_outM[2]~reg0.DATAIN
ALU_outE[3] => ALU_outM[3]~reg0.DATAIN
ALU_outE[4] => ALU_outM[4]~reg0.DATAIN
ALU_outE[5] => ALU_outM[5]~reg0.DATAIN
ALU_outE[6] => ALU_outM[6]~reg0.DATAIN
ALU_outE[7] => ALU_outM[7]~reg0.DATAIN
ALU_outE[8] => ALU_outM[8]~reg0.DATAIN
ALU_outE[9] => ALU_outM[9]~reg0.DATAIN
ALU_outE[10] => ALU_outM[10]~reg0.DATAIN
ALU_outE[11] => ALU_outM[11]~reg0.DATAIN
ALU_outE[12] => ALU_outM[12]~reg0.DATAIN
ALU_outE[13] => ALU_outM[13]~reg0.DATAIN
ALU_outE[14] => ALU_outM[14]~reg0.DATAIN
ALU_outE[15] => ALU_outM[15]~reg0.DATAIN
ALU_outE[16] => ALU_outM[16]~reg0.DATAIN
ALU_outE[17] => ALU_outM[17]~reg0.DATAIN
ALU_outE[18] => ALU_outM[18]~reg0.DATAIN
ALU_outE[19] => ALU_outM[19]~reg0.DATAIN
ALU_outE[20] => ALU_outM[20]~reg0.DATAIN
ALU_outE[21] => ALU_outM[21]~reg0.DATAIN
ALU_outE[22] => ALU_outM[22]~reg0.DATAIN
ALU_outE[23] => ALU_outM[23]~reg0.DATAIN
ALU_outE[24] => ALU_outM[24]~reg0.DATAIN
ALU_outE[25] => ALU_outM[25]~reg0.DATAIN
ALU_outE[26] => ALU_outM[26]~reg0.DATAIN
ALU_outE[27] => ALU_outM[27]~reg0.DATAIN
ALU_outE[28] => ALU_outM[28]~reg0.DATAIN
ALU_outE[29] => ALU_outM[29]~reg0.DATAIN
ALU_outE[30] => ALU_outM[30]~reg0.DATAIN
ALU_outE[31] => ALU_outM[31]~reg0.DATAIN
WriteDataE[0] => WriteDataM[0]~reg0.DATAIN
WriteDataE[1] => WriteDataM[1]~reg0.DATAIN
WriteDataE[2] => WriteDataM[2]~reg0.DATAIN
WriteDataE[3] => WriteDataM[3]~reg0.DATAIN
WriteDataE[4] => WriteDataM[4]~reg0.DATAIN
WriteDataE[5] => WriteDataM[5]~reg0.DATAIN
WriteDataE[6] => WriteDataM[6]~reg0.DATAIN
WriteDataE[7] => WriteDataM[7]~reg0.DATAIN
WriteDataE[8] => WriteDataM[8]~reg0.DATAIN
WriteDataE[9] => WriteDataM[9]~reg0.DATAIN
WriteDataE[10] => WriteDataM[10]~reg0.DATAIN
WriteDataE[11] => WriteDataM[11]~reg0.DATAIN
WriteDataE[12] => WriteDataM[12]~reg0.DATAIN
WriteDataE[13] => WriteDataM[13]~reg0.DATAIN
WriteDataE[14] => WriteDataM[14]~reg0.DATAIN
WriteDataE[15] => WriteDataM[15]~reg0.DATAIN
WriteDataE[16] => WriteDataM[16]~reg0.DATAIN
WriteDataE[17] => WriteDataM[17]~reg0.DATAIN
WriteDataE[18] => WriteDataM[18]~reg0.DATAIN
WriteDataE[19] => WriteDataM[19]~reg0.DATAIN
WriteDataE[20] => WriteDataM[20]~reg0.DATAIN
WriteDataE[21] => WriteDataM[21]~reg0.DATAIN
WriteDataE[22] => WriteDataM[22]~reg0.DATAIN
WriteDataE[23] => WriteDataM[23]~reg0.DATAIN
WriteDataE[24] => WriteDataM[24]~reg0.DATAIN
WriteDataE[25] => WriteDataM[25]~reg0.DATAIN
WriteDataE[26] => WriteDataM[26]~reg0.DATAIN
WriteDataE[27] => WriteDataM[27]~reg0.DATAIN
WriteDataE[28] => WriteDataM[28]~reg0.DATAIN
WriteDataE[29] => WriteDataM[29]~reg0.DATAIN
WriteDataE[30] => WriteDataM[30]~reg0.DATAIN
WriteDataE[31] => WriteDataM[31]~reg0.DATAIN
write_addrE[0] => write_addrM[0]~reg0.DATAIN
write_addrE[1] => write_addrM[1]~reg0.DATAIN
write_addrE[2] => write_addrM[2]~reg0.DATAIN
write_addrE[3] => write_addrM[3]~reg0.DATAIN
write_addrE[4] => write_addrM[4]~reg0.DATAIN
PC_plus4E[0] => PC_plus4M[0]~reg0.DATAIN
PC_plus4E[1] => PC_plus4M[1]~reg0.DATAIN
PC_plus4E[2] => PC_plus4M[2]~reg0.DATAIN
PC_plus4E[3] => PC_plus4M[3]~reg0.DATAIN
PC_plus4E[4] => PC_plus4M[4]~reg0.DATAIN
PC_plus4E[5] => PC_plus4M[5]~reg0.DATAIN
PC_plus4E[6] => PC_plus4M[6]~reg0.DATAIN
PC_plus4E[7] => PC_plus4M[7]~reg0.DATAIN
PC_plus4E[8] => PC_plus4M[8]~reg0.DATAIN
PC_plus4E[9] => PC_plus4M[9]~reg0.DATAIN
PC_plus4E[10] => PC_plus4M[10]~reg0.DATAIN
PC_plus4E[11] => PC_plus4M[11]~reg0.DATAIN
PC_plus4E[12] => PC_plus4M[12]~reg0.DATAIN
PC_plus4E[13] => PC_plus4M[13]~reg0.DATAIN
PC_plus4E[14] => PC_plus4M[14]~reg0.DATAIN
PC_plus4E[15] => PC_plus4M[15]~reg0.DATAIN
PC_plus4E[16] => PC_plus4M[16]~reg0.DATAIN
PC_plus4E[17] => PC_plus4M[17]~reg0.DATAIN
PC_plus4E[18] => PC_plus4M[18]~reg0.DATAIN
PC_plus4E[19] => PC_plus4M[19]~reg0.DATAIN
PC_plus4E[20] => PC_plus4M[20]~reg0.DATAIN
PC_plus4E[21] => PC_plus4M[21]~reg0.DATAIN
PC_plus4E[22] => PC_plus4M[22]~reg0.DATAIN
PC_plus4E[23] => PC_plus4M[23]~reg0.DATAIN
PC_plus4E[24] => PC_plus4M[24]~reg0.DATAIN
PC_plus4E[25] => PC_plus4M[25]~reg0.DATAIN
PC_plus4E[26] => PC_plus4M[26]~reg0.DATAIN
PC_plus4E[27] => PC_plus4M[27]~reg0.DATAIN
PC_plus4E[28] => PC_plus4M[28]~reg0.DATAIN
PC_plus4E[29] => PC_plus4M[29]~reg0.DATAIN
PC_plus4E[30] => PC_plus4M[30]~reg0.DATAIN
PC_plus4E[31] => PC_plus4M[31]~reg0.DATAIN
ALU_outM[0] <= ALU_outM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[1] <= ALU_outM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[2] <= ALU_outM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[3] <= ALU_outM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[4] <= ALU_outM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[5] <= ALU_outM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[6] <= ALU_outM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[7] <= ALU_outM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[8] <= ALU_outM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[9] <= ALU_outM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[10] <= ALU_outM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[11] <= ALU_outM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[12] <= ALU_outM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[13] <= ALU_outM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[14] <= ALU_outM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[15] <= ALU_outM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[16] <= ALU_outM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[17] <= ALU_outM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[18] <= ALU_outM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[19] <= ALU_outM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[20] <= ALU_outM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[21] <= ALU_outM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[22] <= ALU_outM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[23] <= ALU_outM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[24] <= ALU_outM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[25] <= ALU_outM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[26] <= ALU_outM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[27] <= ALU_outM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[28] <= ALU_outM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[29] <= ALU_outM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[30] <= ALU_outM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outM[31] <= ALU_outM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= WriteDataM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1] <= WriteDataM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2] <= WriteDataM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3] <= WriteDataM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4] <= WriteDataM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5] <= WriteDataM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[6] <= WriteDataM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[7] <= WriteDataM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[8] <= WriteDataM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[9] <= WriteDataM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[10] <= WriteDataM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[11] <= WriteDataM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[12] <= WriteDataM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[13] <= WriteDataM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[14] <= WriteDataM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[15] <= WriteDataM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[16] <= WriteDataM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[17] <= WriteDataM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[18] <= WriteDataM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[19] <= WriteDataM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[20] <= WriteDataM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[21] <= WriteDataM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[22] <= WriteDataM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[23] <= WriteDataM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[24] <= WriteDataM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[25] <= WriteDataM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[26] <= WriteDataM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[27] <= WriteDataM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[28] <= WriteDataM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[29] <= WriteDataM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[30] <= WriteDataM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[31] <= WriteDataM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrM[0] <= write_addrM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrM[1] <= write_addrM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrM[2] <= write_addrM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrM[3] <= write_addrM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrM[4] <= write_addrM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[0] <= PC_plus4M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[1] <= PC_plus4M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[2] <= PC_plus4M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[3] <= PC_plus4M[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[4] <= PC_plus4M[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[5] <= PC_plus4M[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[6] <= PC_plus4M[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[7] <= PC_plus4M[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[8] <= PC_plus4M[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[9] <= PC_plus4M[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[10] <= PC_plus4M[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[11] <= PC_plus4M[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[12] <= PC_plus4M[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[13] <= PC_plus4M[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[14] <= PC_plus4M[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[15] <= PC_plus4M[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[16] <= PC_plus4M[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[17] <= PC_plus4M[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[18] <= PC_plus4M[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[19] <= PC_plus4M[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[20] <= PC_plus4M[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[21] <= PC_plus4M[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[22] <= PC_plus4M[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[23] <= PC_plus4M[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[24] <= PC_plus4M[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[25] <= PC_plus4M[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[26] <= PC_plus4M[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[27] <= PC_plus4M[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[28] <= PC_plus4M[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[29] <= PC_plus4M[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[30] <= PC_plus4M[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4M[31] <= PC_plus4M[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteM <= RegWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcM[0] <= ResultSrcM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcM[1] <= ResultSrcM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Data_Memory:comp20
clk => DMemory.we_a.CLK
clk => DMemory.waddr_a[5].CLK
clk => DMemory.waddr_a[4].CLK
clk => DMemory.waddr_a[3].CLK
clk => DMemory.waddr_a[2].CLK
clk => DMemory.waddr_a[1].CLK
clk => DMemory.waddr_a[0].CLK
clk => DMemory.data_a[31].CLK
clk => DMemory.data_a[30].CLK
clk => DMemory.data_a[29].CLK
clk => DMemory.data_a[28].CLK
clk => DMemory.data_a[27].CLK
clk => DMemory.data_a[26].CLK
clk => DMemory.data_a[25].CLK
clk => DMemory.data_a[24].CLK
clk => DMemory.data_a[23].CLK
clk => DMemory.data_a[22].CLK
clk => DMemory.data_a[21].CLK
clk => DMemory.data_a[20].CLK
clk => DMemory.data_a[19].CLK
clk => DMemory.data_a[18].CLK
clk => DMemory.data_a[17].CLK
clk => DMemory.data_a[16].CLK
clk => DMemory.data_a[15].CLK
clk => DMemory.data_a[14].CLK
clk => DMemory.data_a[13].CLK
clk => DMemory.data_a[12].CLK
clk => DMemory.data_a[11].CLK
clk => DMemory.data_a[10].CLK
clk => DMemory.data_a[9].CLK
clk => DMemory.data_a[8].CLK
clk => DMemory.data_a[7].CLK
clk => DMemory.data_a[6].CLK
clk => DMemory.data_a[5].CLK
clk => DMemory.data_a[4].CLK
clk => DMemory.data_a[3].CLK
clk => DMemory.data_a[2].CLK
clk => DMemory.data_a[1].CLK
clk => DMemory.data_a[0].CLK
clk => DMemory.CLK0
addr[0] => DMemory.waddr_a[0].DATAIN
addr[0] => DMemory.WADDR
addr[0] => DMemory.RADDR
addr[1] => DMemory.waddr_a[1].DATAIN
addr[1] => DMemory.WADDR1
addr[1] => DMemory.RADDR1
addr[2] => DMemory.waddr_a[2].DATAIN
addr[2] => DMemory.WADDR2
addr[2] => DMemory.RADDR2
addr[3] => DMemory.waddr_a[3].DATAIN
addr[3] => DMemory.WADDR3
addr[3] => DMemory.RADDR3
addr[4] => DMemory.waddr_a[4].DATAIN
addr[4] => DMemory.WADDR4
addr[4] => DMemory.RADDR4
addr[5] => DMemory.waddr_a[5].DATAIN
addr[5] => DMemory.WADDR5
addr[5] => DMemory.RADDR5
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
write_data[0] => DMemory.data_a[0].DATAIN
write_data[0] => DMemory.DATAIN
write_data[1] => DMemory.data_a[1].DATAIN
write_data[1] => DMemory.DATAIN1
write_data[2] => DMemory.data_a[2].DATAIN
write_data[2] => DMemory.DATAIN2
write_data[3] => DMemory.data_a[3].DATAIN
write_data[3] => DMemory.DATAIN3
write_data[4] => DMemory.data_a[4].DATAIN
write_data[4] => DMemory.DATAIN4
write_data[5] => DMemory.data_a[5].DATAIN
write_data[5] => DMemory.DATAIN5
write_data[6] => DMemory.data_a[6].DATAIN
write_data[6] => DMemory.DATAIN6
write_data[7] => DMemory.data_a[7].DATAIN
write_data[7] => DMemory.DATAIN7
write_data[8] => DMemory.data_a[8].DATAIN
write_data[8] => DMemory.DATAIN8
write_data[9] => DMemory.data_a[9].DATAIN
write_data[9] => DMemory.DATAIN9
write_data[10] => DMemory.data_a[10].DATAIN
write_data[10] => DMemory.DATAIN10
write_data[11] => DMemory.data_a[11].DATAIN
write_data[11] => DMemory.DATAIN11
write_data[12] => DMemory.data_a[12].DATAIN
write_data[12] => DMemory.DATAIN12
write_data[13] => DMemory.data_a[13].DATAIN
write_data[13] => DMemory.DATAIN13
write_data[14] => DMemory.data_a[14].DATAIN
write_data[14] => DMemory.DATAIN14
write_data[15] => DMemory.data_a[15].DATAIN
write_data[15] => DMemory.DATAIN15
write_data[16] => DMemory.data_a[16].DATAIN
write_data[16] => DMemory.DATAIN16
write_data[17] => DMemory.data_a[17].DATAIN
write_data[17] => DMemory.DATAIN17
write_data[18] => DMemory.data_a[18].DATAIN
write_data[18] => DMemory.DATAIN18
write_data[19] => DMemory.data_a[19].DATAIN
write_data[19] => DMemory.DATAIN19
write_data[20] => DMemory.data_a[20].DATAIN
write_data[20] => DMemory.DATAIN20
write_data[21] => DMemory.data_a[21].DATAIN
write_data[21] => DMemory.DATAIN21
write_data[22] => DMemory.data_a[22].DATAIN
write_data[22] => DMemory.DATAIN22
write_data[23] => DMemory.data_a[23].DATAIN
write_data[23] => DMemory.DATAIN23
write_data[24] => DMemory.data_a[24].DATAIN
write_data[24] => DMemory.DATAIN24
write_data[25] => DMemory.data_a[25].DATAIN
write_data[25] => DMemory.DATAIN25
write_data[26] => DMemory.data_a[26].DATAIN
write_data[26] => DMemory.DATAIN26
write_data[27] => DMemory.data_a[27].DATAIN
write_data[27] => DMemory.DATAIN27
write_data[28] => DMemory.data_a[28].DATAIN
write_data[28] => DMemory.DATAIN28
write_data[29] => DMemory.data_a[29].DATAIN
write_data[29] => DMemory.DATAIN29
write_data[30] => DMemory.data_a[30].DATAIN
write_data[30] => DMemory.DATAIN30
write_data[31] => DMemory.data_a[31].DATAIN
write_data[31] => DMemory.DATAIN31
read_data[0] <= DMemory.DATAOUT
read_data[1] <= DMemory.DATAOUT1
read_data[2] <= DMemory.DATAOUT2
read_data[3] <= DMemory.DATAOUT3
read_data[4] <= DMemory.DATAOUT4
read_data[5] <= DMemory.DATAOUT5
read_data[6] <= DMemory.DATAOUT6
read_data[7] <= DMemory.DATAOUT7
read_data[8] <= DMemory.DATAOUT8
read_data[9] <= DMemory.DATAOUT9
read_data[10] <= DMemory.DATAOUT10
read_data[11] <= DMemory.DATAOUT11
read_data[12] <= DMemory.DATAOUT12
read_data[13] <= DMemory.DATAOUT13
read_data[14] <= DMemory.DATAOUT14
read_data[15] <= DMemory.DATAOUT15
read_data[16] <= DMemory.DATAOUT16
read_data[17] <= DMemory.DATAOUT17
read_data[18] <= DMemory.DATAOUT18
read_data[19] <= DMemory.DATAOUT19
read_data[20] <= DMemory.DATAOUT20
read_data[21] <= DMemory.DATAOUT21
read_data[22] <= DMemory.DATAOUT22
read_data[23] <= DMemory.DATAOUT23
read_data[24] <= DMemory.DATAOUT24
read_data[25] <= DMemory.DATAOUT25
read_data[26] <= DMemory.DATAOUT26
read_data[27] <= DMemory.DATAOUT27
read_data[28] <= DMemory.DATAOUT28
read_data[29] <= DMemory.DATAOUT29
read_data[30] <= DMemory.DATAOUT30
read_data[31] <= DMemory.DATAOUT31
MemWrite => DMemory.we_a.DATAIN
MemWrite => DMemory.WE


|RISC_FPGA|RiscV_Datapath:DUT|M_to_W_register:comp21
clk => ResultSrcW[0]~reg0.CLK
clk => ResultSrcW[1]~reg0.CLK
clk => RegWriteW~reg0.CLK
clk => PC_plus4W[0]~reg0.CLK
clk => PC_plus4W[1]~reg0.CLK
clk => PC_plus4W[2]~reg0.CLK
clk => PC_plus4W[3]~reg0.CLK
clk => PC_plus4W[4]~reg0.CLK
clk => PC_plus4W[5]~reg0.CLK
clk => PC_plus4W[6]~reg0.CLK
clk => PC_plus4W[7]~reg0.CLK
clk => PC_plus4W[8]~reg0.CLK
clk => PC_plus4W[9]~reg0.CLK
clk => PC_plus4W[10]~reg0.CLK
clk => PC_plus4W[11]~reg0.CLK
clk => PC_plus4W[12]~reg0.CLK
clk => PC_plus4W[13]~reg0.CLK
clk => PC_plus4W[14]~reg0.CLK
clk => PC_plus4W[15]~reg0.CLK
clk => PC_plus4W[16]~reg0.CLK
clk => PC_plus4W[17]~reg0.CLK
clk => PC_plus4W[18]~reg0.CLK
clk => PC_plus4W[19]~reg0.CLK
clk => PC_plus4W[20]~reg0.CLK
clk => PC_plus4W[21]~reg0.CLK
clk => PC_plus4W[22]~reg0.CLK
clk => PC_plus4W[23]~reg0.CLK
clk => PC_plus4W[24]~reg0.CLK
clk => PC_plus4W[25]~reg0.CLK
clk => PC_plus4W[26]~reg0.CLK
clk => PC_plus4W[27]~reg0.CLK
clk => PC_plus4W[28]~reg0.CLK
clk => PC_plus4W[29]~reg0.CLK
clk => PC_plus4W[30]~reg0.CLK
clk => PC_plus4W[31]~reg0.CLK
clk => write_addrW[0]~reg0.CLK
clk => write_addrW[1]~reg0.CLK
clk => write_addrW[2]~reg0.CLK
clk => write_addrW[3]~reg0.CLK
clk => write_addrW[4]~reg0.CLK
clk => ReadDataW[0]~reg0.CLK
clk => ReadDataW[1]~reg0.CLK
clk => ReadDataW[2]~reg0.CLK
clk => ReadDataW[3]~reg0.CLK
clk => ReadDataW[4]~reg0.CLK
clk => ReadDataW[5]~reg0.CLK
clk => ReadDataW[6]~reg0.CLK
clk => ReadDataW[7]~reg0.CLK
clk => ReadDataW[8]~reg0.CLK
clk => ReadDataW[9]~reg0.CLK
clk => ReadDataW[10]~reg0.CLK
clk => ReadDataW[11]~reg0.CLK
clk => ReadDataW[12]~reg0.CLK
clk => ReadDataW[13]~reg0.CLK
clk => ReadDataW[14]~reg0.CLK
clk => ReadDataW[15]~reg0.CLK
clk => ReadDataW[16]~reg0.CLK
clk => ReadDataW[17]~reg0.CLK
clk => ReadDataW[18]~reg0.CLK
clk => ReadDataW[19]~reg0.CLK
clk => ReadDataW[20]~reg0.CLK
clk => ReadDataW[21]~reg0.CLK
clk => ReadDataW[22]~reg0.CLK
clk => ReadDataW[23]~reg0.CLK
clk => ReadDataW[24]~reg0.CLK
clk => ReadDataW[25]~reg0.CLK
clk => ReadDataW[26]~reg0.CLK
clk => ReadDataW[27]~reg0.CLK
clk => ReadDataW[28]~reg0.CLK
clk => ReadDataW[29]~reg0.CLK
clk => ReadDataW[30]~reg0.CLK
clk => ReadDataW[31]~reg0.CLK
clk => ALU_outW[0]~reg0.CLK
clk => ALU_outW[1]~reg0.CLK
clk => ALU_outW[2]~reg0.CLK
clk => ALU_outW[3]~reg0.CLK
clk => ALU_outW[4]~reg0.CLK
clk => ALU_outW[5]~reg0.CLK
clk => ALU_outW[6]~reg0.CLK
clk => ALU_outW[7]~reg0.CLK
clk => ALU_outW[8]~reg0.CLK
clk => ALU_outW[9]~reg0.CLK
clk => ALU_outW[10]~reg0.CLK
clk => ALU_outW[11]~reg0.CLK
clk => ALU_outW[12]~reg0.CLK
clk => ALU_outW[13]~reg0.CLK
clk => ALU_outW[14]~reg0.CLK
clk => ALU_outW[15]~reg0.CLK
clk => ALU_outW[16]~reg0.CLK
clk => ALU_outW[17]~reg0.CLK
clk => ALU_outW[18]~reg0.CLK
clk => ALU_outW[19]~reg0.CLK
clk => ALU_outW[20]~reg0.CLK
clk => ALU_outW[21]~reg0.CLK
clk => ALU_outW[22]~reg0.CLK
clk => ALU_outW[23]~reg0.CLK
clk => ALU_outW[24]~reg0.CLK
clk => ALU_outW[25]~reg0.CLK
clk => ALU_outW[26]~reg0.CLK
clk => ALU_outW[27]~reg0.CLK
clk => ALU_outW[28]~reg0.CLK
clk => ALU_outW[29]~reg0.CLK
clk => ALU_outW[30]~reg0.CLK
clk => ALU_outW[31]~reg0.CLK
reset => ResultSrcW[0]~reg0.ACLR
reset => ResultSrcW[1]~reg0.ACLR
reset => RegWriteW~reg0.ACLR
reset => PC_plus4W[0]~reg0.ACLR
reset => PC_plus4W[1]~reg0.ACLR
reset => PC_plus4W[2]~reg0.ACLR
reset => PC_plus4W[3]~reg0.ACLR
reset => PC_plus4W[4]~reg0.ACLR
reset => PC_plus4W[5]~reg0.ACLR
reset => PC_plus4W[6]~reg0.ACLR
reset => PC_plus4W[7]~reg0.ACLR
reset => PC_plus4W[8]~reg0.ACLR
reset => PC_plus4W[9]~reg0.ACLR
reset => PC_plus4W[10]~reg0.ACLR
reset => PC_plus4W[11]~reg0.ACLR
reset => PC_plus4W[12]~reg0.ACLR
reset => PC_plus4W[13]~reg0.ACLR
reset => PC_plus4W[14]~reg0.ACLR
reset => PC_plus4W[15]~reg0.ACLR
reset => PC_plus4W[16]~reg0.ACLR
reset => PC_plus4W[17]~reg0.ACLR
reset => PC_plus4W[18]~reg0.ACLR
reset => PC_plus4W[19]~reg0.ACLR
reset => PC_plus4W[20]~reg0.ACLR
reset => PC_plus4W[21]~reg0.ACLR
reset => PC_plus4W[22]~reg0.ACLR
reset => PC_plus4W[23]~reg0.ACLR
reset => PC_plus4W[24]~reg0.ACLR
reset => PC_plus4W[25]~reg0.ACLR
reset => PC_plus4W[26]~reg0.ACLR
reset => PC_plus4W[27]~reg0.ACLR
reset => PC_plus4W[28]~reg0.ACLR
reset => PC_plus4W[29]~reg0.ACLR
reset => PC_plus4W[30]~reg0.ACLR
reset => PC_plus4W[31]~reg0.ACLR
reset => write_addrW[0]~reg0.ACLR
reset => write_addrW[1]~reg0.ACLR
reset => write_addrW[2]~reg0.ACLR
reset => write_addrW[3]~reg0.ACLR
reset => write_addrW[4]~reg0.ACLR
reset => ReadDataW[0]~reg0.ACLR
reset => ReadDataW[1]~reg0.ACLR
reset => ReadDataW[2]~reg0.ACLR
reset => ReadDataW[3]~reg0.ACLR
reset => ReadDataW[4]~reg0.ACLR
reset => ReadDataW[5]~reg0.ACLR
reset => ReadDataW[6]~reg0.ACLR
reset => ReadDataW[7]~reg0.ACLR
reset => ReadDataW[8]~reg0.ACLR
reset => ReadDataW[9]~reg0.ACLR
reset => ReadDataW[10]~reg0.ACLR
reset => ReadDataW[11]~reg0.ACLR
reset => ReadDataW[12]~reg0.ACLR
reset => ReadDataW[13]~reg0.ACLR
reset => ReadDataW[14]~reg0.ACLR
reset => ReadDataW[15]~reg0.ACLR
reset => ReadDataW[16]~reg0.ACLR
reset => ReadDataW[17]~reg0.ACLR
reset => ReadDataW[18]~reg0.ACLR
reset => ReadDataW[19]~reg0.ACLR
reset => ReadDataW[20]~reg0.ACLR
reset => ReadDataW[21]~reg0.ACLR
reset => ReadDataW[22]~reg0.ACLR
reset => ReadDataW[23]~reg0.ACLR
reset => ReadDataW[24]~reg0.ACLR
reset => ReadDataW[25]~reg0.ACLR
reset => ReadDataW[26]~reg0.ACLR
reset => ReadDataW[27]~reg0.ACLR
reset => ReadDataW[28]~reg0.ACLR
reset => ReadDataW[29]~reg0.ACLR
reset => ReadDataW[30]~reg0.ACLR
reset => ReadDataW[31]~reg0.ACLR
reset => ALU_outW[0]~reg0.ACLR
reset => ALU_outW[1]~reg0.ACLR
reset => ALU_outW[2]~reg0.ACLR
reset => ALU_outW[3]~reg0.ACLR
reset => ALU_outW[4]~reg0.ACLR
reset => ALU_outW[5]~reg0.ACLR
reset => ALU_outW[6]~reg0.ACLR
reset => ALU_outW[7]~reg0.ACLR
reset => ALU_outW[8]~reg0.ACLR
reset => ALU_outW[9]~reg0.ACLR
reset => ALU_outW[10]~reg0.ACLR
reset => ALU_outW[11]~reg0.ACLR
reset => ALU_outW[12]~reg0.ACLR
reset => ALU_outW[13]~reg0.ACLR
reset => ALU_outW[14]~reg0.ACLR
reset => ALU_outW[15]~reg0.ACLR
reset => ALU_outW[16]~reg0.ACLR
reset => ALU_outW[17]~reg0.ACLR
reset => ALU_outW[18]~reg0.ACLR
reset => ALU_outW[19]~reg0.ACLR
reset => ALU_outW[20]~reg0.ACLR
reset => ALU_outW[21]~reg0.ACLR
reset => ALU_outW[22]~reg0.ACLR
reset => ALU_outW[23]~reg0.ACLR
reset => ALU_outW[24]~reg0.ACLR
reset => ALU_outW[25]~reg0.ACLR
reset => ALU_outW[26]~reg0.ACLR
reset => ALU_outW[27]~reg0.ACLR
reset => ALU_outW[28]~reg0.ACLR
reset => ALU_outW[29]~reg0.ACLR
reset => ALU_outW[30]~reg0.ACLR
reset => ALU_outW[31]~reg0.ACLR
RegWriteM => RegWriteW~reg0.DATAIN
ResultSrcM[0] => ResultSrcW[0]~reg0.DATAIN
ResultSrcM[1] => ResultSrcW[1]~reg0.DATAIN
ALU_outM[0] => ALU_outW[0]~reg0.DATAIN
ALU_outM[1] => ALU_outW[1]~reg0.DATAIN
ALU_outM[2] => ALU_outW[2]~reg0.DATAIN
ALU_outM[3] => ALU_outW[3]~reg0.DATAIN
ALU_outM[4] => ALU_outW[4]~reg0.DATAIN
ALU_outM[5] => ALU_outW[5]~reg0.DATAIN
ALU_outM[6] => ALU_outW[6]~reg0.DATAIN
ALU_outM[7] => ALU_outW[7]~reg0.DATAIN
ALU_outM[8] => ALU_outW[8]~reg0.DATAIN
ALU_outM[9] => ALU_outW[9]~reg0.DATAIN
ALU_outM[10] => ALU_outW[10]~reg0.DATAIN
ALU_outM[11] => ALU_outW[11]~reg0.DATAIN
ALU_outM[12] => ALU_outW[12]~reg0.DATAIN
ALU_outM[13] => ALU_outW[13]~reg0.DATAIN
ALU_outM[14] => ALU_outW[14]~reg0.DATAIN
ALU_outM[15] => ALU_outW[15]~reg0.DATAIN
ALU_outM[16] => ALU_outW[16]~reg0.DATAIN
ALU_outM[17] => ALU_outW[17]~reg0.DATAIN
ALU_outM[18] => ALU_outW[18]~reg0.DATAIN
ALU_outM[19] => ALU_outW[19]~reg0.DATAIN
ALU_outM[20] => ALU_outW[20]~reg0.DATAIN
ALU_outM[21] => ALU_outW[21]~reg0.DATAIN
ALU_outM[22] => ALU_outW[22]~reg0.DATAIN
ALU_outM[23] => ALU_outW[23]~reg0.DATAIN
ALU_outM[24] => ALU_outW[24]~reg0.DATAIN
ALU_outM[25] => ALU_outW[25]~reg0.DATAIN
ALU_outM[26] => ALU_outW[26]~reg0.DATAIN
ALU_outM[27] => ALU_outW[27]~reg0.DATAIN
ALU_outM[28] => ALU_outW[28]~reg0.DATAIN
ALU_outM[29] => ALU_outW[29]~reg0.DATAIN
ALU_outM[30] => ALU_outW[30]~reg0.DATAIN
ALU_outM[31] => ALU_outW[31]~reg0.DATAIN
ReadDataM[0] => ReadDataW[0]~reg0.DATAIN
ReadDataM[1] => ReadDataW[1]~reg0.DATAIN
ReadDataM[2] => ReadDataW[2]~reg0.DATAIN
ReadDataM[3] => ReadDataW[3]~reg0.DATAIN
ReadDataM[4] => ReadDataW[4]~reg0.DATAIN
ReadDataM[5] => ReadDataW[5]~reg0.DATAIN
ReadDataM[6] => ReadDataW[6]~reg0.DATAIN
ReadDataM[7] => ReadDataW[7]~reg0.DATAIN
ReadDataM[8] => ReadDataW[8]~reg0.DATAIN
ReadDataM[9] => ReadDataW[9]~reg0.DATAIN
ReadDataM[10] => ReadDataW[10]~reg0.DATAIN
ReadDataM[11] => ReadDataW[11]~reg0.DATAIN
ReadDataM[12] => ReadDataW[12]~reg0.DATAIN
ReadDataM[13] => ReadDataW[13]~reg0.DATAIN
ReadDataM[14] => ReadDataW[14]~reg0.DATAIN
ReadDataM[15] => ReadDataW[15]~reg0.DATAIN
ReadDataM[16] => ReadDataW[16]~reg0.DATAIN
ReadDataM[17] => ReadDataW[17]~reg0.DATAIN
ReadDataM[18] => ReadDataW[18]~reg0.DATAIN
ReadDataM[19] => ReadDataW[19]~reg0.DATAIN
ReadDataM[20] => ReadDataW[20]~reg0.DATAIN
ReadDataM[21] => ReadDataW[21]~reg0.DATAIN
ReadDataM[22] => ReadDataW[22]~reg0.DATAIN
ReadDataM[23] => ReadDataW[23]~reg0.DATAIN
ReadDataM[24] => ReadDataW[24]~reg0.DATAIN
ReadDataM[25] => ReadDataW[25]~reg0.DATAIN
ReadDataM[26] => ReadDataW[26]~reg0.DATAIN
ReadDataM[27] => ReadDataW[27]~reg0.DATAIN
ReadDataM[28] => ReadDataW[28]~reg0.DATAIN
ReadDataM[29] => ReadDataW[29]~reg0.DATAIN
ReadDataM[30] => ReadDataW[30]~reg0.DATAIN
ReadDataM[31] => ReadDataW[31]~reg0.DATAIN
write_addrM[0] => write_addrW[0]~reg0.DATAIN
write_addrM[1] => write_addrW[1]~reg0.DATAIN
write_addrM[2] => write_addrW[2]~reg0.DATAIN
write_addrM[3] => write_addrW[3]~reg0.DATAIN
write_addrM[4] => write_addrW[4]~reg0.DATAIN
PC_plus4M[0] => PC_plus4W[0]~reg0.DATAIN
PC_plus4M[1] => PC_plus4W[1]~reg0.DATAIN
PC_plus4M[2] => PC_plus4W[2]~reg0.DATAIN
PC_plus4M[3] => PC_plus4W[3]~reg0.DATAIN
PC_plus4M[4] => PC_plus4W[4]~reg0.DATAIN
PC_plus4M[5] => PC_plus4W[5]~reg0.DATAIN
PC_plus4M[6] => PC_plus4W[6]~reg0.DATAIN
PC_plus4M[7] => PC_plus4W[7]~reg0.DATAIN
PC_plus4M[8] => PC_plus4W[8]~reg0.DATAIN
PC_plus4M[9] => PC_plus4W[9]~reg0.DATAIN
PC_plus4M[10] => PC_plus4W[10]~reg0.DATAIN
PC_plus4M[11] => PC_plus4W[11]~reg0.DATAIN
PC_plus4M[12] => PC_plus4W[12]~reg0.DATAIN
PC_plus4M[13] => PC_plus4W[13]~reg0.DATAIN
PC_plus4M[14] => PC_plus4W[14]~reg0.DATAIN
PC_plus4M[15] => PC_plus4W[15]~reg0.DATAIN
PC_plus4M[16] => PC_plus4W[16]~reg0.DATAIN
PC_plus4M[17] => PC_plus4W[17]~reg0.DATAIN
PC_plus4M[18] => PC_plus4W[18]~reg0.DATAIN
PC_plus4M[19] => PC_plus4W[19]~reg0.DATAIN
PC_plus4M[20] => PC_plus4W[20]~reg0.DATAIN
PC_plus4M[21] => PC_plus4W[21]~reg0.DATAIN
PC_plus4M[22] => PC_plus4W[22]~reg0.DATAIN
PC_plus4M[23] => PC_plus4W[23]~reg0.DATAIN
PC_plus4M[24] => PC_plus4W[24]~reg0.DATAIN
PC_plus4M[25] => PC_plus4W[25]~reg0.DATAIN
PC_plus4M[26] => PC_plus4W[26]~reg0.DATAIN
PC_plus4M[27] => PC_plus4W[27]~reg0.DATAIN
PC_plus4M[28] => PC_plus4W[28]~reg0.DATAIN
PC_plus4M[29] => PC_plus4W[29]~reg0.DATAIN
PC_plus4M[30] => PC_plus4W[30]~reg0.DATAIN
PC_plus4M[31] => PC_plus4W[31]~reg0.DATAIN
ALU_outW[0] <= ALU_outW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[1] <= ALU_outW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[2] <= ALU_outW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[3] <= ALU_outW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[4] <= ALU_outW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[5] <= ALU_outW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[6] <= ALU_outW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[7] <= ALU_outW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[8] <= ALU_outW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[9] <= ALU_outW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[10] <= ALU_outW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[11] <= ALU_outW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[12] <= ALU_outW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[13] <= ALU_outW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[14] <= ALU_outW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[15] <= ALU_outW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[16] <= ALU_outW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[17] <= ALU_outW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[18] <= ALU_outW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[19] <= ALU_outW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[20] <= ALU_outW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[21] <= ALU_outW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[22] <= ALU_outW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[23] <= ALU_outW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[24] <= ALU_outW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[25] <= ALU_outW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[26] <= ALU_outW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[27] <= ALU_outW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[28] <= ALU_outW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[29] <= ALU_outW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[30] <= ALU_outW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_outW[31] <= ALU_outW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0] <= ReadDataW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1] <= ReadDataW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2] <= ReadDataW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3] <= ReadDataW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4] <= ReadDataW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5] <= ReadDataW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[6] <= ReadDataW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[7] <= ReadDataW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[8] <= ReadDataW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[9] <= ReadDataW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[10] <= ReadDataW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[11] <= ReadDataW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[12] <= ReadDataW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[13] <= ReadDataW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[14] <= ReadDataW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[15] <= ReadDataW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[16] <= ReadDataW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[17] <= ReadDataW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[18] <= ReadDataW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[19] <= ReadDataW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[20] <= ReadDataW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[21] <= ReadDataW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[22] <= ReadDataW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[23] <= ReadDataW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[24] <= ReadDataW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[25] <= ReadDataW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[26] <= ReadDataW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[27] <= ReadDataW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[28] <= ReadDataW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[29] <= ReadDataW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[30] <= ReadDataW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[31] <= ReadDataW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrW[0] <= write_addrW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrW[1] <= write_addrW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrW[2] <= write_addrW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrW[3] <= write_addrW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addrW[4] <= write_addrW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[0] <= PC_plus4W[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[1] <= PC_plus4W[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[2] <= PC_plus4W[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[3] <= PC_plus4W[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[4] <= PC_plus4W[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[5] <= PC_plus4W[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[6] <= PC_plus4W[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[7] <= PC_plus4W[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[8] <= PC_plus4W[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[9] <= PC_plus4W[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[10] <= PC_plus4W[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[11] <= PC_plus4W[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[12] <= PC_plus4W[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[13] <= PC_plus4W[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[14] <= PC_plus4W[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[15] <= PC_plus4W[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[16] <= PC_plus4W[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[17] <= PC_plus4W[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[18] <= PC_plus4W[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[19] <= PC_plus4W[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[20] <= PC_plus4W[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[21] <= PC_plus4W[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[22] <= PC_plus4W[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[23] <= PC_plus4W[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[24] <= PC_plus4W[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[25] <= PC_plus4W[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[26] <= PC_plus4W[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[27] <= PC_plus4W[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[28] <= PC_plus4W[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[29] <= PC_plus4W[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[30] <= PC_plus4W[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus4W[31] <= PC_plus4W[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteW <= RegWriteW~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcW[0] <= ResultSrcW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcW[1] <= ResultSrcW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp22
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[0] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
sel[1] => mux_out.OUTPUTSELECT
in1[0] => mux_out.DATAA
in1[1] => mux_out.DATAA
in1[2] => mux_out.DATAA
in1[3] => mux_out.DATAA
in1[4] => mux_out.DATAA
in1[5] => mux_out.DATAA
in1[6] => mux_out.DATAA
in1[7] => mux_out.DATAA
in1[8] => mux_out.DATAA
in1[9] => mux_out.DATAA
in1[10] => mux_out.DATAA
in1[11] => mux_out.DATAA
in1[12] => mux_out.DATAA
in1[13] => mux_out.DATAA
in1[14] => mux_out.DATAA
in1[15] => mux_out.DATAA
in1[16] => mux_out.DATAA
in1[17] => mux_out.DATAA
in1[18] => mux_out.DATAA
in1[19] => mux_out.DATAA
in1[20] => mux_out.DATAA
in1[21] => mux_out.DATAA
in1[22] => mux_out.DATAA
in1[23] => mux_out.DATAA
in1[24] => mux_out.DATAA
in1[25] => mux_out.DATAA
in1[26] => mux_out.DATAA
in1[27] => mux_out.DATAA
in1[28] => mux_out.DATAA
in1[29] => mux_out.DATAA
in1[30] => mux_out.DATAA
in1[31] => mux_out.DATAA
in2[0] => mux_out.DATAB
in2[1] => mux_out.DATAB
in2[2] => mux_out.DATAB
in2[3] => mux_out.DATAB
in2[4] => mux_out.DATAB
in2[5] => mux_out.DATAB
in2[6] => mux_out.DATAB
in2[7] => mux_out.DATAB
in2[8] => mux_out.DATAB
in2[9] => mux_out.DATAB
in2[10] => mux_out.DATAB
in2[11] => mux_out.DATAB
in2[12] => mux_out.DATAB
in2[13] => mux_out.DATAB
in2[14] => mux_out.DATAB
in2[15] => mux_out.DATAB
in2[16] => mux_out.DATAB
in2[17] => mux_out.DATAB
in2[18] => mux_out.DATAB
in2[19] => mux_out.DATAB
in2[20] => mux_out.DATAB
in2[21] => mux_out.DATAB
in2[22] => mux_out.DATAB
in2[23] => mux_out.DATAB
in2[24] => mux_out.DATAB
in2[25] => mux_out.DATAB
in2[26] => mux_out.DATAB
in2[27] => mux_out.DATAB
in2[28] => mux_out.DATAB
in2[29] => mux_out.DATAB
in2[30] => mux_out.DATAB
in2[31] => mux_out.DATAB
in3[0] => mux_out.DATAA
in3[1] => mux_out.DATAA
in3[2] => mux_out.DATAA
in3[3] => mux_out.DATAA
in3[4] => mux_out.DATAA
in3[5] => mux_out.DATAA
in3[6] => mux_out.DATAA
in3[7] => mux_out.DATAA
in3[8] => mux_out.DATAA
in3[9] => mux_out.DATAA
in3[10] => mux_out.DATAA
in3[11] => mux_out.DATAA
in3[12] => mux_out.DATAA
in3[13] => mux_out.DATAA
in3[14] => mux_out.DATAA
in3[15] => mux_out.DATAA
in3[16] => mux_out.DATAA
in3[17] => mux_out.DATAA
in3[18] => mux_out.DATAA
in3[19] => mux_out.DATAA
in3[20] => mux_out.DATAA
in3[21] => mux_out.DATAA
in3[22] => mux_out.DATAA
in3[23] => mux_out.DATAA
in3[24] => mux_out.DATAA
in3[25] => mux_out.DATAA
in3[26] => mux_out.DATAA
in3[27] => mux_out.DATAA
in3[28] => mux_out.DATAA
in3[29] => mux_out.DATAA
in3[30] => mux_out.DATAA
in3[31] => mux_out.DATAA
in4[0] => mux_out.DATAB
in4[1] => mux_out.DATAB
in4[2] => mux_out.DATAB
in4[3] => mux_out.DATAB
in4[4] => mux_out.DATAB
in4[5] => mux_out.DATAB
in4[6] => mux_out.DATAB
in4[7] => mux_out.DATAB
in4[8] => mux_out.DATAB
in4[9] => mux_out.DATAB
in4[10] => mux_out.DATAB
in4[11] => mux_out.DATAB
in4[12] => mux_out.DATAB
in4[13] => mux_out.DATAB
in4[14] => mux_out.DATAB
in4[15] => mux_out.DATAB
in4[16] => mux_out.DATAB
in4[17] => mux_out.DATAB
in4[18] => mux_out.DATAB
in4[19] => mux_out.DATAB
in4[20] => mux_out.DATAB
in4[21] => mux_out.DATAB
in4[22] => mux_out.DATAB
in4[23] => mux_out.DATAB
in4[24] => mux_out.DATAB
in4[25] => mux_out.DATAB
in4[26] => mux_out.DATAB
in4[27] => mux_out.DATAB
in4[28] => mux_out.DATAB
in4[29] => mux_out.DATAB
in4[30] => mux_out.DATAB
in4[31] => mux_out.DATAB
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|RiscV_Datapath:DUT|Hazard_unit:comp23
Rs1E[0] => Equal0.IN4
Rs1E[0] => Equal2.IN4
Rs1E[0] => Equal1.IN31
Rs1E[1] => Equal0.IN3
Rs1E[1] => Equal2.IN3
Rs1E[1] => Equal1.IN30
Rs1E[2] => Equal0.IN2
Rs1E[2] => Equal2.IN2
Rs1E[2] => Equal1.IN29
Rs1E[3] => Equal0.IN1
Rs1E[3] => Equal2.IN1
Rs1E[3] => Equal1.IN28
Rs1E[4] => Equal0.IN0
Rs1E[4] => Equal2.IN0
Rs1E[4] => Equal1.IN27
Rs2E[0] => Equal3.IN4
Rs2E[0] => Equal5.IN4
Rs2E[0] => Equal4.IN31
Rs2E[1] => Equal3.IN3
Rs2E[1] => Equal5.IN3
Rs2E[1] => Equal4.IN30
Rs2E[2] => Equal3.IN2
Rs2E[2] => Equal5.IN2
Rs2E[2] => Equal4.IN29
Rs2E[3] => Equal3.IN1
Rs2E[3] => Equal5.IN1
Rs2E[3] => Equal4.IN28
Rs2E[4] => Equal3.IN0
Rs2E[4] => Equal5.IN0
Rs2E[4] => Equal4.IN27
RdM[0] => Equal0.IN9
RdM[0] => Equal3.IN9
RdM[1] => Equal0.IN8
RdM[1] => Equal3.IN8
RdM[2] => Equal0.IN7
RdM[2] => Equal3.IN7
RdM[3] => Equal0.IN6
RdM[3] => Equal3.IN6
RdM[4] => Equal0.IN5
RdM[4] => Equal3.IN5
RdW[0] => Equal2.IN9
RdW[0] => Equal5.IN9
RdW[1] => Equal2.IN8
RdW[1] => Equal5.IN8
RdW[2] => Equal2.IN7
RdW[2] => Equal5.IN7
RdW[3] => Equal2.IN6
RdW[3] => Equal5.IN6
RdW[4] => Equal2.IN5
RdW[4] => Equal5.IN5
RegWriteM => always0.IN1
RegWriteM => always0.IN1
RegWriteW => always0.IN1
RegWriteW => always0.IN1
Rs1D[0] => Equal6.IN4
Rs1D[1] => Equal6.IN3
Rs1D[2] => Equal6.IN2
Rs1D[3] => Equal6.IN1
Rs1D[4] => Equal6.IN0
Rs2D[0] => Equal7.IN4
Rs2D[1] => Equal7.IN3
Rs2D[2] => Equal7.IN2
Rs2D[3] => Equal7.IN1
Rs2D[4] => Equal7.IN0
RdE[0] => Equal6.IN9
RdE[0] => Equal7.IN9
RdE[1] => Equal6.IN8
RdE[1] => Equal7.IN8
RdE[2] => Equal6.IN7
RdE[2] => Equal7.IN7
RdE[3] => Equal6.IN6
RdE[3] => Equal7.IN6
RdE[4] => Equal6.IN5
RdE[4] => Equal7.IN5
ResultSrcE0 => lwStall.IN1
PCSrcE => FlushE.IN1
PCSrcE => FlushD.DATAIN
ForwardAE[0] <= ForwardAE.DB_MAX_OUTPUT_PORT_TYPE
ForwardAE[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[0] <= ForwardBE.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
StallF <= lwStall.DB_MAX_OUTPUT_PORT_TYPE
StallD <= lwStall.DB_MAX_OUTPUT_PORT_TYPE
FlushE <= FlushE.DB_MAX_OUTPUT_PORT_TYPE
FlushD <= PCSrcE.DB_MAX_OUTPUT_PORT_TYPE
lwStall <= lwStall.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|hazard_detect:DUT1
ForwardAE[0] => Equal0.IN31
ForwardAE[1] => Equal0.IN30
ForwardBE[0] => Equal1.IN31
ForwardBE[1] => Equal1.IN30
StallD => always0.IN0
StallF => always0.IN1
FlushD => always0.IN0
FlushE => always0.IN1
out1 <= always0.DB_MAX_OUTPUT_PORT_TYPE
out2 <= always0.DB_MAX_OUTPUT_PORT_TYPE
out3 <= always0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|choose_output:DUT2
sel[0] => Decoder0.IN6
sel[1] => Decoder0.IN5
sel[2] => Decoder0.IN4
sel[3] => Decoder0.IN3
sel[4] => Decoder0.IN2
sel[5] => Decoder0.IN1
sel[6] => Decoder0.IN0
PC_nowE[0] => Selector31.IN8
PC_nowE[1] => Selector30.IN8
PC_nowE[2] => Selector29.IN8
PC_nowE[3] => Selector28.IN8
PC_nowE[4] => Selector27.IN8
PC_nowE[5] => Selector26.IN8
PC_nowE[6] => Selector25.IN8
PC_nowE[7] => Selector24.IN8
PC_nowE[8] => Selector23.IN8
PC_nowE[9] => Selector22.IN8
PC_nowE[10] => Selector21.IN8
PC_nowE[11] => Selector20.IN8
PC_nowE[12] => Selector19.IN8
PC_nowE[13] => Selector18.IN8
PC_nowE[14] => Selector17.IN8
PC_nowE[15] => Selector16.IN8
PC_nowE[16] => Selector15.IN8
PC_nowE[17] => Selector14.IN8
PC_nowE[18] => Selector13.IN8
PC_nowE[19] => Selector12.IN8
PC_nowE[20] => Selector11.IN8
PC_nowE[21] => Selector10.IN8
PC_nowE[22] => Selector9.IN8
PC_nowE[23] => Selector8.IN8
PC_nowE[24] => Selector7.IN8
PC_nowE[25] => Selector6.IN8
PC_nowE[26] => Selector5.IN8
PC_nowE[27] => Selector4.IN8
PC_nowE[28] => Selector3.IN8
PC_nowE[29] => Selector2.IN8
PC_nowE[30] => Selector1.IN8
PC_nowE[31] => Selector0.IN8
RdE[0] => Selector31.IN9
RdE[1] => Selector30.IN9
RdE[2] => Selector29.IN9
RdE[3] => Selector28.IN9
RdE[4] => Selector27.IN9
RdE[5] => Selector26.IN9
RdE[6] => Selector25.IN9
RdE[7] => Selector24.IN9
RdE[8] => Selector23.IN9
RdE[9] => Selector22.IN9
RdE[10] => Selector21.IN9
RdE[11] => Selector20.IN9
RdE[12] => Selector19.IN9
RdE[13] => Selector18.IN9
RdE[14] => Selector17.IN9
RdE[15] => Selector16.IN9
RdE[16] => Selector15.IN9
RdE[17] => Selector14.IN9
RdE[18] => Selector13.IN9
RdE[19] => Selector12.IN9
RdE[20] => Selector11.IN9
RdE[21] => Selector10.IN9
RdE[22] => Selector9.IN9
RdE[23] => Selector8.IN9
RdE[24] => Selector7.IN9
RdE[25] => Selector6.IN9
RdE[26] => Selector5.IN9
RdE[27] => Selector4.IN9
RdE[28] => Selector3.IN9
RdE[29] => Selector2.IN9
RdE[30] => Selector1.IN9
RdE[31] => Selector0.IN9
Rs1E[0] => Selector31.IN10
Rs1E[1] => Selector30.IN10
Rs1E[2] => Selector29.IN10
Rs1E[3] => Selector28.IN10
Rs1E[4] => Selector27.IN10
Rs1E[5] => Selector26.IN10
Rs1E[6] => Selector25.IN10
Rs1E[7] => Selector24.IN10
Rs1E[8] => Selector23.IN10
Rs1E[9] => Selector22.IN10
Rs1E[10] => Selector21.IN10
Rs1E[11] => Selector20.IN10
Rs1E[12] => Selector19.IN10
Rs1E[13] => Selector18.IN10
Rs1E[14] => Selector17.IN10
Rs1E[15] => Selector16.IN10
Rs1E[16] => Selector15.IN10
Rs1E[17] => Selector14.IN10
Rs1E[18] => Selector13.IN10
Rs1E[19] => Selector12.IN10
Rs1E[20] => Selector11.IN10
Rs1E[21] => Selector10.IN10
Rs1E[22] => Selector9.IN10
Rs1E[23] => Selector8.IN10
Rs1E[24] => Selector7.IN10
Rs1E[25] => Selector6.IN10
Rs1E[26] => Selector5.IN10
Rs1E[27] => Selector4.IN10
Rs1E[28] => Selector3.IN10
Rs1E[29] => Selector2.IN10
Rs1E[30] => Selector1.IN10
Rs1E[31] => Selector0.IN10
Rs2E[0] => Selector31.IN11
Rs2E[1] => Selector30.IN11
Rs2E[2] => Selector29.IN11
Rs2E[3] => Selector28.IN11
Rs2E[4] => Selector27.IN11
Rs2E[5] => Selector26.IN11
Rs2E[6] => Selector25.IN11
Rs2E[7] => Selector24.IN11
Rs2E[8] => Selector23.IN11
Rs2E[9] => Selector22.IN11
Rs2E[10] => Selector21.IN11
Rs2E[11] => Selector20.IN11
Rs2E[12] => Selector19.IN11
Rs2E[13] => Selector18.IN11
Rs2E[14] => Selector17.IN11
Rs2E[15] => Selector16.IN11
Rs2E[16] => Selector15.IN11
Rs2E[17] => Selector14.IN11
Rs2E[18] => Selector13.IN11
Rs2E[19] => Selector12.IN11
Rs2E[20] => Selector11.IN11
Rs2E[21] => Selector10.IN11
Rs2E[22] => Selector9.IN11
Rs2E[23] => Selector8.IN11
Rs2E[24] => Selector7.IN11
Rs2E[25] => Selector6.IN11
Rs2E[26] => Selector5.IN11
Rs2E[27] => Selector4.IN11
Rs2E[28] => Selector3.IN11
Rs2E[29] => Selector2.IN11
Rs2E[30] => Selector1.IN11
Rs2E[31] => Selector0.IN11
PCTargetE[0] => Selector31.IN12
PCTargetE[1] => Selector30.IN12
PCTargetE[2] => Selector29.IN12
PCTargetE[3] => Selector28.IN12
PCTargetE[4] => Selector27.IN12
PCTargetE[5] => Selector26.IN12
PCTargetE[6] => Selector25.IN12
PCTargetE[7] => Selector24.IN12
PCTargetE[8] => Selector23.IN12
PCTargetE[9] => Selector22.IN12
PCTargetE[10] => Selector21.IN12
PCTargetE[11] => Selector20.IN12
PCTargetE[12] => Selector19.IN12
PCTargetE[13] => Selector18.IN12
PCTargetE[14] => Selector17.IN12
PCTargetE[15] => Selector16.IN12
PCTargetE[16] => Selector15.IN12
PCTargetE[17] => Selector14.IN12
PCTargetE[18] => Selector13.IN12
PCTargetE[19] => Selector12.IN12
PCTargetE[20] => Selector11.IN12
PCTargetE[21] => Selector10.IN12
PCTargetE[22] => Selector9.IN12
PCTargetE[23] => Selector8.IN12
PCTargetE[24] => Selector7.IN12
PCTargetE[25] => Selector6.IN12
PCTargetE[26] => Selector5.IN12
PCTargetE[27] => Selector4.IN12
PCTargetE[28] => Selector3.IN12
PCTargetE[29] => Selector2.IN12
PCTargetE[30] => Selector1.IN12
PCTargetE[31] => Selector0.IN12
ReadDataM[0] => Selector31.IN13
ReadDataM[1] => Selector30.IN13
ReadDataM[2] => Selector29.IN13
ReadDataM[3] => Selector28.IN13
ReadDataM[4] => Selector27.IN13
ReadDataM[5] => Selector26.IN13
ReadDataM[6] => Selector25.IN13
ReadDataM[7] => Selector24.IN13
ReadDataM[8] => Selector23.IN13
ReadDataM[9] => Selector22.IN13
ReadDataM[10] => Selector21.IN13
ReadDataM[11] => Selector20.IN13
ReadDataM[12] => Selector19.IN13
ReadDataM[13] => Selector18.IN13
ReadDataM[14] => Selector17.IN13
ReadDataM[15] => Selector16.IN13
ReadDataM[16] => Selector15.IN13
ReadDataM[17] => Selector14.IN13
ReadDataM[18] => Selector13.IN13
ReadDataM[19] => Selector12.IN13
ReadDataM[20] => Selector11.IN13
ReadDataM[21] => Selector10.IN13
ReadDataM[22] => Selector9.IN13
ReadDataM[23] => Selector8.IN13
ReadDataM[24] => Selector7.IN13
ReadDataM[25] => Selector6.IN13
ReadDataM[26] => Selector5.IN13
ReadDataM[27] => Selector4.IN13
ReadDataM[28] => Selector3.IN13
ReadDataM[29] => Selector2.IN13
ReadDataM[30] => Selector1.IN13
ReadDataM[31] => Selector0.IN13
WriteDataE[0] => Selector31.IN14
WriteDataE[1] => Selector30.IN14
WriteDataE[2] => Selector29.IN14
WriteDataE[3] => Selector28.IN14
WriteDataE[4] => Selector27.IN14
WriteDataE[5] => Selector26.IN14
WriteDataE[6] => Selector25.IN14
WriteDataE[7] => Selector24.IN14
WriteDataE[8] => Selector23.IN14
WriteDataE[9] => Selector22.IN14
WriteDataE[10] => Selector21.IN14
WriteDataE[11] => Selector20.IN14
WriteDataE[12] => Selector19.IN14
WriteDataE[13] => Selector18.IN14
WriteDataE[14] => Selector17.IN14
WriteDataE[15] => Selector16.IN14
WriteDataE[16] => Selector15.IN14
WriteDataE[17] => Selector14.IN14
WriteDataE[18] => Selector13.IN14
WriteDataE[19] => Selector12.IN14
WriteDataE[20] => Selector11.IN14
WriteDataE[21] => Selector10.IN14
WriteDataE[22] => Selector9.IN14
WriteDataE[23] => Selector8.IN14
WriteDataE[24] => Selector7.IN14
WriteDataE[25] => Selector6.IN14
WriteDataE[26] => Selector5.IN14
WriteDataE[27] => Selector4.IN14
WriteDataE[28] => Selector3.IN14
WriteDataE[29] => Selector2.IN14
WriteDataE[30] => Selector1.IN14
WriteDataE[31] => Selector0.IN14
ALU_outE[0] => Selector31.IN15
ALU_outE[1] => Selector30.IN15
ALU_outE[2] => Selector29.IN15
ALU_outE[3] => Selector28.IN15
ALU_outE[4] => Selector27.IN15
ALU_outE[5] => Selector26.IN15
ALU_outE[6] => Selector25.IN15
ALU_outE[7] => Selector24.IN15
ALU_outE[8] => Selector23.IN15
ALU_outE[9] => Selector22.IN15
ALU_outE[10] => Selector21.IN15
ALU_outE[11] => Selector20.IN15
ALU_outE[12] => Selector19.IN15
ALU_outE[13] => Selector18.IN15
ALU_outE[14] => Selector17.IN15
ALU_outE[15] => Selector16.IN15
ALU_outE[16] => Selector15.IN15
ALU_outE[17] => Selector14.IN15
ALU_outE[18] => Selector13.IN15
ALU_outE[19] => Selector12.IN15
ALU_outE[20] => Selector11.IN15
ALU_outE[21] => Selector10.IN15
ALU_outE[22] => Selector9.IN15
ALU_outE[23] => Selector8.IN15
ALU_outE[24] => Selector7.IN15
ALU_outE[25] => Selector6.IN15
ALU_outE[26] => Selector5.IN15
ALU_outE[27] => Selector4.IN15
ALU_outE[28] => Selector3.IN15
ALU_outE[29] => Selector2.IN15
ALU_outE[30] => Selector1.IN15
ALU_outE[31] => Selector0.IN15
X[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C1
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C2
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C3
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C4
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C5
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C6
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C7
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|b2d_ssd:C8
X[0] => Decoder0.IN3
X[1] => Decoder0.IN2
X[2] => Decoder0.IN1
X[3] => Decoder0.IN0
SSD[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSD[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSD[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSD[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSD[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSD[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSD[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|reset_delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_FPGA|LCD_message:mess_01
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
LCD_DATA[0] <= lcd_controller:u0.LCD_DATA
LCD_DATA[1] <= lcd_controller:u0.LCD_DATA
LCD_DATA[2] <= lcd_controller:u0.LCD_DATA
LCD_DATA[3] <= lcd_controller:u0.LCD_DATA
LCD_DATA[4] <= lcd_controller:u0.LCD_DATA
LCD_DATA[5] <= lcd_controller:u0.LCD_DATA
LCD_DATA[6] <= lcd_controller:u0.LCD_DATA
LCD_DATA[7] <= lcd_controller:u0.LCD_DATA
LCD_RW <= lcd_controller:u0.LCD_RW
LCD_EN <= lcd_controller:u0.LCD_EN
LCD_RS <= lcd_controller:u0.LCD_RS


|RISC_FPGA|LCD_message:mess_01|lcd_controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


