{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504448266371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504448266375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 15:17:46 2017 " "Processing started: Sun Sep 03 15:17:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504448266375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504448266375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504448266375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504448266682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timings_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timings_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timings_new " "Found entity 1: ccd_timings_new" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504448276638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504448276638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_ft232h " "Found entity 1: usb_ft232h" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504448276640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504448276640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504448276642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504448276642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504448276643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504448276643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504448276645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504448276645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504448276647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504448276647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ft_oe film_scanner.sv(143) " "Verilog HDL Implicit Net warning at film_scanner.sv(143): created implicit net for \"ft_oe\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504448276647 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pix_valid ccd_timings_new.sv(370) " "Verilog HDL error at ccd_timings_new.sv(370): object \"pix_valid\" is not declared" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 370 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1504448276648 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pix_valid ccd_timings_new.sv(371) " "Verilog HDL error at ccd_timings_new.sv(371): object \"pix_valid\" is not declared" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 371 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1504448276648 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pix_valid ccd_timings_new.sv(378) " "Verilog HDL error at ccd_timings_new.sv(378): object \"pix_valid\" is not declared" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 378 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1504448276648 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pix_valid ccd_timings_new.sv(379) " "Verilog HDL error at ccd_timings_new.sv(379): object \"pix_valid\" is not declared" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 379 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1504448276648 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504448276721 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 03 15:17:56 2017 " "Processing ended: Sun Sep 03 15:17:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504448276721 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504448276721 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504448276721 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504448276721 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504448277305 ""}
