$date
	Wed Nov 30 13:41:01 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! strobe_out $end
$var wire 1 " strobe_in $end
$var wire 1 # sd_clock $end
$var wire 15 $ response [14:0] $end
$var wire 1 % reset $end
$var wire 1 & no_response $end
$var wire 1 ' idle_in $end
$var wire 1 ( command_timeout $end
$var wire 40 ) cmd_to_send [39:0] $end
$var wire 1 * cmd_pin_out $end
$var wire 1 + cmd_pin_in $end
$var wire 1 , ack_out $end
$var wire 1 - ack_in $end
$scope module c1 $end
$var wire 1 . transmission_complete $end
$var wire 1 ! strobe_out $end
$var wire 1 " strobe_in $end
$var wire 1 # sd_clock $end
$var wire 15 / response [14:0] $end
$var wire 1 0 reset_wrapper $end
$var wire 1 % reset $end
$var wire 1 1 reception_complete $end
$var wire 1 2 pad_state $end
$var wire 15 3 pad_response [14:0] $end
$var wire 1 4 pad_enable $end
$var wire 1 & no_response $end
$var wire 1 5 load_send $end
$var wire 1 ' idle_in $end
$var wire 1 6 enable_stp_wrapper $end
$var wire 1 7 enable_pts_wrapper $end
$var wire 1 8 data_out $end
$var wire 1 9 data_in $end
$var wire 1 ( command_timeout $end
$var wire 40 : cmd_to_send [39:0] $end
$var wire 1 * cmd_pin_out $end
$var wire 1 + cmd_pin_in $end
$var wire 1 , ack_out $end
$var wire 1 - ack_in $end
$scope module PTS1 $end
$var wire 1 # sd_clock $end
$var wire 1 0 reset $end
$var wire 40 ; parallel [39:0] $end
$var wire 1 5 load_send $end
$var wire 1 7 enable $end
$var reg 1 . complete $end
$var reg 1 < next_complete $end
$var reg 40 = parallel_cargado [39:0] $end
$var reg 1 9 serial $end
$var integer 32 > count [31:0] $end
$upscope $end
$scope module STP1 $end
$var wire 1 8 serial $end
$var wire 1 # sd_clock $end
$var wire 1 0 reset $end
$var wire 1 6 enable $end
$var reg 1 1 complete $end
$var reg 15 ? parallel [14:0] $end
$var integer 32 @ count [31:0] $end
$upscope $end
$scope module control1 $end
$var wire 1 A no_response $end
$var wire 15 B pad_response [14:0] $end
$var wire 1 1 reception_complete $end
$var wire 1 . transmission_complete $end
$var wire 1 " strobe_in $end
$var wire 1 # sd_clock $end
$var wire 1 % reset $end
$var wire 1 ' idle_in $end
$var wire 1 - ack_in $end
$var reg 1 , ack_out $end
$var reg 1 ( command_timeout $end
$var reg 1 7 enable_pts_wrapper $end
$var reg 1 6 enable_stp_wrapper $end
$var reg 1 C enable_stp_wrapper_2 $end
$var reg 1 5 load_send $end
$var reg 8 D next_state [7:0] $end
$var reg 1 4 pad_enable $end
$var reg 1 2 pad_state $end
$var reg 1 E problem $end
$var reg 1 F prueba $end
$var reg 1 0 reset_wrapper $end
$var reg 1 G reset_wrapper_2 $end
$var reg 15 H response [14:0] $end
$var reg 8 I state [7:0] $end
$var reg 1 ! strobe_out $end
$var integer 32 J count [31:0] $end
$upscope $end
$scope module pad1 $end
$var wire 1 9 data_in $end
$var wire 1 2 enable $end
$var wire 1 4 output_input $end
$var wire 1 # sd_clock $end
$var wire 1 + i_port $end
$var reg 1 8 data_out $end
$var reg 1 * o_port $end
$upscope $end
$upscope $end
$scope module valores $end
$var reg 1 - ack_in $end
$var reg 1 + cmd_pin_in $end
$var reg 40 K cmd_to_send [39:0] $end
$var reg 1 ' idle_in $end
$var reg 1 & no_response $end
$var reg 1 % reset $end
$var reg 1 # sd_clock $end
$var reg 1 " strobe_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111000011110000111100001111000011110000 K
b0 J
b1 I
b0 H
0G
0F
0E
b10 D
0C
bx B
zA
b0 @
bx ?
b0 >
bx =
x<
b1111000011110000111100001111000011110000 ;
b1111000011110000111100001111000011110000 :
x9
x8
07
06
05
04
bx 3
02
x1
00
b0 /
x.
0-
0,
0+
x*
b1111000011110000111100001111000011110000 )
0(
0'
0&
0%
b0 $
0#
0"
0!
$end
#1000
1G
b10 I
z8
z*
0<
01
1#
#2000
10
0.
0#
#3000
b0 3
b0 ?
b0 B
b0 =
09
1#
#4000
0#
#5000
1#
#6000
0#
#7000
1#
#8000
0#
#9000
1#
#10000
0#
#11000
1#
#12000
0#
#13000
1#
#14000
0#
#15000
1#
#16000
0#
#17000
1#
#18000
0#
#19000
1#
#20000
0#
#21000
1#
#22000
0#
#23000
1#
#24000
0#
#25000
1#
#26000
0#
#27000
1#
#28000
0#
#29000
1#
#30000
b100 D
0#
1"
#31000
1F
14
12
17
b100 I
1#
#32000
00
0#
#33000
b1000 D
b1111000011110000111100001111000011110000 =
0*
1#
#34000
0#
#35000
15
b1000 I
1#
#36000
0#
#37000
19
b1 >
1#
#38000
0#
#39000
1*
b10 >
1#
#40000
0#
#41000
b11 >
1#
#42000
0#
#43000
b100 >
1#
#44000
0#
#45000
09
b101 >
1#
#46000
0#
#47000
0*
b110 >
1#
#48000
0#
#49000
b111 >
1#
#50000
0#
#51000
b1000 >
1#
#52000
0#
#53000
19
b1001 >
1#
#54000
0#
#55000
1*
b1010 >
1#
#56000
0#
#57000
b1011 >
1#
#58000
0#
#59000
b1100 >
1#
#60000
0#
#61000
09
b1101 >
1#
#62000
0#
#63000
0*
b1110 >
1#
#64000
0#
#65000
b1111 >
1#
#66000
0#
#67000
b10000 >
1#
#68000
0#
#69000
19
b10001 >
1#
#70000
0#
#71000
1*
b10010 >
1#
#72000
0#
#73000
b10011 >
1#
#74000
0#
#75000
b10100 >
1#
#76000
0#
#77000
09
b10101 >
1#
#78000
0#
#79000
0*
b10110 >
1#
#80000
0#
#81000
b10111 >
1#
#82000
0#
#83000
b11000 >
1#
#84000
0#
#85000
19
b11001 >
1#
#86000
0#
#87000
1*
b11010 >
1#
#88000
0#
#89000
b11011 >
1#
#90000
0#
#91000
b11100 >
1#
#92000
0#
#93000
09
b11101 >
1#
#94000
0#
#95000
0*
b11110 >
1#
#96000
0#
#97000
b11111 >
1#
#98000
0#
#99000
b100000 >
1#
#100000
0#
#101000
19
b100001 >
1#
#102000
0#
#103000
1*
b100010 >
1#
#104000
0#
#105000
b100011 >
1#
#106000
0#
#107000
b100100 >
1#
#108000
0#
#109000
09
b100101 >
1#
#110000
0#
#111000
0*
b100110 >
1#
#112000
0#
#113000
b100111 >
1#
#114000
0#
#115000
b0 >
1<
1#
#116000
b10000 D
1.
0#
#117000
1C
04
b10000 I
19
b1 >
0<
1#
#118000
b1 J
0.
0#
#119000
18
z*
b10 >
16
1#
1+
#120000
b10 J
0#
#121000
b11 >
b10000000000000 3
b10000000000000 ?
b10000000000000 B
b1 @
1#
#122000
b11 J
0#
#123000
b100 >
b10 @
1#
#124000
b100 J
0#
#125000
09
b101 >
b10100000000000 3
b10100000000000 ?
b10100000000000 B
08
b11 @
1#
0+
#126000
b101 J
0#
#127000
b10000000000000 3
b10000000000000 ?
b10000000000000 B
b110 >
b100 @
1#
#128000
b110 J
0#
#129000
b111 >
b101 @
1#
#130000
b111 J
0#
#131000
b1000 >
b110 @
1#
#132000
b1000 J
0#
#133000
19
b1001 >
18
b111 @
1#
1+
#134000
b1001 J
0#
#135000
b10000010000000 3
b10000010000000 ?
b10000010000000 B
b1010 >
b1000 @
1#
#136000
b1010 J
0#
#137000
b1011 >
b10000010100000 3
b10000010100000 ?
b10000010100000 B
b1001 @
1#
#138000
b1011 J
0#
#139000
b1100 >
b1010 @
1#
#140000
b1100 J
0#
#141000
09
b1101 >
b10000010101000 3
b10000010101000 ?
b10000010101000 B
08
b1011 @
1#
0+
#142000
b1101 J
0#
#143000
b10000010100000 3
b10000010100000 ?
b10000010100000 B
b1110 >
b1100 @
1#
#144000
b1110 J
0#
#145000
b1111 >
b1101 @
1#
#146000
b1111 J
0#
#147000
b100000 D
b10000 >
11
b1110 @
1#
#148000
b10000 J
0#
#149000
b1000000 D
b10000010100000 $
b10000010100000 /
b10000010100000 H
1!
b100000 I
19
b10001 >
b0 @
1#
#150000
b0 J
0#
#151000
02
06
07
05
b0 $
b0 /
b0 H
0!
b10010 >
b1000000 I
01
b1 @
1#
#152000
0#
#153000
z8
1#
#154000
0#
#155000
1#
#156000
0#
#157000
1#
#158000
0#
#159000
1#
#160000
0#
#161000
1#
#162000
0#
#163000
1#
#164000
0#
#165000
1#
#166000
0#
#167000
1#
#168000
0#
#169000
b1000000 D
1#
1-
#170000
0#
#171000
1#
#172000
0#
#173000
1#
#174000
0#
