"git clone -b FT_Marcello --single-branch https://github.com/RISKVFT/cv32e40p.git --recurse /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p -----------------------------------------------------------------------------------------------------------------------_"
make: Entering directory `/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT'
vlog \
	-work work \
	-pedanticerrors -suppress 2577 -suppress 2583 \
	-f /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/cv32e40p_manifest.flist \
	/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv 
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 18:31:32 on Nov 20,2020
vlog -work work -pedanticerrors -suppress 2577 -suppress 2583 -f /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/cv32e40p_manifest.flist /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv 
-- Compiling package cv32e40p_apu_core_pkg
-- Compiling package fpnew_pkg
-- Compiling package cv32e40p_pkg
-- Importing package fpnew_pkg
-- Compiling package cv32e40p_tracer_pkg
-- Importing package cv32e40p_pkg
-- Compiling module cv32e40p_if_stage
-- Compiling module cv32e40p_cs_registers
-- Compiling module cv32e40p_register_file
-- Compiling module cv32e40p_load_store_unit
-- Compiling module cv32e40p_id_stage
-- Importing package cv32e40p_apu_core_pkg
-- Compiling module cv32e40p_aligner
-- Compiling module cv32e40p_decoder
-- Compiling module cv32e40p_compressed_decoder
-- Compiling module cv32e40p_fifo
-- Compiling module cv32e40p_prefetch_buffer
-- Compiling module cv32e40p_hwloop_regs
-- Compiling module cv32e40p_mult
-- Compiling module cv32e40p_int_controller
-- Compiling module cv32e40p_ex_stage
-- Compiling module cv32e40p_alu_div
-- Compiling module cv32e40p_alu
-- Compiling module cv32e40p_ff_one
-- Compiling module cv32e40p_popcnt
-- Compiling module cv32e40p_apu_disp
-- Compiling module cv32e40p_controller
-- Compiling module cv32e40p_obi_interface
-- Compiling module cv32e40p_prefetch_controller
-- Compiling module cv32e40p_sleep_unit
-- Compiling module cv32e40p_core
-- Compiling module cv32e40p_clock_gate
-- Compiling module cv32e40p_core_log
-- Compiling module cv32e40p_wrapper
-- Compiling package perturbation_defines
-- Compiling module tb_top
-- Compiling module cv32e40p_tb_wrapper
-- Compiling module mm_ram
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module dp_ram
-- Compiling package riscv_random_stall_sv_unit
-- Importing package perturbation_defines
-- Compiling module riscv_random_stall
-- Compiling module riscv_rvalid_stall
-- Compiling module riscv_gnt_stall
-- Compiling package riscv_random_interrupt_generator_sv_unit
-- Importing package perturbation_defines
-- Compiling module riscv_random_interrupt_generator

Top level modules:
	cv32e40p_wrapper
	tb_top
	riscv_random_stall
End time: 18:31:39 on Nov 20,2020, Elapsed time: 0:00:07
Errors: 0, Warnings: 0, Suppressed Warnings: 483
vopt -work work -debugdb -fsmdebug -pedanticerrors +acc  tb_top -o tb_top_vopt
QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 17 2018
Start time: 18:31:39 on Nov 20,2020
vopt -work work -debugdb -fsmdebug -pedanticerrors "+acc" tb_top -o tb_top_vopt 

Top level modules:
	tb_top

Analyzing design...
-- Loading module tb_top
-- Loading module cv32e40p_tb_wrapper
-- Loading module cv32e40p_core
-- Importing package cv32e40p_apu_core_pkg
-- Importing package cv32e40p_pkg
-- Importing package fpnew_pkg
-- Loading module cv32e40p_sleep_unit
-- Loading module cv32e40p_clock_gate
-- Loading module cv32e40p_if_stage
-- Loading module cv32e40p_prefetch_buffer
-- Loading module cv32e40p_prefetch_controller
-- Loading module cv32e40p_fifo
-- Loading module cv32e40p_obi_interface
-- Loading module cv32e40p_aligner
-- Loading module cv32e40p_compressed_decoder
-- Loading module cv32e40p_id_stage
-- Loading module cv32e40p_register_file
-- Loading module cv32e40p_decoder
-- Loading module cv32e40p_controller
-- Loading module cv32e40p_int_controller
-- Loading module cv32e40p_ex_stage
-- Loading module cv32e40p_alu
-- Loading module cv32e40p_popcnt
-- Loading module cv32e40p_ff_one
-- Loading module cv32e40p_alu_div
-- Loading module cv32e40p_mult
-- Loading module cv32e40p_load_store_unit
-- Loading module cv32e40p_cs_registers
-- Loading module mm_ram
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Loading module dp_ram
-- Loading module riscv_rvalid_stall
-- Importing package perturbation_defines
-- Loading module riscv_gnt_stall
-- Loading module riscv_random_interrupt_generator
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading module cv32e40p_hwloop_regs
Incremental compilation check found no design-units have changed.
Optimized design name is tb_top_vopt
End time: 18:31:44 on Nov 20,2020, Elapsed time: 0:00:05
Errors: 0, Warnings: 0
touch .opt-rtl
make: Leaving directory `/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT'
