CAPI=2:
name: "u337mg054:ece337:flex_sr_tx:1.0.0"
description: "Parameterized shift register"

filesets:
    rtl:
        files:
            - "source/flex_sr_tx.sv"
        file_type: systemVerilogSource

targets:
    default:
        filesets:
            - rtl
        toplevel: flex_sr_tx

