// Seed: 3301273253
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2;
  type_7(
      id_3, (1), id_3
  );
  logic id_4;
  always @(posedge 1 or posedge 1) begin
    id_3 = id_4;
  end
endmodule
