[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 91
LIB: work
FILE: ${SURELOG_DIR}/tests/PortPackage/dut.sv
n<> u<90> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<90> s<89> l<1:1>
  n<> u<89> t<Source_text> p<90> c<39> l<1:1> el<17:10>
    n<> u<39> t<Description> p<89> c<38> s<88> l<1:1> el<8:11>
      n<> u<38> t<Package_declaration> p<39> c<2> l<1:1> el<8:11>
        n<> u<2> t<PACKAGE> p<38> s<3> l<1:1> el<1:8>
        n<dm> u<3> t<STRING_CONST> p<38> s<36> l<1:9> el<1:11>
        n<> u<36> t<Package_item> p<38> c<35> s<37> l<3:2> el<6:18>
          n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<3:2> el<6:18>
            n<> u<34> t<Data_declaration> p<35> c<33> l<3:2> el<6:18>
              n<> u<33> t<Type_declaration> p<34> c<31> l<3:2> el<6:18>
                n<> u<31> t<Data_type> p<33> c<5> s<32> l<3:10> el<6:6>
                  n<> u<5> t<Struct_union> p<31> c<4> s<6> l<3:10> el<3:16>
                    n<> u<4> t<Struct_keyword> p<5> l<3:10> el<3:16>
                  n<> u<6> t<Packed_keyword> p<31> s<23> l<3:17> el<3:23>
                  n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<4:9> el<4:29>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<4:9> el<4:22>
                      n<> u<18> t<Data_type> p<19> c<7> l<4:9> el<4:22>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<4:9> el<4:14>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<4:15> el<4:22>
                          n<> u<16> t<Constant_range> p<17> c<11> l<4:16> el<4:21>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<4:16> el<4:18>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<4:16> el<4:18>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<4:16> el<4:18>
                                  n<31> u<8> t<INT_CONST> p<9> l<4:16> el<4:18>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<4:19> el<4:21>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<4:19> el<4:21>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<4:19> el<4:21>
                                  n<24> u<12> t<INT_CONST> p<13> l<4:19> el<4:21>
                    n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<4:23> el<4:28>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<4:23> el<4:28>
                        n<zero1> u<20> t<STRING_CONST> p<21> l<4:23> el<4:28>
                  n<> u<30> t<Struct_union_member> p<31> c<26> l<5:9> el<5:34>
                    n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<5:9> el<5:14>
                      n<> u<25> t<Data_type> p<26> c<24> l<5:9> el<5:14>
                        n<> u<24> t<IntVec_TypeLogic> p<25> l<5:9> el<5:14>
                    n<> u<29> t<Variable_decl_assignment_list> p<30> c<28> l<5:23> el<5:33>
                      n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<5:23> el<5:33>
                        n<dataaccess> u<27> t<STRING_CONST> p<28> l<5:23> el<5:33>
                n<hartinfo_t> u<32> t<STRING_CONST> p<33> l<6:7> el<6:17>
        n<> u<37> t<ENDPACKAGE> p<38> l<8:1> el<8:11>
    n<> u<88> t<Description> p<89> c<87> l<10:1> el<17:10>
      n<> u<87> t<Module_declaration> p<88> c<85> l<10:1> el<17:10>
        n<> u<85> t<Module_ansi_header> p<87> c<40> s<86> l<10:1> el<14:3>
          n<module> u<40> t<Module_keyword> p<85> s<41> l<10:1> el<10:7>
          n<dm_top> u<41> t<STRING_CONST> p<85> s<42> l<10:8> el<10:14>
          n<> u<42> t<Package_import_declaration_list> p<85> s<57> l<10:15> el<10:15>
          n<> u<57> t<Parameter_port_list> p<85> c<56> s<84> l<10:15> el<12:2>
            n<> u<56> t<Parameter_port_declaration> p<57> c<55> l<11:5> el<11:55>
              n<> u<55> t<Parameter_declaration> p<56> c<45> l<11:5> el<11:55>
                n<> u<45> t<Data_type_or_implicit> p<55> c<44> s<54> l<11:15> el<11:18>
                  n<> u<44> t<Data_type> p<45> c<43> l<11:15> el<11:18>
                    n<> u<43> t<IntegerAtomType_Int> p<44> l<11:15> el<11:18>
                n<> u<54> t<Param_assignment_list> p<55> c<53> l<11:35> el<11:55>
                  n<> u<53> t<Param_assignment> p<54> c<46> l<11:35> el<11:55>
                    n<NrHarts> u<46> t<STRING_CONST> p<53> s<52> l<11:35> el<11:42>
                    n<> u<52> t<Constant_param_expression> p<53> c<51> l<11:54> el<11:55>
                      n<> u<51> t<Constant_mintypmax_expression> p<52> c<50> l<11:54> el<11:55>
                        n<> u<50> t<Constant_expression> p<51> c<49> l<11:54> el<11:55>
                          n<> u<49> t<Constant_primary> p<50> c<48> l<11:54> el<11:55>
                            n<> u<48> t<Primary_literal> p<49> c<47> l<11:54> el<11:55>
                              n<1> u<47> t<INT_CONST> p<48> l<11:54> el<11:55>
          n<> u<84> t<Port_declaration_list> p<85> c<83> l<12:3> el<14:2>
            n<> u<83> t<Ansi_port_declaration> p<84> c<81> l<13:5> el<13:45>
              n<> u<81> t<Net_port_header> p<83> c<80> s<82> l<13:5> el<13:33>
                n<> u<80> t<Net_port_type> p<81> c<79> l<13:5> el<13:33>
                  n<> u<79> t<Data_type_or_implicit> p<80> c<78> l<13:5> el<13:33>
                    n<dm::hartinfo_t> u<78> t<Data_type> p<79> c<60> l<13:5> el<13:33>
                      n<> u<60> t<Class_scope> p<78> c<59> s<61> l<13:5> el<13:9>
                        n<> u<59> t<Class_type> p<60> c<58> l<13:5> el<13:7>
                          n<dm> u<58> t<STRING_CONST> p<59> l<13:5> el<13:7>
                      n<hartinfo_t> u<61> t<STRING_CONST> p<78> s<77> l<13:9> el<13:19>
                      n<> u<77> t<Packed_dimension> p<78> c<76> l<13:20> el<13:33>
                        n<> u<76> t<Constant_range> p<77> c<71> l<13:21> el<13:32>
                          n<> u<71> t<Constant_expression> p<76> c<65> s<75> l<13:21> el<13:30>
                            n<> u<65> t<Constant_expression> p<71> c<64> s<70> l<13:21> el<13:28>
                              n<> u<64> t<Constant_primary> p<65> c<63> l<13:21> el<13:28>
                                n<> u<63> t<Primary_literal> p<64> c<62> l<13:21> el<13:28>
                                  n<NrHarts> u<62> t<STRING_CONST> p<63> l<13:21> el<13:28>
                            n<> u<70> t<BinOp_Minus> p<71> s<69> l<13:28> el<13:29>
                            n<> u<69> t<Constant_expression> p<71> c<68> l<13:29> el<13:30>
                              n<> u<68> t<Constant_primary> p<69> c<67> l<13:29> el<13:30>
                                n<> u<67> t<Primary_literal> p<68> c<66> l<13:29> el<13:30>
                                  n<1> u<66> t<INT_CONST> p<67> l<13:29> el<13:30>
                          n<> u<75> t<Constant_expression> p<76> c<74> l<13:31> el<13:32>
                            n<> u<74> t<Constant_primary> p<75> c<73> l<13:31> el<13:32>
                              n<> u<73> t<Primary_literal> p<74> c<72> l<13:31> el<13:32>
                                n<0> u<72> t<INT_CONST> p<73> l<13:31> el<13:32>
              n<hartinfo_i> u<82> t<STRING_CONST> p<83> l<13:35> el<13:45>
        n<> u<86> t<ENDMODULE> p<87> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: No timescale set for "dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: No timescale set for "dm_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Compile module "work@dm_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
IntTypespec                                            1
LogicTypespec                                          2
Module                                                 1
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  1
RefTypespec                                            6
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PortPackage/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dm
  |vpiTypedef:
  \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm::hartinfo_t
    |vpiTypedefAlias:
    \_RefTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiParent:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
      |vpiFullName:dm::hartinfo_t
      |vpiActual:
      \_StructTypespec: , line:3:10, endln:6:6
  |vpiTypedef:
  \_StructTypespec: , line:3:10, endln:6:6
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_StructTypespec: , line:3:10, endln:6:6
      |vpiName:zero1
      |vpiTypespec:
      \_RefTypespec: (dm::zero1), line:4:9, endln:4:22
        |vpiParent:
        \_TypespecMember: (zero1), line:4:23, endln:4:28
        |vpiFullName:dm::zero1
        |vpiActual:
        \_LogicTypespec: , line:4:9, endln:4:22
    |vpiTypespecMember:
    \_TypespecMember: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_StructTypespec: , line:3:10, endln:6:6
      |vpiName:dataaccess
      |vpiTypespec:
      \_RefTypespec: (dm::dataaccess), line:5:9, endln:5:14
        |vpiParent:
        \_TypespecMember: (dataaccess), line:5:23, endln:5:33
        |vpiFullName:dm::dataaccess
        |vpiActual:
        \_LogicTypespec: , line:5:9, endln:5:14
  |vpiTypedef:
  \_LogicTypespec: , line:4:9, endln:4:22
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiRange:
    \_Range: , line:4:15, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:9, endln:4:22
      |vpiLeftRange:
      \_Constant: , line:4:16, endln:4:18
        |vpiParent:
        \_Range: , line:4:15, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:19, endln:4:21
        |vpiParent:
        \_Range: , line:4:15, endln:4:22
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:9, endln:5:14
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiImportTypespec:
  \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
  |vpiImportTypespec:
  \_StructTypespec: , line:3:10, endln:6:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:9, endln:4:22
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:9, endln:5:14
  |vpiDefName:dm
|vpiAllModules:
\_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dm_top
  |vpiParameter:
  \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:55
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.NrHarts), line:11:15, endln:11:18
      |vpiParent:
      \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:55
      |vpiFullName:work@dm_top.NrHarts
      |vpiActual:
      \_IntTypespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_ParamAssign: , line:11:35, endln:11:55
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:11:54, endln:11:55
      |vpiParent:
      \_ParamAssign: , line:11:35, endln:11:55
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:55
  |vpiTypedef:
  \_IntTypespec: , line:11:15, endln:11:18
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:11:15, endln:11:18
  |vpiImportTypespec:
  \_StructNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.hartinfo_i), line:13:5, endln:13:9
      |vpiParent:
      \_StructNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
  |vpiDefName:work@dm_top
  |vpiNet:
  \_StructNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
  |vpiPort:
  \_Port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.hartinfo_i.dm::hartinfo_t), line:13:5, endln:13:9
      |vpiParent:
      \_Port: (hartinfo_i), line:13:35, endln:13:45
      |vpiName:dm::hartinfo_t
      |vpiFullName:work@dm_top.hartinfo_i.dm::hartinfo_t
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
