; ModuleID = 'bench/qemu/original/hw_net_igb_core.c.ll'
source_filename = "bench/qemu/original/hw_net_igb_core.c.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.E1000ERingInfo = type { i32, i32, i32, i32, i32, i32 }
%struct.timeval = type { i64, i64 }
%struct.IGBCore = type { [32768 x i32], [32 x i16], [1024 x i16], i8, ptr, [16 x %struct.igb_tx], ptr, i8, i32, [25 x %struct.IGBIntrDelayTimer_st], ptr, [25 x i32], [6 x i8], ptr, ptr, ptr, i64 }
%struct.igb_tx = type { [2 x %struct.e1000_adv_tx_context_desc], i32, i32, i8, i8, ptr }
%struct.e1000_adv_tx_context_desc = type { i32, i32, i32, i32 }
%struct.IGBIntrDelayTimer_st = type { ptr, i8, i32, i32, ptr }
%struct.iovec = type { ptr, i64 }
%union.e1000_rx_desc_union = type { %struct.e1000_rx_desc }
%struct.e1000_rx_desc = type { i64, i16, i16, i8, i8, i16 }
%struct.IGBPacketRxDMAState = type { i64, i64, i64, i64, i64, i32, i32, ptr, i64, i8, i8, %struct.IGBBAState, [2 x i64], %struct.IGBSplitDescriptorData }
%struct.IGBBAState = type { [2 x i16], i8 }
%struct.IGBSplitDescriptorData = type { i8, i8, i64 }
%struct.PTP2 = type { i8, i8, i16, i8, i8, i16, i64, [5 x i8], i8, i32, i16, i16, i16, i8, i8 }
%union.anon.1 = type { %struct.L2Header, [38 x i8] }
%struct.L2Header = type { %struct.eth_header, [2 x %struct.vlan_header] }
%struct.eth_header = type { [6 x i8], [6 x i8], i16 }
%struct.vlan_header = type { i16, i16 }
%struct.E1000E_RSSInfo_st = type { i8, i32, i32, i32 }
%struct.anon = type { i64, i64 }
%struct.anon.6 = type { i16, i16 }
%struct.eth_ip4_hdr_info_st = type { %struct.ip_header, i8 }
%struct.ip_header = type { i8, i8, i16, i16, i16, i8, i8, i16, i32, i32 }
%struct.eth_ip6_hdr_info_st = type { i8, i64, %struct.ip6_header, i8, i8, %struct.in6_address, i8, %struct.in6_address, i8 }
%struct.ip6_header = type { %union.anon.2, %struct.in6_address, %struct.in6_address }
%union.anon.2 = type { %struct.ip6_hdrctl }
%struct.ip6_hdrctl = type { i32, i16, i8, i8 }
%struct.in6_address = type { %union.anon.3 }
%union.anon.3 = type { [16 x i8] }
%struct.PCIDevice = type { %struct.DeviceState, i8, i8, ptr, ptr, ptr, ptr, ptr, i32, %struct.PCIReqIDCache, [64 x i8], [7 x %struct.PCIIORegion], %struct.AddressSpace, %struct.MemoryRegion, %struct.MemoryRegion, ptr, ptr, [3 x ptr], i8, i8, i32, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, ptr, i8, i32, i8, %struct.PCIExpressDevice, ptr, ptr, i32, i8, %struct.MemoryRegion, i32, ptr, ptr, ptr, ptr, ptr, i32 }
%struct.DeviceState = type { %struct.Object, ptr, ptr, i8, i8, i64, ptr, i32, i8, ptr, %struct.NamedGPIOListHead, %struct.NamedClockListHead, %struct.BusStateHead, i32, i32, i32, %struct.ResettableState, ptr, %struct.MemReentrancyGuard }
%struct.Object = type { ptr, ptr, ptr, i32, ptr }
%struct.NamedGPIOListHead = type { ptr }
%struct.NamedClockListHead = type { ptr }
%struct.BusStateHead = type { ptr }
%struct.ResettableState = type { i32, i8, i8 }
%struct.MemReentrancyGuard = type { i8 }
%struct.PCIReqIDCache = type { ptr, i32 }
%struct.PCIIORegion = type { i64, i64, i8, ptr, ptr }
%struct.AddressSpace = type { %struct.rcu_head, ptr, ptr, ptr, i32, i32, ptr, %union.anon.10, %union.anon.11 }
%struct.rcu_head = type { ptr, ptr }
%union.anon.10 = type { %struct.QTailQLink }
%struct.QTailQLink = type { ptr, ptr }
%union.anon.11 = type { %struct.QTailQLink }
%struct.PCIExpressDevice = type { i8, i8, i8, i16, %struct.PCIEAERLog, i16, i16, i16, %struct.PCIESriovPF, %struct.PCIESriovVF }
%struct.PCIEAERLog = type { i16, i16, ptr }
%struct.PCIESriovPF = type { i16, [7 x i8], ptr, ptr }
%struct.PCIESriovVF = type { ptr, i16 }
%struct.MemoryRegion = type { %struct.Object, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, i32, i128, i64, ptr, i64, i8, i8, i8, i8, i8, ptr, i64, i32, %union.anon.12, %union.anon.13, %union.anon.14, ptr, i32, ptr, ptr, i8 }
%union.anon.12 = type { %struct.QTailQLink }
%union.anon.13 = type { %struct.QTailQLink }
%union.anon.14 = type { %struct.QTailQLink }
%struct.NetClientState = type { ptr, i32, %union.anon, ptr, ptr, ptr, ptr, [256 x i8], i8, ptr, i32, i8, i32, i32, i8, i8, i8, %union.anon.0 }
%union.anon = type { %struct.QTailQLink }
%union.anon.0 = type { %struct.QTailQLink }
%struct.PCIDeviceClass = type { %struct.DeviceClass, ptr, ptr, ptr, ptr, i16, i16, i8, i16, i16, i16, ptr }
%struct.DeviceClass = type { %struct.ObjectClass, [1 x i64], ptr, ptr, ptr, i8, i8, ptr, ptr, ptr, ptr, ptr }
%struct.ObjectClass = type { ptr, ptr, [4 x ptr], [4 x ptr], ptr, ptr }
%struct.anon.4 = type { %struct.anon.5, %struct.anon.9 }
%struct.anon.5 = type { %struct.anon.6, %union.anon.7 }
%union.anon.7 = type { i32 }
%struct.anon.9 = type { i32, i16, i16 }
%struct.IGBTxPktVmdqCallbackContext = type { ptr, ptr }
%union.e1000_adv_tx_desc = type { %struct.anon.15 }
%struct.anon.15 = type { i64, i32, i32 }
%struct.anon.16 = type { i64, i32, i32 }

@igb_macreg_writeops = internal unnamed_addr constant [17872 x ptr] [ptr @igb_set_ctrl, ptr @igb_set_ctrl, ptr @igb_set_status, ptr null, ptr @igb_set_eecd, ptr @igb_set_eerd, ptr @igb_set_ctrlext, ptr @igb_mac_writereg, ptr @igb_set_mdic, ptr null, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr @igb_set_16bit, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_icr, ptr null, ptr @igb_set_ics, ptr null, ptr @igb_set_ims, ptr null, ptr @igb_set_imc, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_rx_control, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_w1c, ptr @igb_mac_writereg, ptr @igb_w1c, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_set_eics, ptr @igb_set_eims, ptr @igb_set_eimc, ptr @igb_set_eiac, ptr @igb_set_eiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_eicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_fcrtl, ptr null, ptr @igb_set_fcrth, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_rxcsum, ptr @igb_mac_writereg, ptr @igb_set_rfctl, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_setmacaddr, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_set_gcr, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_set_pbaclr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_timinca, ptr @igb_mac_writereg, ptr @igb_set_timadjh, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg], align 16
@igb_macreg_readops = internal unnamed_addr constant [17872 x ptr] [ptr @igb_get_ctrl, ptr null, ptr @igb_get_status, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_icr_read, ptr null, ptr @igb_mac_ics_read, ptr null, ptr @igb_mac_ims_read, ptr null, ptr @igb_mac_ims_read, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_read_clr4, ptr @igb_mac_readreg, ptr @igb_mac_read_clr4, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_swsm_read, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_get_systiml, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_get_txstmph, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_get_rxsatrh, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg], align 16
@trace_events_enabled_count = external local_unnamed_addr global i32, align 4
@_TRACE_E1000E_RX_START_RECV_DSTATE = external local_unnamed_addr global i16, align 2
@message_with_timestamp = external local_unnamed_addr global i8, align 1
@.str = private unnamed_addr constant [36 x i8] c"%d@%zu.%06zu:e1000e_rx_start_recv \0A\00", align 1
@.str.1 = private unnamed_addr constant [23 x i8] c"e1000e_rx_start_recv \0A\00", align 1
@qemu_loglevel = external local_unnamed_addr global i32, align 4
@igb_rx_ring_init.i = internal constant [16 x %struct.E1000ERingInfo] [%struct.E1000ERingInfo { i32 12289, i32 12288, i32 12290, i32 12292, i32 12294, i32 0 }, %struct.E1000ERingInfo { i32 12305, i32 12304, i32 12306, i32 12308, i32 12310, i32 1 }, %struct.E1000ERingInfo { i32 12321, i32 12320, i32 12322, i32 12324, i32 12326, i32 2 }, %struct.E1000ERingInfo { i32 12337, i32 12336, i32 12338, i32 12340, i32 12342, i32 3 }, %struct.E1000ERingInfo { i32 12353, i32 12352, i32 12354, i32 12356, i32 12358, i32 4 }, %struct.E1000ERingInfo { i32 12369, i32 12368, i32 12370, i32 12372, i32 12374, i32 5 }, %struct.E1000ERingInfo { i32 12385, i32 12384, i32 12386, i32 12388, i32 12390, i32 6 }, %struct.E1000ERingInfo { i32 12401, i32 12400, i32 12402, i32 12404, i32 12406, i32 7 }, %struct.E1000ERingInfo { i32 12417, i32 12416, i32 12418, i32 12420, i32 12422, i32 8 }, %struct.E1000ERingInfo { i32 12433, i32 12432, i32 12434, i32 12436, i32 12438, i32 9 }, %struct.E1000ERingInfo { i32 12449, i32 12448, i32 12450, i32 12452, i32 12454, i32 10 }, %struct.E1000ERingInfo { i32 12465, i32 12464, i32 12466, i32 12468, i32 12470, i32 11 }, %struct.E1000ERingInfo { i32 12481, i32 12480, i32 12482, i32 12484, i32 12486, i32 12 }, %struct.E1000ERingInfo { i32 12497, i32 12496, i32 12498, i32 12500, i32 12502, i32 13 }, %struct.E1000ERingInfo { i32 12513, i32 12512, i32 12514, i32 12516, i32 12518, i32 14 }, %struct.E1000ERingInfo { i32 12529, i32 12528, i32 12530, i32 12532, i32 12534, i32 15 }], align 16
@.str.2 = private unnamed_addr constant [20 x i8] c"idx < ARRAY_SIZE(i)\00", align 1
@.str.3 = private unnamed_addr constant [26 x i8] c"../qemu/hw/net/igb_core.c\00", align 1
@_TRACE_E1000E_RING_FREE_SPACE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.4 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_ring_free_space ring #%d: LEN: %u, DH: %u, DT: %u\0A\00", align 1
@.str.5 = private unnamed_addr constant [58 x i8] c"e1000e_ring_free_space ring #%d: LEN: %u, DH: %u, DT: %u\0A\00", align 1
@_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.6 = private unnamed_addr constant [100 x i8] c"%d@%zu.%06zu:e1000e_rx_has_buffers ring #%d: free descr: %u, packet size %zu, descr buffer size %u\0A\00", align 1
@.str.7 = private unnamed_addr constant [87 x i8] c"e1000e_rx_has_buffers ring #%d: free descr: %u, packet size %zu, descr buffer size %u\0A\00", align 1
@_TRACE_E1000E_RX_CAN_RECV_DSTATE = external local_unnamed_addr global i16, align 2
@.str.8 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_rx_can_recv Can receive\0A\00", align 1
@.str.9 = private unnamed_addr constant [32 x i8] c"e1000e_rx_can_recv Can receive\0A\00", align 1
@_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.10 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_rx_can_recv_rings_full Cannot receive: all rings are full\0A\00", align 1
@.str.11 = private unnamed_addr constant [66 x i8] c"e1000e_rx_can_recv_rings_full Cannot receive: all rings are full\0A\00", align 1
@_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE = external local_unnamed_addr global i16, align 2
@.str.12 = private unnamed_addr constant [68 x i8] c"%d@%zu.%06zu:e1000e_rx_receive_iov Received vector of %d fragments\0A\00", align 1
@.str.13 = private unnamed_addr constant [55 x i8] c"e1000e_rx_receive_iov Received vector of %d fragments\0A\00", align 1
@igb_receive_assign.ta_shift = internal unnamed_addr constant [4 x i32] [i32 4, i32 3, i32 2, i32 0], align 16
@_TRACE_E1000X_RX_OVERSIZED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.14 = private unnamed_addr constant [95 x i8] c"%d@%zu.%06zu:e1000x_rx_oversized Received packet dropped because it was oversized (%zu bytes)\0A\00", align 1
@.str.15 = private unnamed_addr constant [82 x i8] c"e1000x_rx_oversized Received packet dropped because it was oversized (%zu bytes)\0A\00", align 1
@_TRACE_E1000E_RX_RSS_STARTED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.16 = private unnamed_addr constant [60 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_started Starting RSS processing\0A\00", align 1
@.str.17 = private unnamed_addr constant [47 x i8] c"e1000e_rx_rss_started Starting RSS processing\0A\00", align 1
@_TRACE_E1000E_RX_RSS_DISABLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.18 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_disabled RSS is disabled\0A\00", align 1
@.str.19 = private unnamed_addr constant [40 x i8] c"e1000e_rx_rss_disabled RSS is disabled\0A\00", align 1
@.str.20 = private unnamed_addr constant [22 x i8] c"igb_rss_enabled(core)\00", align 1
@__PRETTY_FUNCTION__.igb_rss_get_hash_type = private unnamed_addr constant [61 x i8] c"uint32_t igb_rss_get_hash_type(IGBCore *, struct NetRxPkt *)\00", align 1
@_TRACE_E1000E_RX_RSS_IP4_DSTATE = external local_unnamed_addr global i16, align 2
@.str.21 = private unnamed_addr constant [112 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip4 RSS IPv4: L4 header protocol %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d\0A\00", align 1
@.str.22 = private unnamed_addr constant [99 x i8] c"e1000e_rx_rss_ip4 RSS IPv4: L4 header protocol %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d\0A\00", align 1
@_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.23 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip6_rfctl RSS IPv6: rfctl 0x%X\0A\00", align 1
@.str.24 = private unnamed_addr constant [46 x i8] c"e1000e_rx_rss_ip6_rfctl RSS IPv6: rfctl 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_RSS_IP6_DSTATE = external local_unnamed_addr global i16, align 2
@.str.25 = private unnamed_addr constant [215 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip6 RSS IPv6: ex_dis: %d, new_ex_dis: %d, L4 header protocol %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6ex enabled %d, ipv6ex enabled %d, ipv6 enabled %d\0A\00", align 1
@.str.26 = private unnamed_addr constant [202 x i8] c"e1000e_rx_rss_ip6 RSS IPv6: ex_dis: %d, new_ex_dis: %d, L4 header protocol %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6ex enabled %d, ipv6ex enabled %d, ipv6 enabled %d\0A\00", align 1
@_TRACE_E1000E_RX_RSS_TYPE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.27 = private unnamed_addr constant [48 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_type RSS type is %u\0A\00", align 1
@.str.28 = private unnamed_addr constant [35 x i8] c"e1000e_rx_rss_type RSS type is %u\0A\00", align 1
@__PRETTY_FUNCTION__.igb_rss_calc_hash = private unnamed_addr constant [75 x i8] c"uint32_t igb_rss_calc_hash(IGBCore *, struct NetRxPkt *, E1000E_RSSInfo *)\00", align 1
@.str.29 = private unnamed_addr constant [6 x i8] c"false\00", align 1
@_TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE = external local_unnamed_addr global i16, align 2
@.str.30 = private unnamed_addr constant [89 x i8] c"%d@%zu.%06zu:e1000x_rx_flt_ucast_match unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@.str.31 = private unnamed_addr constant [76 x i8] c"e1000x_rx_flt_ucast_match unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@_TRACE_E1000E_RX_FLT_DROPPED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.32 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_rx_flt_dropped Received packet dropped by RX filter\0A\00", align 1
@.str.33 = private unnamed_addr constant [60 x i8] c"e1000e_rx_flt_dropped Received packet dropped by RX filter\0A\00", align 1
@_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE = external local_unnamed_addr global i16, align 2
@.str.34 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_rx_not_written_to_guest Received packet NOT written to guest (queue %d)\0A\00", align 1
@.str.35 = private unnamed_addr constant [80 x i8] c"e1000e_rx_not_written_to_guest Received packet NOT written to guest (queue %d)\0A\00", align 1
@_TRACE_E1000E_RX_DESCR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.36 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_rx_descr Next RX descriptor: ring #%d, PA: 0x%lx, length: %u\0A\00", align 1
@.str.37 = private unnamed_addr constant [69 x i8] c"e1000e_rx_descr Next RX descriptor: ring #%d, PA: 0x%lx, length: %u\0A\00", align 1
@_TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP_DSTATE = external local_unnamed_addr global i16, align 2
@.str.38 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:igb_wrn_rx_desc_modes_not_supp Not supported descriptor type: %d\0A\00", align 1
@.str.39 = private unnamed_addr constant [66 x i8] c"igb_wrn_rx_desc_modes_not_supp Not supported descriptor type: %d\0A\00", align 1
@_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.40 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:e1000e_rx_null_descriptor Null RX descriptor!!\0A\00", align 1
@.str.41 = private unnamed_addr constant [48 x i8] c"e1000e_rx_null_descriptor Null RX descriptor!!\0A\00", align 1
@.str.42 = private unnamed_addr constant [75 x i8] c"data_len <= pdma_st->rx_desc_header_buf_size - pdma_st->bastate.written[0]\00", align 1
@__PRETTY_FUNCTION__.igb_write_hdr_frag_to_rx_buffers = private unnamed_addr constant [111 x i8] c"void igb_write_hdr_frag_to_rx_buffers(IGBCore *, PCIDevice *, IGBPacketRxDMAState *, const char *, dma_addr_t)\00", align 1
@igb_write_payload_to_rx_buffers.fcs_pad = internal constant i32 0, align 4
@.str.43 = private unnamed_addr constant [46 x i8] c"pdma_st->bastate.cur_idx < IGB_MAX_PS_BUFFERS\00", align 1
@__PRETTY_FUNCTION__.igb_write_payload_frag_to_rx_buffers = private unnamed_addr constant [115 x i8] c"void igb_write_payload_frag_to_rx_buffers(IGBCore *, PCIDevice *, IGBPacketRxDMAState *, const char *, dma_addr_t)\00", align 1
@_TRACE_IGB_RX_DESC_BUFF_WRITE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.44 = private unnamed_addr constant [94 x i8] c"%d@%zu.%06zu:igb_rx_desc_buff_write buffer %u, addr: 0x%lx, offset: %u, from: %p, length: %u\0A\00", align 1
@.str.45 = private unnamed_addr constant [81 x i8] c"igb_rx_desc_buff_write buffer %u, addr: 0x%lx, offset: %u, from: %p, length: %u\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.47 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_protocols protocols: ip4: %d, ip6: %d, l4hdr: %d\0A\00", align 1
@.str.48 = private unnamed_addr constant [69 x i8] c"e1000e_rx_metadata_protocols protocols: ip4: %d, ip6: %d, l4hdr: %d\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_VLAN_DSTATE = external local_unnamed_addr global i16, align 2
@.str.49 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_vlan VLAN tag is 0x%X\0A\00", align 1
@.str.50 = private unnamed_addr constant [42 x i8] c"e1000e_rx_metadata_vlan VLAN tag is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.51 = private unnamed_addr constant [90 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ipv6_sum_disabled IPv6 RX checksummimg disabled by RFCTL\0A\00", align 1
@.str.52 = private unnamed_addr constant [77 x i8] c"e1000e_rx_metadata_ipv6_sum_disabled IPv6 RX checksummimg disabled by RFCTL\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE = external local_unnamed_addr global i16, align 2
@.str.53 = private unnamed_addr constant [97 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_virthdr_no_csum_info virt-header does not contain checksum info\0A\00", align 1
@.str.54 = private unnamed_addr constant [84 x i8] c"e1000e_rx_metadata_virthdr_no_csum_info virt-header does not contain checksum info\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.55 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l3_csum_validation_failed Cannot validate L3 checksum\0A\00", align 1
@.str.56 = private unnamed_addr constant [74 x i8] c"e1000e_rx_metadata_l3_csum_validation_failed Cannot validate L3 checksum\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.57 = private unnamed_addr constant [69 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l3_cso_disabled IP4 CSO is disabled\0A\00", align 1
@.str.58 = private unnamed_addr constant [56 x i8] c"e1000e_rx_metadata_l3_cso_disabled IP4 CSO is disabled\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.59 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l4_csum_validation_failed Cannot validate L4 checksum\0A\00", align 1
@.str.60 = private unnamed_addr constant [74 x i8] c"e1000e_rx_metadata_l4_csum_validation_failed Cannot validate L4 checksum\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.61 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l4_cso_disabled TCP/UDP CSO is disabled\0A\00", align 1
@.str.62 = private unnamed_addr constant [60 x i8] c"e1000e_rx_metadata_l4_cso_disabled TCP/UDP CSO is disabled\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.63 = private unnamed_addr constant [67 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_status_flags status_flags is 0x%X\0A\00", align 1
@.str.64 = private unnamed_addr constant [54 x i8] c"e1000e_rx_metadata_status_flags status_flags is 0x%X\0A\00", align 1
@_TRACE_IGB_RX_METADATA_RSS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.65 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:igb_rx_metadata_rss RSS data: rss: 0x%X, rss_pkt_type: 0x%X\0A\00", align 1
@.str.66 = private unnamed_addr constant [61 x i8] c"igb_rx_metadata_rss RSS data: rss: 0x%X, rss_pkt_type: 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE = external local_unnamed_addr global i16, align 2
@.str.67 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ip_id the IPv4 ID is 0x%X\0A\00", align 1
@.str.68 = private unnamed_addr constant [46 x i8] c"e1000e_rx_metadata_ip_id the IPv4 ID is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.69 = private unnamed_addr constant [64 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_pkt_type the packet type is %u\0A\00", align 1
@.str.70 = private unnamed_addr constant [51 x i8] c"e1000e_rx_metadata_pkt_type the packet type is %u\0A\00", align 1
@_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE = external local_unnamed_addr global i16, align 2
@.str.71 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_rx_written_to_guest Received packet written to guest (queue %d)\0A\00", align 1
@.str.72 = private unnamed_addr constant [72 x i8] c"e1000e_rx_written_to_guest Received packet written to guest (queue %d)\0A\00", align 1
@_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE = external local_unnamed_addr global i16, align 2
@.str.73 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_rx_interrupt_set Receive interrupt set (ICR causes %u)\0A\00", align 1
@.str.74 = private unnamed_addr constant [63 x i8] c"e1000e_rx_interrupt_set Receive interrupt set (ICR causes %u)\0A\00", align 1
@_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.75 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:e1000e_link_status_changed New link status: %d\0A\00", align 1
@.str.76 = private unnamed_addr constant [48 x i8] c"e1000e_link_status_changed New link status: %d\0A\00", align 1
@_TRACE_E1000E_IRQ_SET_DSTATE = external local_unnamed_addr global i16, align 2
@.str.77 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_irq_set Setting interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@.str.78 = private unnamed_addr constant [63 x i8] c"e1000e_irq_set Setting interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.79 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_irq_postponed_by_xitr Interrupt postponed by [E]ITR register 0x%x\0A\00", align 1
@.str.80 = private unnamed_addr constant [74 x i8] c"e1000e_irq_postponed_by_xitr Interrupt postponed by [E]ITR register 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE = external local_unnamed_addr global i16, align 2
@.str.81 = private unnamed_addr constant [92 x i8] c"%d@%zu.%06zu:e1000e_irq_rearm_timer Mitigation timer armed for register 0x%X, delay %ld ns\0A\00", align 1
@.str.82 = private unnamed_addr constant [79 x i8] c"e1000e_irq_rearm_timer Mitigation timer armed for register 0x%X, delay %ld ns\0A\00", align 1
@.str.83 = private unnamed_addr constant [4 x i8] c"dev\00", align 1
@__PRETTY_FUNCTION__.igb_msix_notify = private unnamed_addr constant [46 x i8] c"void igb_msix_notify(IGBCore *, unsigned int)\00", align 1
@.str.84 = private unnamed_addr constant [44 x i8] c"igb: Tried to use vector unavailable for PF\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE = external local_unnamed_addr global i16, align 2
@.str.85 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_eiac Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X\0A\00", align 1
@.str.86 = private unnamed_addr constant [80 x i8] c"e1000e_irq_icr_clear_eiac Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X\0A\00", align 1
@_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.87 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_irq_fix_icr_asserted ICR_ASSERTED bit fixed: 0x%x\0A\00", align 1
@.str.88 = private unnamed_addr constant [58 x i8] c"e1000e_irq_fix_icr_asserted ICR_ASSERTED bit fixed: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE = external local_unnamed_addr global i16, align 2
@.str.89 = private unnamed_addr constant [66 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_notify_vec MSI-X notify vector 0x%x\0A\00", align 1
@.str.90 = private unnamed_addr constant [53 x i8] c"e1000e_irq_msix_notify_vec MSI-X notify vector 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE = external local_unnamed_addr global i16, align 2
@.str.91 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_msi_notify MSI notify 0x%x\0A\00", align 1
@.str.92 = private unnamed_addr constant [39 x i8] c"e1000e_irq_msi_notify MSI notify 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE = external local_unnamed_addr global i16, align 2
@.str.93 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_irq_legacy_notify IRQ line state: %d\0A\00", align 1
@.str.94 = private unnamed_addr constant [45 x i8] c"e1000e_irq_legacy_notify IRQ line state: %d\0A\00", align 1
@_TRACE_IGB_CORE_VF_RESET_DSTATE = external local_unnamed_addr global i16, align 2
@.str.95 = private unnamed_addr constant [37 x i8] c"%d@%zu.%06zu:igb_core_vf_reset VF%d\0A\00", align 1
@.str.96 = private unnamed_addr constant [24 x i8] c"igb_core_vf_reset VF%d\0A\00", align 1
@mac_reg_access = internal unnamed_addr constant <{ [8199 x i16], [24569 x i16] }> <{ [8199 x i16] [i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 1, i16 0, i16 0, i16 1, i16 1, i16 1, i16 0, i16 0, i16 0, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 2046, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9728, i16 9728, i16 9728, i16 9728, i16 9728, i16 9728, i16 9728, i16 0, i16 0, i16 0, i16 9728, i16 0, i16 9728, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9680, i16 9680, i16 9680, i16 9680, i16 9680, i16 9680, i16 9680, i16 0, i16 0, i16 0, i16 9680, i16 0, i16 9680, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9632, i16 9632, i16 9632, i16 9632, i16 9632, i16 9632, i16 9632, i16 0, i16 0, i16 0, i16 9632, i16 0, i16 9632, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9584, i16 9584, i16 9584, i16 9584, i16 9584, i16 9584, i16 9584, i16 0, i16 0, i16 0, i16 9584, i16 0, i16 9584, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10752, i16 10752, i16 10752, i16 0, i16 10752, i16 10752, i16 10752, i16 0, i16 0, i16 0, i16 10752, i16 0, i16 0, i16 0, i16 10752, i16 10752, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10704, i16 10704, i16 10704, i16 0, i16 10704, i16 10704, i16 10704, i16 0, i16 0, i16 0, i16 10704, i16 0, i16 0, i16 0, i16 10704, i16 10704, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10656, i16 10656, i16 10656, i16 0, i16 10656, i16 10656, i16 10656, i16 0, i16 0, i16 0, i16 10656, i16 0, i16 0, i16 0, i16 10656, i16 10656, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10608, i16 10608, i16 10608, i16 0, i16 10608, i16 10704, i16 10608, i16 0, i16 0, i16 0, i16 10608, i16 0, i16 0, i16 0, i16 10608, i16 10608, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 1, i16 1, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -5884, i16 0, i16 -5884, i16 0, i16 -4864, i16 0, i16 -4864], [24569 x i16] zeroinitializer }>, align 16
@_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.98 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_write Write CTRL register 0x%lx, value: 0x%X\0A\00", align 1
@.str.99 = private unnamed_addr constant [63 x i8] c"e1000e_core_ctrl_write Write CTRL register 0x%lx, value: 0x%X\0A\00", align 1
@_TRACE_E1000E_LINK_SET_PARAMS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.100 = private unnamed_addr constant [155 x i8] c"%d@%zu.%06zu:e1000e_link_set_params Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@.str.101 = private unnamed_addr constant [142 x i8] c"e1000e_link_set_params Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE = external local_unnamed_addr global i16, align 2
@.str.102 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_sw_reset Doing SW reset\0A\00", align 1
@.str.103 = private unnamed_addr constant [42 x i8] c"e1000e_core_ctrl_sw_reset Doing SW reset\0A\00", align 1
@_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE = external local_unnamed_addr global i16, align 2
@.str.104 = private unnamed_addr constant [57 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_phy_reset Doing PHY reset\0A\00", align 1
@.str.105 = private unnamed_addr constant [44 x i8] c"e1000e_core_ctrl_phy_reset Doing PHY reset\0A\00", align 1
@_TRACE_IGB_LINK_SET_EXT_PARAMS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.106 = private unnamed_addr constant [122 x i8] c"%d@%zu.%06zu:igb_link_set_ext_params Set extended link params: ASD check: %d, Speed select bypass: %d, PF reset done: %d\0A\00", align 1
@.str.107 = private unnamed_addr constant [109 x i8] c"igb_link_set_ext_params Set extended link params: ASD check: %d, Speed select bypass: %d, PF reset done: %d\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_READ_UNHANDLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.108 = private unnamed_addr constant [72 x i8] c"%d@%zu.%06zu:igb_core_mdic_read_unhandled MDIC READ: PHY[%u] UNHANDLED\0A\00", align 1
@.str.109 = private unnamed_addr constant [59 x i8] c"igb_core_mdic_read_unhandled MDIC READ: PHY[%u] UNHANDLED\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_READ_DSTATE = external local_unnamed_addr global i16, align 2
@.str.110 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:igb_core_mdic_read MDIC READ: PHY[%u] = 0x%x\0A\00", align 1
@.str.111 = private unnamed_addr constant [46 x i8] c"igb_core_mdic_read MDIC READ: PHY[%u] = 0x%x\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.112 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:igb_core_mdic_write_unhandled MDIC WRITE: PHY[%u] UNHANDLED\0A\00", align 1
@.str.113 = private unnamed_addr constant [61 x i8] c"igb_core_mdic_write_unhandled MDIC WRITE: PHY[%u] UNHANDLED\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_WRITE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.114 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_core_mdic_write MDIC WRITE: PHY[%u] = 0x%x\0A\00", align 1
@.str.115 = private unnamed_addr constant [48 x i8] c"igb_core_mdic_write MDIC WRITE: PHY[%u] = 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_CLEAR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.117 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_irq_clear Clearing interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@.str.118 = private unnamed_addr constant [66 x i8] c"e1000e_irq_clear Clearing interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.119 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_irq_pending_interrupts ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)\0A\00", align 1
@.str.120 = private unnamed_addr constant [72 x i8] c"e1000e_irq_pending_interrupts ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)\0A\00", align 1
@_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.121 = private unnamed_addr constant [56 x i8] c"%d@%zu.%06zu:e1000e_irq_write_ics Adding ICR bits 0x%x\0A\00", align 1
@.str.122 = private unnamed_addr constant [43 x i8] c"e1000e_irq_write_ics Adding ICR bits 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE = external local_unnamed_addr global i16, align 2
@.str.123 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_irq_ims_clear_set_imc Clearing IMS bits due to IMC write 0x%x\0A\00", align 1
@.str.124 = private unnamed_addr constant [70 x i8] c"e1000e_irq_ims_clear_set_imc Clearing IMS bits due to IMC write 0x%x\0A\00", align 1
@.str.125 = private unnamed_addr constant [46 x i8] c"igb: RCTL.DTYP must be zero for compatibility\00", align 1
@_TRACE_E1000E_RX_SET_RCTL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.126 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rctl RCTL = 0x%x\0A\00", align 1
@.str.127 = private unnamed_addr constant [32 x i8] c"e1000e_rx_set_rctl RCTL = 0x%x\0A\00", align 1
@_TRACE_E1000E_RX_DESC_LEN_DSTATE = external local_unnamed_addr global i16, align 2
@.str.128 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_len RX descriptor length: %u\0A\00", align 1
@.str.129 = private unnamed_addr constant [45 x i8] c"e1000e_rx_desc_len RX descriptor length: %u\0A\00", align 1
@_TRACE_IGB_SET_PFMAILBOX_DSTATE = external local_unnamed_addr global i16, align 2
@.str.130 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:igb_set_pfmailbox PFMailbox[%d]: 0x%x\0A\00", align 1
@.str.131 = private unnamed_addr constant [39 x i8] c"igb_set_pfmailbox PFMailbox[%d]: 0x%x\0A\00", align 1
@_TRACE_IGB_SET_VFMAILBOX_DSTATE = external local_unnamed_addr global i16, align 2
@.str.132 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:igb_set_vfmailbox VFMailbox[%d]: 0x%x\0A\00", align 1
@.str.133 = private unnamed_addr constant [39 x i8] c"igb_set_vfmailbox VFMailbox[%d]: 0x%x\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EICS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.134 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eics Update EICS: 0x%x MSI-X: %d\0A\00", align 1
@.str.135 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eics Update EICS: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIMS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.136 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eims Update EIMS: 0x%x MSI-X: %d\0A\00", align 1
@.str.137 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eims Update EIMS: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIMC_DSTATE = external local_unnamed_addr global i16, align 2
@.str.138 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eimc Update EIMC: 0x%x MSI-X: %d\0A\00", align 1
@.str.139 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eimc Update EIMC: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIAC_DSTATE = external local_unnamed_addr global i16, align 2
@.str.140 = private unnamed_addr constant [51 x i8] c"%d@%zu.%06zu:igb_irq_write_eiac Update EIAC: 0x%x\0A\00", align 1
@.str.141 = private unnamed_addr constant [38 x i8] c"igb_irq_write_eiac Update EIAC: 0x%x\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIAM_DSTATE = external local_unnamed_addr global i16, align 2
@.str.142 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eiam Update EIAM: 0x%x MSI-X: %d\0A\00", align 1
@.str.143 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eiam Update EIAM: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EICR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.144 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eicr Update EICR: 0x%x MSI-X: %d\0A\00", align 1
@.str.145 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eicr Update EICR: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_EITR_SET_DSTATE = external local_unnamed_addr global i16, align 2
@.str.146 = private unnamed_addr constant [47 x i8] c"%d@%zu.%06zu:igb_irq_eitr_set EITR[%u] = 0x%x\0A\00", align 1
@.str.147 = private unnamed_addr constant [34 x i8] c"igb_irq_eitr_set EITR[%u] = 0x%x\0A\00", align 1
@_TRACE_E1000E_RX_SET_RFCTL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.148 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rfctl Setting RFCTL = 0x%X\0A\00", align 1
@.str.149 = private unnamed_addr constant [42 x i8] c"e1000e_rx_set_rfctl Setting RFCTL = 0x%X\0A\00", align 1
@_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.150 = private unnamed_addr constant [120 x i8] c"%d@%zu.%06zu:e1000e_wrn_iscsi_filtering_not_supported WARNING: Guest requested iSCSI filtering  which is not supported\0A\00", align 1
@.str.151 = private unnamed_addr constant [107 x i8] c"e1000e_wrn_iscsi_filtering_not_supported WARNING: Guest requested iSCSI filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.152 = private unnamed_addr constant [123 x i8] c"%d@%zu.%06zu:e1000e_wrn_nfsw_filtering_not_supported WARNING: Guest requested NFS write filtering  which is not supported\0A\00", align 1
@.str.153 = private unnamed_addr constant [110 x i8] c"e1000e_wrn_nfsw_filtering_not_supported WARNING: Guest requested NFS write filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.154 = private unnamed_addr constant [122 x i8] c"%d@%zu.%06zu:e1000e_wrn_nfsr_filtering_not_supported WARNING: Guest requested NFS read filtering  which is not supported\0A\00", align 1
@.str.155 = private unnamed_addr constant [109 x i8] c"e1000e_wrn_nfsr_filtering_not_supported WARNING: Guest requested NFS read filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_MAC_SET_SW_DSTATE = external local_unnamed_addr global i16, align 2
@.str.156 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:e1000e_mac_set_sw Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@.str.157 = private unnamed_addr constant [61 x i8] c"e1000e_mac_set_sw Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@_TRACE_E1000E_RX_SET_RDT_DSTATE = external local_unnamed_addr global i16, align 2
@.str.158 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rdt Setting RDT[%d] = %u\0A\00", align 1
@.str.159 = private unnamed_addr constant [40 x i8] c"e1000e_rx_set_rdt Setting RDT[%d] = %u\0A\00", align 1
@igb_tx_ring_init.i = internal unnamed_addr constant [16 x %struct.E1000ERingInfo] [%struct.E1000ERingInfo { i32 14337, i32 14336, i32 14338, i32 14340, i32 14342, i32 0 }, %struct.E1000ERingInfo { i32 14353, i32 14352, i32 14354, i32 14356, i32 14358, i32 1 }, %struct.E1000ERingInfo { i32 14369, i32 14368, i32 14370, i32 14372, i32 14374, i32 2 }, %struct.E1000ERingInfo { i32 14385, i32 14384, i32 14386, i32 14388, i32 14390, i32 3 }, %struct.E1000ERingInfo { i32 14401, i32 14400, i32 14402, i32 14404, i32 14406, i32 4 }, %struct.E1000ERingInfo { i32 14417, i32 14416, i32 14418, i32 14420, i32 14422, i32 5 }, %struct.E1000ERingInfo { i32 14433, i32 14432, i32 14434, i32 14436, i32 14438, i32 6 }, %struct.E1000ERingInfo { i32 14449, i32 14448, i32 14450, i32 14452, i32 14454, i32 7 }, %struct.E1000ERingInfo { i32 14465, i32 14464, i32 14466, i32 14468, i32 14470, i32 8 }, %struct.E1000ERingInfo { i32 14481, i32 14480, i32 14482, i32 14484, i32 14486, i32 9 }, %struct.E1000ERingInfo { i32 14497, i32 14496, i32 14498, i32 14500, i32 14502, i32 10 }, %struct.E1000ERingInfo { i32 14513, i32 14512, i32 14514, i32 14516, i32 14518, i32 11 }, %struct.E1000ERingInfo { i32 14529, i32 14528, i32 14530, i32 14532, i32 14534, i32 12 }, %struct.E1000ERingInfo { i32 14545, i32 14544, i32 14546, i32 14548, i32 14550, i32 13 }, %struct.E1000ERingInfo { i32 14561, i32 14560, i32 14562, i32 14564, i32 14566, i32 14 }, %struct.E1000ERingInfo { i32 14577, i32 14576, i32 14578, i32 14580, i32 14582, i32 15 }], align 16
@__PRETTY_FUNCTION__.igb_tx_ring_init = private unnamed_addr constant [52 x i8] c"void igb_tx_ring_init(IGBCore *, IGB_TxRing *, int)\00", align 1
@_TRACE_E1000E_TX_DISABLED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.160 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_tx_disabled TX Disabled\0A\00", align 1
@.str.161 = private unnamed_addr constant [32 x i8] c"e1000e_tx_disabled TX Disabled\0A\00", align 1
@_TRACE_E1000E_TX_DESCR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.162 = private unnamed_addr constant [41 x i8] c"%d@%zu.%06zu:e1000e_tx_descr %p : %x %x\0A\00", align 1
@.str.163 = private unnamed_addr constant [28 x i8] c"e1000e_tx_descr %p : %x %x\0A\00", align 1
@igb_on_tx_done_update_stats.PTCregs = internal constant [6 x i32] [i32 4150, i32 4151, i32 4152, i32 4153, i32 4154, i32 4155], align 16
@__func__.igb_on_tx_done_update_stats = private unnamed_addr constant [28 x i8] c"igb_on_tx_done_update_stats\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.164 = private unnamed_addr constant [121 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_trivial WARNING: Writing to register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@.str.165 = private unnamed_addr constant [108 x i8] c"e1000e_wrn_regs_write_trivial WARNING: Writing to register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@_TRACE_E1000E_CORE_WRITE_DSTATE = external local_unnamed_addr global i16, align 2
@.str.166 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_core_write Write to register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.167 = private unnamed_addr constant [69 x i8] c"e1000e_core_write Write to register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_LINK_READ_PARAMS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.168 = private unnamed_addr constant [156 x i8] c"%d@%zu.%06zu:e1000e_link_read_params Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@.str.169 = private unnamed_addr constant [143 x i8] c"e1000e_link_read_params Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@_TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.170 = private unnamed_addr constant [90 x i8] c"%d@%zu.%06zu:igb_irq_icr_clear_gpie_nsicr Clearing ICR on read due to GPIE.NSICR enabled\0A\00", align 1
@.str.171 = private unnamed_addr constant [77 x i8] c"igb_irq_icr_clear_gpie_nsicr Clearing ICR on read due to GPIE.NSICR enabled\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.172 = private unnamed_addr constant [81 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_zero_ims Clearing ICR on read due to zero IMS\0A\00", align 1
@.str.173 = private unnamed_addr constant [68 x i8] c"e1000e_irq_icr_clear_zero_ims Clearing ICR on read due to zero IMS\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_DSTATE = external local_unnamed_addr global i16, align 2
@.str.174 = private unnamed_addr constant [94 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_nonmsix_icr_read Clearing ICR on read due to non MSI-X int\0A\00", align 1
@.str.175 = private unnamed_addr constant [81 x i8] c"e1000e_irq_icr_clear_nonmsix_icr_read Clearing ICR on read due to non MSI-X int\0A\00", align 1
@_TRACE_E1000E_IRQ_READ_ICS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.176 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_read_ics Current ICS: 0x%x\0A\00", align 1
@.str.177 = private unnamed_addr constant [39 x i8] c"e1000e_irq_read_ics Current ICS: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_READ_IMS_DSTATE = external local_unnamed_addr global i16, align 2
@.str.178 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_read_ims Current IMS: 0x%x\0A\00", align 1
@.str.179 = private unnamed_addr constant [39 x i8] c"e1000e_irq_read_ims Current IMS: 0x%x\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE = external local_unnamed_addr global i16, align 2
@.str.180 = private unnamed_addr constant [101 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_ro WARNING: Write to RO register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.181 = private unnamed_addr constant [88 x i8] c"e1000e_wrn_regs_write_ro WARNING: Write to RO register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE = external local_unnamed_addr global i16, align 2
@.str.182 = private unnamed_addr constant [111 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_unknown WARNING: Write to unknown register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.183 = private unnamed_addr constant [98 x i8] c"e1000e_wrn_regs_write_unknown WARNING: Write to unknown register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.184 = private unnamed_addr constant [117 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_read_trivial WARNING: Reading register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@.str.185 = private unnamed_addr constant [104 x i8] c"e1000e_wrn_regs_read_trivial WARNING: Reading register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@_TRACE_E1000E_CORE_READ_DSTATE = external local_unnamed_addr global i16, align 2
@.str.186 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_core_read Read from register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.187 = private unnamed_addr constant [69 x i8] c"e1000e_core_read Read from register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE = external local_unnamed_addr global i16, align 2
@.str.188 = private unnamed_addr constant [97 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_read_unknown WARNING: Read from unknown register 0x%lx, %d byte(s)\0A\00", align 1
@.str.189 = private unnamed_addr constant [84 x i8] c"e1000e_wrn_regs_read_unknown WARNING: Read from unknown register 0x%lx, %d byte(s)\0A\00", align 1
@_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE = external local_unnamed_addr global i16, align 2
@.str.190 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_notify_postponed_vec Sending MSI-X postponed by EITR[%d]\0A\00", align 1
@.str.191 = private unnamed_addr constant [74 x i8] c"e1000e_irq_msix_notify_postponed_vec Sending MSI-X postponed by EITR[%d]\0A\00", align 1
@_TRACE_E1000E_VM_STATE_RUNNING_DSTATE = external local_unnamed_addr global i16, align 2
@.str.192 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_vm_state_running VM state is running\0A\00", align 1
@.str.193 = private unnamed_addr constant [45 x i8] c"e1000e_vm_state_running VM state is running\0A\00", align 1
@_TRACE_E1000E_VM_STATE_STOPPED_DSTATE = external local_unnamed_addr global i16, align 2
@.str.194 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_vm_state_stopped VM state is stopped\0A\00", align 1
@.str.195 = private unnamed_addr constant [45 x i8] c"e1000e_vm_state_stopped VM state is stopped\0A\00", align 1
@.str.196 = private unnamed_addr constant [11 x i8] c"pci-device\00", align 1
@.str.197 = private unnamed_addr constant [106 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/pci/pci_device.h\00", align 1
@__func__.PCI_DEVICE_GET_CLASS = private unnamed_addr constant [21 x i8] c"PCI_DEVICE_GET_CLASS\00", align 1
@_TRACE_E1000E_RX_SET_CSO_DSTATE = external local_unnamed_addr global i16, align 2
@.str.198 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_set_cso RX CSO state set to %d\0A\00", align 1
@.str.199 = private unnamed_addr constant [42 x i8] c"e1000e_rx_set_cso RX CSO state set to %d\0A\00", align 1
@igb_phy_reg_init = internal unnamed_addr constant [26 x i16] [i16 4416, i16 31053, i16 680, i16 913, i16 3553, i16 2016, i16 5, i16 8193, i16 0, i16 3840, i16 15360, i16 0, i16 0, i16 0, i16 0, i16 12288, i16 288, i16 -16384, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 141], align 16
@igb_mac_reg_init = internal unnamed_addr constant [14582 x i32] [i32 1049097, i32 0, i32 -2147482624, i32 0, i32 4368, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2130673408, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -1543241480, i32 67648, i32 0, i32 0, i32 6295560, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 64, i32 64, i32 64, i32 64, i32 64, i32 64, i32 64, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 255, i32 0, i32 255, i32 255, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 117867266, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2147483648, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 40, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 68, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 768, i32 9728, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147483648, i32 0, i32 0, i32 0, i32 109380096, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 33619968, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 33554432, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752], align 16
@_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE = external local_unnamed_addr global i16, align 2
@.str.200 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_link_autoneg_flowctl Auto-negotiated flow control state is %d\0A\00", align 1
@.str.201 = private unnamed_addr constant [70 x i8] c"e1000e_link_autoneg_flowctl Auto-negotiated flow control state is %d\0A\00", align 1
@switch.table.igb_rss_parse_packet = private unnamed_addr constant [8 x i32] [i32 1, i32 0, i32 5, i32 4, i32 3, i32 0, i32 6, i32 7], align 4

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_start_recv(ptr nocapture noundef readonly %core) local_unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_START_RECV_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_start_recv.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_start_recv.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6) #15
  br label %trace_e1000e_rx_start_recv.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.1) #15
  br label %trace_e1000e_rx_start_recv.exit

trace_e1000e_rx_start_recv.exit:                  ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %max_queue_num = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 8
  %7 = load i32, ptr %max_queue_num, align 4
  %cmp.not4 = icmp slt i32 %7, 0
  br i1 %cmp.not4, label %for.end, label %for.body.lr.ph

for.body.lr.ph:                                   ; preds = %trace_e1000e_rx_start_recv.exit
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  br label %for.body

for.body:                                         ; preds = %for.body.lr.ph, %for.body
  %i.05 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body ]
  %8 = load ptr, ptr %owner_nic, align 8
  %call = tail call ptr @qemu_get_subqueue(ptr noundef %8, i32 noundef %i.05) #15
  tail call void @qemu_flush_queued_packets(ptr noundef %call) #15
  %inc = add i32 %i.05, 1
  %9 = load i32, ptr %max_queue_num, align 4
  %cmp.not = icmp sgt i32 %inc, %9
  br i1 %cmp.not, label %for.end, label %for.body, !llvm.loop !5

for.end:                                          ; preds = %for.body, %trace_e1000e_rx_start_recv.exit
  ret void
}

declare void @qemu_flush_queued_packets(ptr noundef) local_unnamed_addr #1

declare ptr @qemu_get_subqueue(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local noundef zeroext i1 @igb_can_receive(ptr noundef %core) local_unnamed_addr #0 {
entry:
  %_now.i.i11 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %0 = load ptr, ptr %owner, align 8
  %call = tail call zeroext i1 @e1000x_rx_ready(ptr noundef %0, ptr noundef %core) #15
  br i1 %call, label %for.body, label %return

for.body:                                         ; preds = %entry, %for.inc
  %indvars.iv = phi i64 [ %indvars.iv.next, %for.inc ], [ 0, %entry ]
  %1 = shl nuw nsw i64 %indvars.iv, 4
  %2 = add nuw nsw i64 %1, 12298
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %2
  %3 = load i32, ptr %arrayidx, align 4
  %and = and i32 %3, 33554432
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.inc, label %igb_rx_ring_init.exit

igb_rx_ring_init.exit:                            ; preds = %for.body
  %arrayidx.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv
  %4 = getelementptr i8, ptr %arrayidx.i, i64 8
  %.val = load i32, ptr %4, align 8
  %idxprom.i = sext i32 %.val to i64
  %arrayidx.i9 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i
  %5 = load i32, ptr %arrayidx.i9, align 4
  %cmp.i10.not = icmp eq i32 %5, 0
  br i1 %cmp.i10.not, label %for.inc, label %land.lhs.true

land.lhs.true:                                    ; preds = %igb_rx_ring_init.exit
  %call7 = tail call fastcc zeroext i1 @igb_has_rxbufs(ptr noundef nonnull %core, ptr noundef %arrayidx.i, i64 noundef 1)
  br i1 %call7, label %if.then8, label %for.inc

if.then8:                                         ; preds = %land.lhs.true
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %6 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %6, 0
  %7 = load i16, ptr @_TRACE_E1000E_RX_CAN_RECV_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %7, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_can_recv.exit

land.lhs.true5.i.i:                               ; preds = %if.then8
  %8 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %8, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_can_recv.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %9 = load i8, ptr @message_with_timestamp, align 1
  %10 = and i8 %9, 1
  %tobool7.not.i.i = icmp eq i8 %10, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %11 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %12 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.8, i32 noundef %call10.i.i, i64 noundef %11, i64 noundef %12) #15
  br label %trace_e1000e_rx_can_recv.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.9) #15
  br label %trace_e1000e_rx_can_recv.exit

trace_e1000e_rx_can_recv.exit:                    ; preds = %if.then8, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  br label %return

for.inc:                                          ; preds = %igb_rx_ring_init.exit, %land.lhs.true, %for.body
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 16
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !7

for.end:                                          ; preds = %for.inc
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i11)
  %13 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i12 = icmp ne i32 %13, 0
  %14 = load i16, ptr @_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE, align 2
  %tobool4.i.i13 = icmp ne i16 %14, 0
  %or.cond.i.i14 = select i1 %tobool.i.i12, i1 %tobool4.i.i13, i1 false
  br i1 %or.cond.i.i14, label %land.lhs.true5.i.i15, label %trace_e1000e_rx_can_recv_rings_full.exit

land.lhs.true5.i.i15:                             ; preds = %for.end
  %15 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i16 = and i32 %15, 32768
  %cmp.i.not.i.i17 = icmp eq i32 %and.i.i.i16, 0
  br i1 %cmp.i.not.i.i17, label %trace_e1000e_rx_can_recv_rings_full.exit, label %if.then.i.i18

if.then.i.i18:                                    ; preds = %land.lhs.true5.i.i15
  %16 = load i8, ptr @message_with_timestamp, align 1
  %17 = and i8 %16, 1
  %tobool7.not.i.i19 = icmp eq i8 %17, 0
  br i1 %tobool7.not.i.i19, label %if.else.i.i24, label %if.then8.i.i20

if.then8.i.i20:                                   ; preds = %if.then.i.i18
  %call9.i.i21 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i11, ptr noundef null) #15
  %call10.i.i22 = tail call i32 @qemu_get_thread_id() #15
  %18 = load i64, ptr %_now.i.i11, align 8
  %tv_usec.i.i23 = getelementptr inbounds %struct.timeval, ptr %_now.i.i11, i64 0, i32 1
  %19 = load i64, ptr %tv_usec.i.i23, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.10, i32 noundef %call10.i.i22, i64 noundef %18, i64 noundef %19) #15
  br label %trace_e1000e_rx_can_recv_rings_full.exit

if.else.i.i24:                                    ; preds = %if.then.i.i18
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.11) #15
  br label %trace_e1000e_rx_can_recv_rings_full.exit

trace_e1000e_rx_can_recv_rings_full.exit:         ; preds = %for.end, %land.lhs.true5.i.i15, %if.then8.i.i20, %if.else.i.i24
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i11)
  br label %return

return:                                           ; preds = %entry, %trace_e1000e_rx_can_recv_rings_full.exit, %trace_e1000e_rx_can_recv.exit
  %retval.0 = phi i1 [ true, %trace_e1000e_rx_can_recv.exit ], [ false, %trace_e1000e_rx_can_recv_rings_full.exit ], [ false, %entry ]
  ret i1 %retval.0
}

declare zeroext i1 @e1000x_rx_ready(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc zeroext i1 @igb_has_rxbufs(ptr nocapture noundef readonly %core, ptr nocapture noundef readonly %r, i64 noundef %total_size) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %call = tail call fastcc i32 @igb_ring_free_descr_num(ptr noundef %core, ptr noundef %r)
  %0 = getelementptr i8, ptr %r, i64 20
  %r.val = load i32, ptr %0, align 4
  %mul.i = shl i32 %r.val, 6
  %add.i = add i32 %mul.i, 49164
  %shr.i = ashr exact i32 %add.i, 2
  %idxprom.i = sext i32 %shr.i to i64
  %arrayidx.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i
  %1 = load i32, ptr %arrayidx.i, align 4
  %and.i = and i32 %1, 127
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then.i

if.then.i:                                        ; preds = %entry
  %shl.i = shl nuw nsw i32 %and.i, 10
  br label %igb_rxbufsize.exit

if.end.i:                                         ; preds = %entry
  %arrayidx2.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 64
  %2 = load i32, ptr %arrayidx2.i, align 8
  %call.i = tail call i32 @e1000x_rxbufsize(i32 noundef %2) #15
  %.pre = load i32, ptr %0, align 4
  br label %igb_rxbufsize.exit

igb_rxbufsize.exit:                               ; preds = %if.then.i, %if.end.i
  %3 = phi i32 [ %r.val, %if.then.i ], [ %.pre, %if.end.i ]
  %retval.0.i = phi i32 [ %shl.i, %if.then.i ], [ %call.i, %if.end.i ]
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %4 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %4, 0
  %5 = load i16, ptr @_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %5, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_has_buffers.exit

land.lhs.true5.i.i:                               ; preds = %igb_rxbufsize.exit
  %6 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %6, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_has_buffers.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %7 = load i8, ptr @message_with_timestamp, align 1
  %8 = and i8 %7, 1
  %tobool7.not.i.i = icmp eq i8 %8, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %9 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %10 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.6, i32 noundef %call10.i.i, i64 noundef %9, i64 noundef %10, i32 noundef %3, i32 noundef %call, i64 noundef %total_size, i32 noundef %retval.0.i) #15
  br label %trace_e1000e_rx_has_buffers.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.7, i32 noundef %3, i32 noundef %call, i64 noundef %total_size, i32 noundef %retval.0.i) #15
  br label %trace_e1000e_rx_has_buffers.exit

trace_e1000e_rx_has_buffers.exit:                 ; preds = %igb_rxbufsize.exit, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %rx_desc_len = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 3
  %11 = load i8, ptr %rx_desc_len, align 8
  %12 = lshr i8 %11, 4
  %div = zext nneg i8 %12 to i32
  %div2 = udiv i32 %call, %div
  %mul = mul i32 %div2, %retval.0.i
  %conv3 = zext i32 %mul to i64
  %cmp = icmp uge i64 %conv3, %total_size
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @igb_receive(ptr noundef %core, ptr noundef %buf, i64 noundef %size) local_unnamed_addr #0 {
entry:
  %iov = alloca %struct.iovec, align 8
  store ptr %buf, ptr %iov, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %iov, i64 0, i32 1
  store i64 %size, ptr %iov_len, align 8
  %has_vnet.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 7
  %0 = load i8, ptr %has_vnet.i, align 8
  %1 = and i8 %0, 1
  %tobool.i = icmp ne i8 %1, 0
  %call.i = call fastcc i64 @igb_receive_internal(ptr noundef %core, ptr noundef nonnull %iov, i32 noundef 1, i1 noundef zeroext %tobool.i, ptr noundef null)
  ret i64 %call.i
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @igb_receive_iov(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt) local_unnamed_addr #0 {
entry:
  %has_vnet = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 7
  %0 = load i8, ptr %has_vnet, align 8
  %1 = and i8 %0, 1
  %tobool = icmp ne i8 %1, 0
  %call = tail call fastcc i64 @igb_receive_internal(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt, i1 noundef zeroext %tobool, ptr noundef null)
  ret i64 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc i64 @igb_receive_internal(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt, i1 noundef zeroext %has_vnet, ptr noundef writeonly %external_tx) unnamed_addr #0 {
entry:
  %_now.i.i.i228 = alloca %struct.timeval, align 8
  %_now.i.i214 = alloca %struct.timeval, align 8
  %_now.i.i200 = alloca %struct.timeval, align 8
  %_now.i.i.i129.i = alloca %struct.timeval, align 8
  %status12.i.i = alloca i32, align 4
  %_now.i.i.i72.i = alloca %struct.timeval, align 8
  %_now.i.i.i.i = alloca %struct.timeval, align 8
  %_now.i.i.i139 = alloca %struct.timeval, align 8
  %hasip4.i.i = alloca i8, align 1
  %hasip6.i.i = alloca i8, align 1
  %l4hdr_proto.i.i = alloca i32, align 4
  %desc.i = alloca %union.e1000_rx_desc_union, align 8
  %pdma_st.i = alloca %struct.IGBPacketRxDMAState, align 8
  %_now.i.i121 = alloca %struct.timeval, align 8
  %_now.i.i91 = alloca %struct.timeval, align 8
  %_now.i.i213.i = alloca %struct.timeval, align 8
  %_now.i.i196.i = alloca %struct.timeval, align 8
  %_now.i.i.i = alloca %struct.timeval, align 8
  %ra.i = alloca [2 x i32], align 4
  %ptp2.i = alloca %struct.PTP2, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %buf = alloca %union.anon.1, align 2
  %min_iov = alloca %struct.iovec, align 8
  %rss_info = alloca %struct.E1000E_RSSInfo_st, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_receive_iov.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_receive_iov.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.12, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %iovcnt) #15
  br label %trace_e1000e_rx_receive_iov.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.13, i32 noundef %iovcnt) #15
  br label %trace_e1000e_rx_receive_iov.exit

trace_e1000e_rx_receive_iov.exit:                 ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %tobool.not = icmp eq ptr %external_tx, null
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %trace_e1000e_rx_receive_iov.exit
  store i8 1, ptr %external_tx, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %trace_e1000e_rx_receive_iov.exit
  %call = tail call zeroext i1 @e1000x_hw_rx_enabled(ptr noundef %core) #15
  br i1 %call, label %if.end2, label %return

if.end2:                                          ; preds = %if.end
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 6
  %7 = load ptr, ptr %rx_pkt, align 8
  br i1 %has_vnet, label %if.then4, label %if.else

if.then4:                                         ; preds = %if.end2
  tail call void @net_rx_pkt_set_vhdr_iovec(ptr noundef %7, ptr noundef %iov, i32 noundef %iovcnt) #15
  br label %if.end6

if.else:                                          ; preds = %if.end2
  tail call void @net_rx_pkt_unset_vhdr(ptr noundef %7) #15
  br label %if.end6

if.end6:                                          ; preds = %if.else, %if.then4
  %iov_ofs.0 = phi i64 [ 10, %if.then4 ], [ 0, %if.else ]
  %call7 = tail call i64 @iov_size(ptr noundef %iov, i32 noundef %iovcnt) #15
  %sub = sub i64 %call7, %iov_ofs.0
  %cmp = icmp ult i64 %sub, 60
  br i1 %cmp, label %if.else.i, label %if.else13

if.else.i:                                        ; preds = %if.end6
  %call.i = call i64 @iov_to_buf_full(ptr noundef %iov, i32 noundef %iovcnt, i64 noundef %iov_ofs.0, ptr noundef nonnull %buf, i64 noundef %sub) #15
  %arrayidx = getelementptr [60 x i8], ptr %buf, i64 0, i64 %sub
  %sub10 = sub nuw nsw i64 60, %sub
  call void @llvm.memset.p0.i64(ptr align 1 %arrayidx, i8 0, i64 %sub10, i1 false)
  %arrayidx.i = getelementptr i32, ptr %core, i64 4137
  %8 = load i32, ptr %arrayidx.i, align 4
  %cmp.not.i61 = icmp eq i32 %8, -1
  br i1 %cmp.not.i61, label %e1000x_inc_reg_if_not_full.exit, label %if.then.i62

if.then.i62:                                      ; preds = %if.else.i
  %inc.i = add nuw i32 %8, 1
  store i32 %inc.i, ptr %arrayidx.i, align 4
  br label %e1000x_inc_reg_if_not_full.exit

e1000x_inc_reg_if_not_full.exit:                  ; preds = %if.else.i, %if.then.i62
  store ptr %buf, ptr %min_iov, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %min_iov, i64 0, i32 1
  store i64 60, ptr %iov_len, align 8
  br label %if.end15

if.else13:                                        ; preds = %if.end6
  %tobool.i63.not = icmp eq i32 %iovcnt, 0
  br i1 %tobool.i63.not, label %if.else.i64, label %land.lhs.true1.i67

land.lhs.true1.i67:                               ; preds = %if.else13
  %iov_len.i68 = getelementptr inbounds %struct.iovec, ptr %iov, i64 0, i32 1
  %9 = load i64, ptr %iov_len.i68, align 8
  %cmp.not.i69 = icmp ult i64 %9, %iov_ofs.0
  %sub.i70 = sub i64 %9, %iov_ofs.0
  %cmp5.not.i71 = icmp ult i64 %sub.i70, 22
  %or.cond13.i72 = or i1 %cmp.not.i69, %cmp5.not.i71
  br i1 %or.cond13.i72, label %if.else.i64, label %if.then.i73

if.then.i73:                                      ; preds = %land.lhs.true1.i67
  %10 = load ptr, ptr %iov, align 8
  %add.ptr.i74 = getelementptr i8, ptr %10, i64 %iov_ofs.0
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 2 dereferenceable(22) %buf, ptr noundef nonnull align 1 dereferenceable(22) %add.ptr.i74, i64 22, i1 false)
  br label %if.end15

if.else.i64:                                      ; preds = %land.lhs.true1.i67, %if.else13
  %call.i65 = call i64 @iov_to_buf_full(ptr noundef %iov, i32 noundef %iovcnt, i64 noundef %iov_ofs.0, ptr noundef nonnull %buf, i64 noundef 22) #15
  br label %if.end15

if.end15:                                         ; preds = %if.else.i64, %if.then.i73, %e1000x_inc_reg_if_not_full.exit
  %iovcnt.addr.0 = phi i32 [ 1, %e1000x_inc_reg_if_not_full.exit ], [ %iovcnt, %if.then.i73 ], [ %iovcnt, %if.else.i64 ]
  %size.0 = phi i64 [ 60, %e1000x_inc_reg_if_not_full.exit ], [ %sub, %if.then.i73 ], [ %sub, %if.else.i64 ]
  %iov.addr.0 = phi ptr [ %min_iov, %e1000x_inc_reg_if_not_full.exit ], [ %iov, %if.then.i73 ], [ %iov, %if.else.i64 ]
  %iov_ofs.1 = phi i64 [ 0, %e1000x_inc_reg_if_not_full.exit ], [ %iov_ofs.0, %if.then.i73 ], [ %iov_ofs.0, %if.else.i64 ]
  %rx_pkt16 = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 6
  %11 = load ptr, ptr %rx_pkt16, align 8
  %12 = load i8, ptr %buf, align 2
  %arrayidx1.i.i = getelementptr inbounds i8, ptr %buf, i64 1
  %arrayidx3.i.i = getelementptr inbounds i8, ptr %buf, i64 2
  %arrayidx6.i.i = getelementptr inbounds i8, ptr %buf, i64 3
  %arrayidx9.i.i = getelementptr inbounds i8, ptr %buf, i64 4
  %13 = load <4 x i8>, ptr %arrayidx1.i.i, align 1
  %arrayidx12.i.i = getelementptr inbounds i8, ptr %buf, i64 5
  %14 = load i8, ptr %arrayidx12.i.i, align 1
  %15 = call i8 @llvm.vector.reduce.and.v4i8(<4 x i8> %13)
  %op.rdx = and i8 %15, %14
  %op.rdx321 = and i8 %op.rdx, %12
  %cmp.i.not.i = icmp eq i8 %op.rdx321, -1
  %16 = and i8 %12, 1
  %tobool4.not.i = icmp eq i8 %16, 0
  %..i = select i1 %tobool4.not.i, i32 -1430533120, i32 -1430533118
  %retval.0.i76 = select i1 %cmp.i.not.i, i32 -1430533119, i32 %..i
  call void @net_rx_pkt_set_packet_type(ptr noundef %11, i32 noundef %retval.0.i76) #15
  %17 = load ptr, ptr %rx_pkt16, align 8
  %conv = sext i32 %iovcnt.addr.0 to i64
  call void @net_rx_pkt_set_protocols(ptr noundef %17, ptr noundef %iov.addr.0, i64 noundef %conv, i64 noundef %iov_ofs.1) #15
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %ra.i)
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %ptp2.i)
  %arrayidx.i77 = getelementptr [32768 x i32], ptr %core, i64 0, i64 64
  %18 = load i32, ptr %arrayidx.i77, align 8
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(16) %rss_info, i8 0, i64 16, i1 false)
  %tobool.i78 = icmp ne ptr %external_tx, null
  br i1 %tobool.i78, label %if.then.i90, label %if.end.i

if.then.i90:                                      ; preds = %if.end15
  store i8 1, ptr %external_tx, align 1
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i90, %if.end15
  %arrayidx2.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 6
  %19 = load i32, ptr %arrayidx2.i, align 8
  %20 = and i32 %19, 67108864
  %tobool3.not.i = icmp eq i32 %20, 0
  %h_proto20.i = getelementptr inbounds %struct.eth_header, ptr %buf, i64 0, i32 2
  %21 = load i16, ptr %h_proto20.i, align 2
  %22 = call noundef i16 @llvm.bswap.i16(i16 %21)
  br i1 %tobool3.not.i, label %if.else.i89, label %if.then4.i

if.then4.i:                                       ; preds = %if.end.i
  %conv5.i = zext i16 %22 to i32
  %arrayidx7.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 14
  %23 = load i32, ptr %arrayidx7.i, align 8
  %shr.i = lshr i32 %23, 16
  %cmp.i = icmp eq i32 %shr.i, %conv5.i
  br i1 %cmp.i, label %land.lhs.true.i, label %if.end30.i

land.lhs.true.i:                                  ; preds = %if.then4.i
  %h_proto10.i = getelementptr inbounds %struct.L2Header, ptr %buf, i64 0, i32 1, i64 0, i32 1
  %24 = load i16, ptr %h_proto10.i, align 2
  %25 = call noundef i16 @llvm.bswap.i16(i16 %24)
  %26 = trunc i32 %23 to i16
  %cmp16.i = icmp ne i16 %25, %26
  %spec.select176.i = select i1 %cmp16.i, i64 0, i64 2
  br label %if.end30.i

if.else.i89:                                      ; preds = %if.end.i
  %arrayidx24.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 14
  %27 = load i32, ptr %arrayidx24.i, align 8
  %28 = trunc i32 %27 to i16
  %cmp26.i = icmp ne i16 %22, %28
  %not.cmp26.i = xor i1 %cmp26.i, true
  %spec.select178.i = zext i1 %not.cmp26.i to i64
  br label %if.end30.i

if.end30.i:                                       ; preds = %if.else.i89, %land.lhs.true.i, %if.then4.i
  %tobool124.not.i = phi i1 [ true, %if.then4.i ], [ %cmp16.i, %land.lhs.true.i ], [ %cmp26.i, %if.else.i89 ]
  %vlan_num.0.i = phi i64 [ 0, %if.then4.i ], [ %spec.select176.i, %land.lhs.true.i ], [ %spec.select178.i, %if.else.i89 ]
  %29 = load i32, ptr %arrayidx.i77, align 8
  %and41.i = and i32 %29, 4
  %tobool42.not.i = icmp eq i32 %and41.i, 0
  br i1 %tobool42.not.i, label %land.lhs.true43.i, label %if.end48.i

land.lhs.true43.i:                                ; preds = %if.end30.i
  %and33.i = and i32 %29, 32
  %tobool34.not.i = icmp eq i32 %and33.i, 0
  br i1 %tobool34.not.i, label %igb_rx_is_oversized.exit.i, label %cond.true.i.i

cond.true.i.i:                                    ; preds = %land.lhs.true43.i
  %arrayidx37.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5121
  %30 = load i32, ptr %arrayidx37.i, align 4
  %add1.i.i = add i64 %size.0, 4
  %31 = and i32 %30, 65535
  %conv.i.i = zext nneg i32 %31 to i64
  %cmp.i.i = icmp ugt i64 %add1.i.i, %conv.i.i
  br i1 %cmp.i.i, label %if.then47.i, label %if.end48.i

igb_rx_is_oversized.exit.i:                       ; preds = %land.lhs.true43.i
  %mul.i.i = shl nuw nsw i64 %vlan_num.0.i, 2
  %add3.i.i = add nuw nsw i64 %mul.i.i, 1514
  %cmp4.i.i = icmp ult i64 %add3.i.i, %size.0
  br i1 %cmp4.i.i, label %if.then47.i, label %if.end48.i

if.then47.i:                                      ; preds = %igb_rx_is_oversized.exit.i, %cond.true.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %32 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %32, 0
  %33 = load i16, ptr @_TRACE_E1000X_RX_OVERSIZED_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %33, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %trace_e1000x_rx_oversized.exit.i

land.lhs.true5.i.i.i:                             ; preds = %if.then47.i
  %34 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %34, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %trace_e1000x_rx_oversized.exit.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true5.i.i.i
  %35 = load i8, ptr @message_with_timestamp, align 1
  %36 = and i8 %35, 1
  %tobool7.not.i.i.i = icmp eq i8 %36, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call10.i.i.i = call i32 @qemu_get_thread_id() #15
  %37 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %38 = load i64, ptr %tv_usec.i.i.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.14, i32 noundef %call10.i.i.i, i64 noundef %37, i64 noundef %38, i64 noundef %size.0) #15
  br label %trace_e1000x_rx_oversized.exit.i

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.15, i64 noundef %size.0) #15
  br label %trace_e1000x_rx_oversized.exit.i

trace_e1000x_rx_oversized.exit.i:                 ; preds = %if.else.i.i.i, %if.then8.i.i.i, %land.lhs.true5.i.i.i, %if.then47.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  br label %igb_receive_assign.exit.thread

if.end48.i:                                       ; preds = %igb_rx_is_oversized.exit.i, %cond.true.i.i, %if.end30.i
  %arrayidx54.i283 = getelementptr [32768 x i32], ptr %core, i64 0, i64 5932
  %39 = load i32, ptr %arrayidx54.i283, align 4
  %40 = and i32 %39, 67108864
  %tobool57.not.i284 = icmp ne i32 %40, 0
  %41 = trunc i32 %39 to i16
  %cmp68.i285 = icmp eq i16 %22, %41
  %or.cond286 = and i1 %tobool57.not.i284, %cmp68.i285
  br i1 %or.cond286, label %if.then70.i, label %for.inc.i

for.body.i:                                       ; preds = %for.inc.i
  %42 = add nuw nsw i64 %indvars.iv.i287, 5933
  %arrayidx54.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %42
  %43 = load i32, ptr %arrayidx54.i, align 4
  %44 = and i32 %43, 67108864
  %tobool57.not.i = icmp ne i32 %44, 0
  %45 = trunc i32 %43 to i16
  %cmp68.i = icmp eq i16 %22, %45
  %or.cond = and i1 %tobool57.not.i, %cmp68.i
  br i1 %or.cond, label %if.then70.i.loopexit, label %for.inc.i, !llvm.loop !8

if.then70.i.loopexit:                             ; preds = %for.body.i
  %46 = trunc i64 %indvars.iv.next.i to i16
  br label %if.then70.i

if.then70.i:                                      ; preds = %if.then70.i.loopexit, %if.end48.i
  %etqf.0.lcssa = phi i16 [ 0, %if.end48.i ], [ %46, %if.then70.i.loopexit ]
  %.lcssa280 = phi i32 [ %39, %if.end48.i ], [ %43, %if.then70.i.loopexit ]
  %47 = and i32 %.lcssa280, 1073741824
  %tobool78.not.i = icmp eq i32 %47, 0
  br i1 %tobool78.not.i, label %for.end.i, label %land.lhs.true79.i

land.lhs.true79.i:                                ; preds = %if.then70.i
  %arrayidx81.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 11656
  %48 = load i32, ptr %arrayidx81.i, align 8
  %49 = and i32 %48, 17
  %or.cond179.i = icmp eq i32 %49, 16
  br i1 %or.cond179.i, label %land.lhs.true89.i, label %for.end.i

land.lhs.true89.i:                                ; preds = %land.lhs.true79.i
  %add91.i = add nuw nsw i64 %iov_ofs.1, 14
  %tobool.i.not.i = icmp eq i32 %iovcnt.addr.0, 0
  br i1 %tobool.i.not.i, label %iov_to_buf.exit.i, label %land.lhs.true1.i.i

land.lhs.true1.i.i:                               ; preds = %land.lhs.true89.i
  %iov_len.i.i = getelementptr inbounds %struct.iovec, ptr %iov.addr.0, i64 0, i32 1
  %50 = load i64, ptr %iov_len.i.i, align 8
  %cmp.not.i.i = icmp ult i64 %50, %add91.i
  %sub.i.i = sub i64 %50, %add91.i
  %cmp5.not.i.i = icmp ult i64 %sub.i.i, 40
  %or.cond13.i.i = or i1 %cmp.not.i.i, %cmp5.not.i.i
  br i1 %or.cond13.i.i, label %iov_to_buf.exit.i, label %iov_to_buf.exit.thread.i

iov_to_buf.exit.thread.i:                         ; preds = %land.lhs.true1.i.i
  %51 = load ptr, ptr %iov.addr.0, align 8
  %add.ptr.i.i = getelementptr i8, ptr %51, i64 %add91.i
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(40) %ptp2.i, ptr noundef nonnull align 1 dereferenceable(40) %add.ptr.i.i, i64 40, i1 false)
  br label %land.lhs.true95.i

iov_to_buf.exit.i:                                ; preds = %land.lhs.true1.i.i, %land.lhs.true89.i
  %call.i.i = call i64 @iov_to_buf_full(ptr noundef %iov.addr.0, i32 noundef %iovcnt.addr.0, i64 noundef %add91.i, ptr noundef nonnull %ptp2.i, i64 noundef 40) #15
  %cmp93.i = icmp ugt i64 %call.i.i, 39
  br i1 %cmp93.i, label %land.lhs.true95.i, label %for.end.i

land.lhs.true95.i:                                ; preds = %iov_to_buf.exit.i, %iov_to_buf.exit.thread.i
  %version_ptp.i = getelementptr inbounds %struct.PTP2, ptr %ptp2.i, i64 0, i32 1
  %52 = load i8, ptr %version_ptp.i, align 1
  %53 = and i8 %52, 15
  %cmp98.i = icmp eq i8 %53, 2
  br i1 %cmp98.i, label %land.lhs.true100.i, label %for.end.i

land.lhs.true100.i:                               ; preds = %land.lhs.true95.i
  %54 = load i8, ptr %ptp2.i, align 8
  %arrayidx103.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 6100
  %55 = load i32, ptr %arrayidx103.i, align 8
  %shr104.i = lshr i32 %55, 8
  %56 = trunc i32 %shr104.i to i8
  %cmp106.i = icmp eq i8 %54, %56
  br i1 %cmp106.i, label %if.then108.i, label %for.end.i

if.then108.i:                                     ; preds = %land.lhs.true100.i
  %timadj.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 16
  %57 = load i64, ptr %timadj.i, align 8
  call void @e1000x_timestamp(ptr noundef nonnull %core, i64 noundef %57, i64 noundef 11657, i64 noundef 11658) #15
  %58 = load i32, ptr %arrayidx81.i, align 8
  %or.i = or i32 %58, 1
  store i32 %or.i, ptr %arrayidx81.i, align 8
  %source_uuid_lo.i = getelementptr inbounds %struct.PTP2, ptr %ptp2.i, i64 0, i32 9
  %59 = load i32, ptr %source_uuid_lo.i, align 8
  %arrayidx114.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 11659
  store i32 %59, ptr %arrayidx114.i, align 4
  %source_uuid_hi.i = getelementptr inbounds %struct.PTP2, ptr %ptp2.i, i64 0, i32 10
  %60 = load i16, ptr %source_uuid_hi.i, align 4
  %conv116.i = zext i16 %60 to i32
  %sequence_id.i = getelementptr inbounds %struct.PTP2, ptr %ptp2.i, i64 0, i32 12
  %61 = load i16, ptr %sequence_id.i, align 8
  %conv118.i = zext i16 %61 to i32
  %shl.i = shl nuw i32 %conv118.i, 16
  %or119.i = or disjoint i32 %shl.i, %conv116.i
  %arrayidx121.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 11660
  store i32 %or119.i, ptr %arrayidx121.i, align 8
  br label %for.end.i

for.inc.i:                                        ; preds = %if.end48.i, %for.body.i
  %indvars.iv.i287 = phi i64 [ %indvars.iv.next.i, %for.body.i ], [ 0, %if.end48.i ]
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i287, 1
  %exitcond.not.i = icmp eq i64 %indvars.iv.next.i, 8
  br i1 %exitcond.not.i, label %for.end.i, label %for.body.i, !llvm.loop !8

for.end.i:                                        ; preds = %for.inc.i, %if.then108.i, %land.lhs.true100.i, %land.lhs.true95.i, %iov_to_buf.exit.i, %land.lhs.true79.i, %if.then70.i
  %etqf.1 = phi i16 [ %etqf.0.lcssa, %if.then70.i ], [ %etqf.0.lcssa, %if.then108.i ], [ %etqf.0.lcssa, %land.lhs.true100.i ], [ %etqf.0.lcssa, %land.lhs.true95.i ], [ %etqf.0.lcssa, %iov_to_buf.exit.i ], [ %etqf.0.lcssa, %land.lhs.true79.i ], [ 8, %for.inc.i ]
  %tobool70 = phi i1 [ false, %if.then70.i ], [ true, %if.then108.i ], [ false, %land.lhs.true100.i ], [ false, %land.lhs.true95.i ], [ false, %iov_to_buf.exit.i ], [ false, %land.lhs.true79.i ], [ false, %for.inc.i ]
  br i1 %tobool124.not.i, label %if.end133.i, label %land.lhs.true125.i

land.lhs.true125.i:                               ; preds = %for.end.i
  %vlan128.i = getelementptr inbounds %struct.L2Header, ptr %buf, i64 0, i32 1
  %add.ptr.i79 = getelementptr %struct.vlan_header, ptr %vlan128.i, i64 %vlan_num.0.i
  %add.ptr130.i = getelementptr %struct.vlan_header, ptr %add.ptr.i79, i64 -1
  %call131.i = call zeroext i1 @e1000x_rx_vlan_filter(ptr noundef nonnull %core, ptr noundef %add.ptr130.i) #15
  br i1 %call131.i, label %if.end133.i, label %igb_receive_assign.exit.thread

if.end133.i:                                      ; preds = %land.lhs.true125.i, %for.end.i
  %arrayidx135.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5638
  %62 = load i32, ptr %arrayidx135.i, align 8
  %and136.i = and i32 %62, 1
  %tobool137.not.i = icmp eq i32 %and136.i, 0
  br i1 %tobool137.not.i, label %if.else497.i, label %if.then138.i

if.then138.i:                                     ; preds = %if.end133.i
  %63 = load i8, ptr %buf, align 2
  %64 = load i8, ptr %arrayidx1.i.i, align 1
  %65 = load i8, ptr %arrayidx3.i.i, align 2
  %66 = load i8, ptr %arrayidx6.i.i, align 1
  %67 = load i8, ptr %arrayidx9.i.i, align 2
  %68 = load i8, ptr %arrayidx12.i.i, align 1
  %69 = and i8 %64, %65
  %70 = and i8 %69, %66
  %and88.i.i = and i8 %70, %63
  %and119.i.i = and i8 %and88.i.i, %67
  %and1410.i.i86 = and i8 %and119.i.i, %68
  %cmp.i183.not.i = icmp eq i8 %and1410.i.i86, -1
  br i1 %cmp.i183.not.i, label %for.body146.i, label %if.else162.i

for.body146.i:                                    ; preds = %if.then138.i, %for.body146.i
  %indvars.iv267.i = phi i64 [ %indvars.iv.next268.i, %for.body146.i ], [ 0, %if.then138.i ]
  %queues.0246.i = phi i16 [ %queues.1.i, %for.body146.i ], [ 0, %if.then138.i ]
  %71 = add nuw nsw i64 %indvars.iv267.i, 5812
  %arrayidx150.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %71
  %72 = load i32, ptr %arrayidx150.i, align 4
  %and151.i = and i32 %72, 134217728
  %tobool152.not.i = icmp eq i32 %and151.i, 0
  %shl154.i = shl nuw nsw i64 1, %indvars.iv267.i
  %73 = trunc i64 %shl154.i to i16
  %conv157.i = select i1 %tobool152.not.i, i16 0, i16 %73
  %queues.1.i = or i16 %conv157.i, %queues.0246.i
  %indvars.iv.next268.i = add nuw nsw i64 %indvars.iv267.i, 1
  %exitcond270.not.i = icmp eq i64 %indvars.iv.next268.i, 8
  br i1 %exitcond270.not.i, label %if.end300.i, label %for.body146.i, !llvm.loop !9

if.else162.i:                                     ; preds = %if.then138.i
  %add.ptr165.i = getelementptr i32, ptr %core, i64 5376
  %add.ptr170.i = getelementptr i32, ptr %core, i64 5408
  %cmp171236.i = icmp ult ptr %add.ptr165.i, %add.ptr170.i
  br i1 %cmp171236.i, label %for.body173.lr.ph.i, label %for.end199.i

for.body173.lr.ph.i:                              ; preds = %if.else162.i
  %arrayidx184.i = getelementptr inbounds [2 x i32], ptr %ra.i, i64 0, i64 1
  br label %for.body173.i

for.body173.i:                                    ; preds = %for.inc197.i, %for.body173.lr.ph.i
  %macp.0238.i = phi ptr [ %add.ptr165.i, %for.body173.lr.ph.i ], [ %add.ptr198.i, %for.inc197.i ]
  %queues.2237.i = phi i16 [ 0, %for.body173.lr.ph.i ], [ %queues.3.i, %for.inc197.i ]
  %arrayidx174.i = getelementptr i32, ptr %macp.0238.i, i64 1
  %74 = load i32, ptr %arrayidx174.i, align 4
  %tobool176.not.i = icmp sgt i32 %74, -1
  br i1 %tobool176.not.i, label %for.inc197.i, label %if.end178.i

if.end178.i:                                      ; preds = %for.body173.i
  %75 = load i32, ptr %macp.0238.i, align 4
  store i32 %75, ptr %ra.i, align 4
  store i32 %74, ptr %arrayidx184.i, align 4
  %bcmp173.i = call i32 @bcmp(ptr noundef nonnull dereferenceable(6) %buf, ptr noundef nonnull dereferenceable(6) %ra.i, i64 6)
  %tobool189.not.i = icmp eq i32 %bcmp173.i, 0
  br i1 %tobool189.not.i, label %if.then190.i, label %for.inc197.i

if.then190.i:                                     ; preds = %if.end178.i
  %and192.i = lshr i32 %74, 18
  %76 = trunc i32 %and192.i to i16
  %77 = and i16 %76, 255
  %conv195.i = or i16 %77, %queues.2237.i
  br label %for.inc197.i

for.inc197.i:                                     ; preds = %if.then190.i, %if.end178.i, %for.body173.i
  %queues.3.i = phi i16 [ %queues.2237.i, %if.end178.i ], [ %conv195.i, %if.then190.i ], [ %queues.2237.i, %for.body173.i ]
  %add.ptr198.i = getelementptr i32, ptr %macp.0238.i, i64 2
  %cmp171.i = icmp ult ptr %add.ptr198.i, %add.ptr170.i
  br i1 %cmp171.i, label %for.body173.i, label %for.end199.i, !llvm.loop !10

for.end199.i:                                     ; preds = %for.inc197.i, %if.else162.i
  %queues.2.lcssa.i = phi i16 [ 0, %if.else162.i ], [ %queues.3.i, %for.inc197.i ]
  %add.ptr202.i = getelementptr i32, ptr %core, i64 5432
  %add.ptr207.i = getelementptr i32, ptr %core, i64 5448
  %cmp208239.i = icmp ult ptr %add.ptr202.i, %add.ptr207.i
  br i1 %cmp208239.i, label %for.body210.lr.ph.i, label %for.end237.i

for.body210.lr.ph.i:                              ; preds = %for.end199.i
  %arrayidx221.i = getelementptr inbounds [2 x i32], ptr %ra.i, i64 0, i64 1
  br label %for.body210.i

for.body210.i:                                    ; preds = %for.inc235.i, %for.body210.lr.ph.i
  %macp.1241.i = phi ptr [ %add.ptr202.i, %for.body210.lr.ph.i ], [ %add.ptr236.i, %for.inc235.i ]
  %queues.4240.i = phi i16 [ %queues.2.lcssa.i, %for.body210.lr.ph.i ], [ %queues.5.i, %for.inc235.i ]
  %arrayidx211.i = getelementptr i32, ptr %macp.1241.i, i64 1
  %78 = load i32, ptr %arrayidx211.i, align 4
  %tobool213.not.i = icmp sgt i32 %78, -1
  br i1 %tobool213.not.i, label %for.inc235.i, label %if.end215.i

if.end215.i:                                      ; preds = %for.body210.i
  %79 = load i32, ptr %macp.1241.i, align 4
  store i32 %79, ptr %ra.i, align 4
  store i32 %78, ptr %arrayidx221.i, align 4
  %bcmp171.i = call i32 @bcmp(ptr noundef nonnull dereferenceable(6) %buf, ptr noundef nonnull dereferenceable(6) %ra.i, i64 6)
  %tobool226.not.i = icmp eq i32 %bcmp171.i, 0
  br i1 %tobool226.not.i, label %if.then227.i, label %for.inc235.i

if.then227.i:                                     ; preds = %if.end215.i
  %and229.i = lshr i32 %78, 18
  %80 = trunc i32 %and229.i to i16
  %81 = and i16 %80, 255
  %conv233.i = or i16 %81, %queues.4240.i
  br label %for.inc235.i

for.inc235.i:                                     ; preds = %if.then227.i, %if.end215.i, %for.body210.i
  %queues.5.i = phi i16 [ %queues.4240.i, %if.end215.i ], [ %conv233.i, %if.then227.i ], [ %queues.4240.i, %for.body210.i ]
  %add.ptr236.i = getelementptr i32, ptr %macp.1241.i, i64 2
  %cmp208.i = icmp ult ptr %add.ptr236.i, %add.ptr207.i
  br i1 %cmp208.i, label %for.body210.i, label %for.end237.i, !llvm.loop !11

for.end237.i:                                     ; preds = %for.inc235.i, %for.end199.i
  %queues.4.lcssa.i = phi i16 [ %queues.2.lcssa.i, %for.end199.i ], [ %queues.5.i, %for.inc235.i ]
  %tobool238.not.i = icmp eq i16 %queues.4.lcssa.i, 0
  %82 = and i8 %63, 1
  %tobool245.not.i = icmp eq i8 %82, 0
  br i1 %tobool238.not.i, label %if.then239.i, label %if.else290.i

if.then239.i:                                     ; preds = %for.end237.i
  %cond.i = select i1 %tobool245.not.i, i64 10240, i64 5248
  %add.ptr246.i = getelementptr i32, ptr %core, i64 %cond.i
  %shr247.i = lshr i32 %18, 12
  %and248.i = and i32 %shr247.i, 3
  %idxprom249.i = zext nneg i32 %and248.i to i64
  %arrayidx250.i = getelementptr [4 x i32], ptr @igb_receive_assign.ta_shift, i64 0, i64 %idxprom249.i
  %83 = load i32, ptr %arrayidx250.i, align 4
  %conv253.i = zext i8 %68 to i32
  %shl254.i = shl nuw nsw i32 %conv253.i, 8
  %conv257.i = zext i8 %67 to i32
  %or258.i = or disjoint i32 %shl254.i, %conv257.i
  %shr259.i = lshr i32 %or258.i, %83
  %and260.i = lshr i32 %shr259.i, 5
  %shr261.i = and i32 %and260.i, 127
  %idxprom262.i = zext nneg i32 %shr261.i to i64
  %arrayidx263.i = getelementptr i32, ptr %add.ptr246.i, i64 %idxprom262.i
  %84 = load i32, ptr %arrayidx263.i, align 4
  %and264.i = and i32 %shr259.i, 31
  %shl265.i = shl nuw i32 1, %and264.i
  %and266.i = and i32 %shl265.i, %84
  %tobool267.not.i = icmp eq i32 %and266.i, 0
  br i1 %tobool267.not.i, label %if.end300.i, label %for.body272.i

for.body272.i:                                    ; preds = %if.then239.i, %for.body272.i
  %indvars.iv263.i = phi i64 [ %indvars.iv.next264.i, %for.body272.i ], [ 0, %if.then239.i ]
  %queues.6244.i = phi i16 [ %queues.7.i, %for.body272.i ], [ 0, %if.then239.i ]
  %85 = add nuw nsw i64 %indvars.iv263.i, 5812
  %arrayidx276.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %85
  %86 = load i32, ptr %arrayidx276.i, align 4
  %and277.i = and i32 %86, 33554432
  %tobool278.not.i = icmp eq i32 %and277.i, 0
  %shl281.i = shl nuw nsw i64 1, %indvars.iv263.i
  %87 = trunc i64 %shl281.i to i16
  %conv284.i = select i1 %tobool278.not.i, i16 0, i16 %87
  %queues.7.i = or i16 %conv284.i, %queues.6244.i
  %indvars.iv.next264.i = add nuw nsw i64 %indvars.iv263.i, 1
  %exitcond266.not.i = icmp eq i64 %indvars.iv.next264.i, 8
  br i1 %exitcond266.not.i, label %if.end300.i, label %for.body272.i, !llvm.loop !12

if.else290.i:                                     ; preds = %for.end237.i
  %or.cond.i87 = and i1 %tobool.i78, %tobool245.not.i
  br i1 %or.cond.i87, label %if.then297.i, label %if.end300.i

if.then297.i:                                     ; preds = %if.else290.i
  store i8 0, ptr %external_tx, align 1
  br label %if.end300.i

if.end300.i:                                      ; preds = %for.body272.i, %for.body146.i, %if.then297.i, %if.else290.i, %if.then239.i
  %queues.8.i = phi i16 [ %queues.4.lcssa.i, %if.then297.i ], [ %queues.4.lcssa.i, %if.else290.i ], [ 0, %if.then239.i ], [ %queues.1.i, %for.body146.i ], [ %queues.7.i, %for.body272.i ]
  %core.val.i = load i32, ptr %arrayidx.i77, align 4
  %88 = and i32 %core.val.i, 262144
  %tobool304.not.i = icmp eq i32 %88, 0
  br i1 %tobool304.not.i, label %if.end373.i, label %if.then305.i

if.then305.i:                                     ; preds = %if.end300.i
  br i1 %tobool124.not.i, label %for.body351.i, label %if.then307.i

if.then307.i:                                     ; preds = %if.then305.i
  %sub.i88 = add nsw i64 %vlan_num.0.i, -1
  %arrayidx309.i = getelementptr %struct.L2Header, ptr %buf, i64 0, i32 1, i64 %sub.i88
  %89 = load i16, ptr %arrayidx309.i, align 2
  %90 = and i16 %89, -241
  %91 = call i16 @llvm.bswap.i16(i16 %90)
  %conv323.i = zext nneg i16 %91 to i32
  br label %for.body317.i

for.body317.i:                                    ; preds = %for.body317.i, %if.then307.i
  %indvars.iv271.i = phi i64 [ 0, %if.then307.i ], [ %indvars.iv.next272.i, %for.body317.i ]
  %mask.0248.i = phi i16 [ 0, %if.then307.i ], [ %mask.1.i, %for.body317.i ]
  %92 = or disjoint i64 %indvars.iv271.i, 5952
  %arrayidx321.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %92
  %93 = load i32, ptr %arrayidx321.i, align 4
  %and322.i = and i32 %93, 4095
  %cmp324.i = icmp ne i32 %and322.i, %conv323.i
  %tobool332.not.i = icmp sgt i32 %93, -1
  %or.cond180.i = or i1 %tobool332.not.i, %cmp324.i
  %and338.i = lshr i32 %93, 12
  %94 = trunc i32 %and338.i to i16
  %95 = and i16 %94, 255
  %conv342.i = select i1 %or.cond180.i, i16 0, i16 %95
  %mask.1.i = or i16 %conv342.i, %mask.0248.i
  %indvars.iv.next272.i = add nuw nsw i64 %indvars.iv271.i, 1
  %exitcond274.not.i = icmp eq i64 %indvars.iv.next272.i, 32
  br i1 %exitcond274.not.i, label %if.end368.i, label %for.body317.i, !llvm.loop !13

for.body351.i:                                    ; preds = %if.then305.i, %for.body351.i
  %indvars.iv275.i = phi i64 [ %indvars.iv.next276.i, %for.body351.i ], [ 0, %if.then305.i ]
  %mask.2250.i = phi i16 [ %mask.3.i, %for.body351.i ], [ 0, %if.then305.i ]
  %96 = add nuw nsw i64 %indvars.iv275.i, 5812
  %arrayidx355.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %96
  %97 = load i32, ptr %arrayidx355.i, align 4
  %and356.i = and i32 %97, 16777216
  %tobool357.not.i = icmp eq i32 %and356.i, 0
  %shl360.i = shl nuw nsw i64 1, %indvars.iv275.i
  %98 = trunc i64 %shl360.i to i16
  %conv363.i = select i1 %tobool357.not.i, i16 0, i16 %98
  %mask.3.i = or i16 %conv363.i, %mask.2250.i
  %indvars.iv.next276.i = add nuw nsw i64 %indvars.iv275.i, 1
  %exitcond278.not.i = icmp eq i64 %indvars.iv.next276.i, 8
  br i1 %exitcond278.not.i, label %if.end368.i, label %for.body351.i, !llvm.loop !14

if.end368.i:                                      ; preds = %for.body317.i, %for.body351.i
  %mask.4.i = phi i16 [ %mask.3.i, %for.body351.i ], [ %mask.1.i, %for.body317.i ]
  %and371175.i = and i16 %mask.4.i, %queues.8.i
  br label %if.end373.i

if.end373.i:                                      ; preds = %if.end368.i, %if.end300.i
  %queues.9.i = phi i16 [ %and371175.i, %if.end368.i ], [ %queues.8.i, %if.end300.i ]
  %99 = and i8 %63, 1
  %tobool377.i = icmp ne i8 %99, 0
  %tobool379.i = icmp ne i16 %queues.9.i, 0
  %or.cond1.i = select i1 %tobool377.i, i1 true, i1 %tobool379.i
  %or.cond2.i = or i1 %tobool.i78, %or.cond1.i
  br i1 %or.cond2.i, label %if.end396.i, label %land.lhs.true382.i

land.lhs.true382.i:                               ; preds = %if.end373.i
  %arrayidx384.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5639
  %100 = load i32, ptr %arrayidx384.i, align 4
  %101 = and i32 %100, 536870912
  %tobool387.not.i = icmp eq i32 %101, 0
  br i1 %tobool387.not.i, label %if.then388.i, label %if.end396.i

if.then388.i:                                     ; preds = %land.lhs.true382.i
  %102 = trunc i32 %100 to i16
  %103 = lshr i16 %102, 7
  %sh_prom393.i = and i16 %103, 7
  %shl394.i = shl nuw nsw i16 1, %sh_prom393.i
  br label %if.end396.i

if.end396.i:                                      ; preds = %if.then388.i, %land.lhs.true382.i, %if.end373.i
  %queues.10.i = phi i16 [ %queues.9.i, %if.end373.i ], [ 0, %land.lhs.true382.i ], [ %shl394.i, %if.then388.i ]
  %arrayidx398.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 803
  %104 = load i32, ptr %arrayidx398.i, align 4
  %105 = trunc i32 %104 to i16
  %conv401.i = and i16 %queues.10.i, %105
  %tobool402.not.i = icmp eq i16 %conv401.i, 0
  br i1 %tobool402.not.i, label %igb_receive_assign.exit.thread, label %for.cond404.preheader.i

for.cond404.preheader.i:                          ; preds = %if.end396.i
  %conv423.i = zext i16 %conv401.i to i64
  %add1.i192.i = add i64 %size.0, 4
  %mul.i187.i = shl nuw nsw i64 %vlan_num.0.i, 2
  %add3.i188.i = add nuw nsw i64 %mul.i187.i, 1514
  %cmp4.i189.i = icmp ult i64 %add3.i188.i, %size.0
  br label %for.body407.i

for.body407.i:                                    ; preds = %for.inc439.i, %for.cond404.preheader.i
  %indvars.iv279.i = phi i64 [ 0, %for.cond404.preheader.i ], [ %indvars.iv.next280.i, %for.inc439.i ]
  %oversized.0251.i = phi i16 [ 0, %for.cond404.preheader.i ], [ %oversized.1.i, %for.inc439.i ]
  %shl425.i = shl nuw nsw i64 1, %indvars.iv279.i
  %and426.i = and i64 %shl425.i, %conv423.i
  %tobool427.not.i = icmp eq i64 %and426.i, 0
  br i1 %tobool427.not.i, label %for.inc439.i, label %land.lhs.true428.i

land.lhs.true428.i:                               ; preds = %for.body407.i
  %106 = add nuw nsw i64 %indvars.iv279.i, 5812
  %arrayidx411.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %106
  %107 = load i32, ptr %arrayidx411.i, align 4
  %and412.i = and i32 %107, 65536
  %tobool413.not.i = icmp eq i32 %and412.i, 0
  br i1 %tobool413.not.i, label %igb_rx_is_oversized.exit195.i, label %cond.true.i191.i

cond.true.i191.i:                                 ; preds = %land.lhs.true428.i
  %108 = and i32 %107, 16383
  %conv422.i = zext nneg i32 %108 to i64
  %cmp.i194.i = icmp ugt i64 %add1.i192.i, %conv422.i
  br i1 %cmp.i194.i, label %if.then432.i, label %for.inc439.i

igb_rx_is_oversized.exit195.i:                    ; preds = %land.lhs.true428.i
  br i1 %cmp4.i189.i, label %if.then432.i, label %for.inc439.i

if.then432.i:                                     ; preds = %igb_rx_is_oversized.exit195.i, %cond.true.i191.i
  %109 = trunc i64 %shl425.i to i16
  %conv437.i = or i16 %oversized.0251.i, %109
  br label %for.inc439.i

for.inc439.i:                                     ; preds = %if.then432.i, %igb_rx_is_oversized.exit195.i, %cond.true.i191.i, %for.body407.i
  %oversized.1.i = phi i16 [ %conv437.i, %if.then432.i ], [ %oversized.0251.i, %igb_rx_is_oversized.exit195.i ], [ %oversized.0251.i, %for.body407.i ], [ %oversized.0251.i, %cond.true.i191.i ]
  %indvars.iv.next280.i = add nuw nsw i64 %indvars.iv279.i, 1
  %exitcond282.not.i = icmp eq i64 %indvars.iv.next280.i, 8
  br i1 %exitcond282.not.i, label %for.end441.i, label %for.body407.i, !llvm.loop !15

for.end441.i:                                     ; preds = %for.inc439.i
  %cmp444.i = icmp eq i16 %oversized.1.i, %conv401.i
  br i1 %cmp444.i, label %if.then446.i, label %if.end454.i

if.then446.i:                                     ; preds = %for.end441.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i196.i)
  %110 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i197.i = icmp ne i32 %110, 0
  %111 = load i16, ptr @_TRACE_E1000X_RX_OVERSIZED_DSTATE, align 2
  %tobool4.i.i198.i = icmp ne i16 %111, 0
  %or.cond.i.i199.i = select i1 %tobool.i.i197.i, i1 %tobool4.i.i198.i, i1 false
  br i1 %or.cond.i.i199.i, label %land.lhs.true5.i.i200.i, label %trace_e1000x_rx_oversized.exit210.i

land.lhs.true5.i.i200.i:                          ; preds = %if.then446.i
  %112 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i201.i = and i32 %112, 32768
  %cmp.i.not.i.i202.i = icmp eq i32 %and.i.i.i201.i, 0
  br i1 %cmp.i.not.i.i202.i, label %trace_e1000x_rx_oversized.exit210.i, label %if.then.i.i203.i

if.then.i.i203.i:                                 ; preds = %land.lhs.true5.i.i200.i
  %113 = load i8, ptr @message_with_timestamp, align 1
  %114 = and i8 %113, 1
  %tobool7.not.i.i204.i = icmp eq i8 %114, 0
  br i1 %tobool7.not.i.i204.i, label %if.else.i.i209.i, label %if.then8.i.i205.i

if.then8.i.i205.i:                                ; preds = %if.then.i.i203.i
  %call9.i.i206.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i196.i, ptr noundef null) #15
  %call10.i.i207.i = call i32 @qemu_get_thread_id() #15
  %115 = load i64, ptr %_now.i.i196.i, align 8
  %tv_usec.i.i208.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i196.i, i64 0, i32 1
  %116 = load i64, ptr %tv_usec.i.i208.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.14, i32 noundef %call10.i.i207.i, i64 noundef %115, i64 noundef %116, i64 noundef %size.0) #15
  br label %trace_e1000x_rx_oversized.exit210.i

if.else.i.i209.i:                                 ; preds = %if.then.i.i203.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.15, i64 noundef %size.0) #15
  br label %trace_e1000x_rx_oversized.exit210.i

trace_e1000x_rx_oversized.exit210.i:              ; preds = %if.else.i.i209.i, %if.then8.i.i205.i, %land.lhs.true5.i.i200.i, %if.then446.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i196.i)
  %arrayidx.i.i = getelementptr i32, ptr %core, i64 4139
  %117 = load i32, ptr %arrayidx.i.i, align 4
  %cmp.not.i211.i = icmp eq i32 %117, -1
  br i1 %cmp.not.i211.i, label %if.end454.i, label %if.then.i212.i

if.then.i212.i:                                   ; preds = %trace_e1000x_rx_oversized.exit210.i
  %inc.i.i = add nuw i32 %117, 1
  store i32 %inc.i.i, ptr %arrayidx.i.i, align 4
  br label %if.end454.i

if.end454.i:                                      ; preds = %if.then.i212.i, %trace_e1000x_rx_oversized.exit210.i, %for.end441.i
  %not.i = xor i16 %oversized.1.i, -1
  %and452.i = and i16 %conv401.i, %not.i
  %tobool455.not.i = icmp eq i16 %and452.i, 0
  br i1 %tobool455.not.i, label %igb_receive_assign.exit.thread, label %if.then456.i

if.then456.i:                                     ; preds = %if.end454.i
  %118 = load ptr, ptr %rx_pkt16, align 8
  call fastcc void @igb_rss_parse_packet(ptr noundef %core, ptr noundef %118, i1 noundef zeroext %tobool.i78, ptr noundef nonnull %rss_info)
  %queue.i = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %rss_info, i64 0, i32 2
  %119 = load i32, ptr %queue.i, align 4
  %and459.i = and i32 %119, 1
  %tobool460.not.i = icmp eq i32 %and459.i, 0
  br i1 %tobool460.not.i, label %igb_receive_assign.exit.thread305, label %for.body465.i

igb_receive_assign.exit.thread305:                ; preds = %if.then456.i
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %ra.i)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %ptp2.i)
  br label %for.cond.preheader

for.body465.i:                                    ; preds = %if.then456.i, %for.inc492.i
  %indvars.iv283.i = phi i64 [ %indvars.iv.next284.i, %for.inc492.i ], [ 0, %if.then456.i ]
  %queues.12254.i = phi i16 [ %queues.13.i, %for.inc492.i ], [ %and452.i, %if.then456.i ]
  %conv466.i = zext i16 %queues.12254.i to i64
  %shl468.i = shl nuw nsw i64 1, %indvars.iv283.i
  %and469.i = and i64 %shl468.i, %conv466.i
  %tobool470.not.i = icmp eq i64 %and469.i, 0
  br i1 %tobool470.not.i, label %for.inc492.i, label %land.lhs.true471.i

land.lhs.true471.i:                               ; preds = %for.body465.i
  %120 = add nuw nsw i64 %indvars.iv283.i, 5812
  %arrayidx475.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %120
  %121 = load i32, ptr %arrayidx475.i, align 4
  %and476.i = and i32 %121, 131072
  %tobool477.not.i = icmp eq i32 %and476.i, 0
  br i1 %tobool477.not.i, label %for.inc492.i, label %if.then478.i

if.then478.i:                                     ; preds = %land.lhs.true471.i
  %shl481.i = shl i64 256, %indvars.iv283.i
  %122 = trunc i64 %shl481.i to i16
  %conv484.i = or i16 %queues.12254.i, %122
  %123 = trunc i64 %shl468.i to i16
  %124 = xor i16 %123, -1
  %conv490.i = and i16 %conv484.i, %124
  br label %for.inc492.i

for.inc492.i:                                     ; preds = %if.then478.i, %land.lhs.true471.i, %for.body465.i
  %queues.13.i = phi i16 [ %conv490.i, %if.then478.i ], [ %queues.12254.i, %land.lhs.true471.i ], [ %queues.12254.i, %for.body465.i ]
  %indvars.iv.next284.i = add nuw nsw i64 %indvars.iv283.i, 1
  %exitcond287.not.i = icmp eq i64 %indvars.iv.next284.i, 8
  br i1 %exitcond287.not.i, label %igb_receive_assign.exit, label %for.body465.i, !llvm.loop !16

if.else497.i:                                     ; preds = %if.end133.i
  %call500.i = call zeroext i1 @e1000x_rx_group_filter(ptr noundef nonnull %core, ptr noundef nonnull %buf) #15
  br i1 %call500.i, label %if.then561.i, label %if.then503.i

if.then503.i:                                     ; preds = %if.else497.i
  %add.ptr506.i = getelementptr i32, ptr %core, i64 5432
  %add.ptr511.i = getelementptr i32, ptr %core, i64 5448
  %cmp512255.i = icmp ult ptr %add.ptr506.i, %add.ptr511.i
  br i1 %cmp512255.i, label %for.body514.lr.ph.i, label %igb_receive_assign.exit.thread

for.body514.lr.ph.i:                              ; preds = %if.then503.i
  %arrayidx525.i = getelementptr inbounds [2 x i32], ptr %ra.i, i64 0, i64 1
  br label %for.body514.i

for.body514.i:                                    ; preds = %for.inc556.i, %for.body514.lr.ph.i
  %macp.2256.i = phi ptr [ %add.ptr506.i, %for.body514.lr.ph.i ], [ %add.ptr557.i, %for.inc556.i ]
  %arrayidx515.i = getelementptr i32, ptr %macp.2256.i, i64 1
  %125 = load i32, ptr %arrayidx515.i, align 4
  %tobool517.not.i = icmp sgt i32 %125, -1
  br i1 %tobool517.not.i, label %for.inc556.i, label %if.end519.i

if.end519.i:                                      ; preds = %for.body514.i
  %126 = load i32, ptr %macp.2256.i, align 4
  store i32 %126, ptr %ra.i, align 4
  store i32 %125, ptr %arrayidx525.i, align 4
  %bcmp.i = call i32 @bcmp(ptr noundef nonnull dereferenceable(6) %buf, ptr noundef nonnull dereferenceable(6) %ra.i, i64 6)
  %tobool530.not.i = icmp eq i32 %bcmp.i, 0
  br i1 %tobool530.not.i, label %if.then531.i, label %for.inc556.i

if.then531.i:                                     ; preds = %if.end519.i
  %sub.ptr.lhs.cast.i = ptrtoint ptr %macp.2256.i to i64
  %sub.ptr.rhs.cast.i = ptrtoint ptr %core to i64
  %sub.ptr.sub.i = sub i64 %sub.ptr.lhs.cast.i, %sub.ptr.rhs.cast.i
  %sub.ptr.div.i = lshr exact i64 %sub.ptr.sub.i, 2
  %127 = trunc i64 %sub.ptr.div.i to i32
  %conv535.i = add i32 %127, -5432
  %div536.i = sdiv i32 %conv535.i, 2
  %128 = load i8, ptr %buf, align 2
  %129 = load i8, ptr %arrayidx1.i.i, align 1
  %130 = load i8, ptr %arrayidx3.i.i, align 2
  %131 = load i8, ptr %arrayidx6.i.i, align 1
  %132 = load i8, ptr %arrayidx9.i.i, align 2
  %133 = load i8, ptr %arrayidx12.i.i, align 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i213.i)
  %134 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i214.i = icmp ne i32 %134, 0
  %135 = load i16, ptr @_TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE, align 2
  %tobool4.i.i215.i = icmp ne i16 %135, 0
  %or.cond.i.i216.i = select i1 %tobool.i.i214.i, i1 %tobool4.i.i215.i, i1 false
  br i1 %or.cond.i.i216.i, label %land.lhs.true5.i.i217.i, label %trace_e1000x_rx_flt_ucast_match.exit.i

land.lhs.true5.i.i217.i:                          ; preds = %if.then531.i
  %136 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i218.i = and i32 %136, 32768
  %cmp.i.not.i.i219.i = icmp eq i32 %and.i.i.i218.i, 0
  br i1 %cmp.i.not.i.i219.i, label %trace_e1000x_rx_flt_ucast_match.exit.i, label %if.then.i.i220.i

if.then.i.i220.i:                                 ; preds = %land.lhs.true5.i.i217.i
  %137 = load i8, ptr @message_with_timestamp, align 1
  %138 = and i8 %137, 1
  %tobool7.not.i.i221.i = icmp eq i8 %138, 0
  br i1 %tobool7.not.i.i221.i, label %if.else.i.i226.i, label %if.then8.i.i222.i

if.then8.i.i222.i:                                ; preds = %if.then.i.i220.i
  %call9.i.i223.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i213.i, ptr noundef null) #15
  %call10.i.i224.i = call i32 @qemu_get_thread_id() #15
  %139 = load i64, ptr %_now.i.i213.i, align 8
  %tv_usec.i.i225.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i213.i, i64 0, i32 1
  %140 = load i64, ptr %tv_usec.i.i225.i, align 8
  %conv11.i.i.i = zext i8 %128 to i32
  %conv12.i.i.i = zext i8 %129 to i32
  %conv13.i.i.i = zext i8 %130 to i32
  %conv14.i.i.i = zext i8 %131 to i32
  %conv15.i.i.i = zext i8 %132 to i32
  %conv16.i.i.i = zext i8 %133 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.30, i32 noundef %call10.i.i224.i, i64 noundef %139, i64 noundef %140, i32 noundef %div536.i, i32 noundef %conv11.i.i.i, i32 noundef %conv12.i.i.i, i32 noundef %conv13.i.i.i, i32 noundef %conv14.i.i.i, i32 noundef %conv15.i.i.i, i32 noundef %conv16.i.i.i) #15
  br label %trace_e1000x_rx_flt_ucast_match.exit.i

if.else.i.i226.i:                                 ; preds = %if.then.i.i220.i
  %conv17.i.i.i = zext i8 %128 to i32
  %conv18.i.i.i = zext i8 %129 to i32
  %conv19.i.i.i = zext i8 %130 to i32
  %conv20.i.i.i = zext i8 %131 to i32
  %conv21.i.i.i = zext i8 %132 to i32
  %conv22.i.i.i = zext i8 %133 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.31, i32 noundef %div536.i, i32 noundef %conv17.i.i.i, i32 noundef %conv18.i.i.i, i32 noundef %conv19.i.i.i, i32 noundef %conv20.i.i.i, i32 noundef %conv21.i.i.i, i32 noundef %conv22.i.i.i) #15
  br label %trace_e1000x_rx_flt_ucast_match.exit.i

trace_e1000x_rx_flt_ucast_match.exit.i:           ; preds = %if.else.i.i226.i, %if.then8.i.i222.i, %land.lhs.true5.i.i217.i, %if.then531.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i213.i)
  br label %if.then561.i

for.inc556.i:                                     ; preds = %if.end519.i, %for.body514.i
  %add.ptr557.i = getelementptr i32, ptr %macp.2256.i, i64 2
  %cmp512.i = icmp ult ptr %add.ptr557.i, %add.ptr511.i
  br i1 %cmp512.i, label %for.body514.i, label %igb_receive_assign.exit.thread, !llvm.loop !17

if.then561.i:                                     ; preds = %trace_e1000x_rx_flt_ucast_match.exit.i, %if.else497.i
  %141 = load ptr, ptr %rx_pkt16, align 8
  call fastcc void @igb_rss_parse_packet(ptr noundef %core, ptr noundef %141, i1 noundef zeroext false, ptr noundef nonnull %rss_info)
  %queue563.i = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %rss_info, i64 0, i32 2
  %142 = load i32, ptr %queue563.i, align 4
  %sh_prom564.i = zext nneg i32 %142 to i64
  %shl565.i = shl nuw i64 1, %sh_prom564.i
  %conv566.i = trunc i64 %shl565.i to i16
  br label %igb_receive_assign.exit

igb_receive_assign.exit.thread:                   ; preds = %for.inc556.i, %trace_e1000x_rx_oversized.exit.i, %land.lhs.true125.i, %if.end454.i, %if.end396.i, %if.then503.i
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %ra.i)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %ptp2.i)
  br label %if.then22

igb_receive_assign.exit:                          ; preds = %for.inc492.i, %if.then561.i
  %retval.0.i80 = phi i16 [ %conv566.i, %if.then561.i ], [ %queues.13.i, %for.inc492.i ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %ra.i)
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %ptp2.i)
  %tobool21.not = icmp eq i16 %retval.0.i80, 0
  br i1 %tobool21.not, label %if.then22, label %for.cond.preheader

for.cond.preheader:                               ; preds = %igb_receive_assign.exit.thread305, %igb_receive_assign.exit
  %retval.0.i80308 = phi i16 [ %and452.i, %igb_receive_assign.exit.thread305 ], [ %retval.0.i80, %igb_receive_assign.exit ]
  %conv26 = zext i16 %retval.0.i80308 to i64
  %arrayidx49 = getelementptr [32768 x i32], ptr %core, i64 0, i64 14
  %tv_usec.i.i133 = getelementptr inbounds %struct.timeval, ptr %_now.i.i121, i64 0, i32 1
  %143 = getelementptr inbounds i8, ptr %pdma_st.i, i64 16
  %is_first.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 10
  %total_size.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 1
  %rx_desc_len3.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 3
  %rx_desc_packet_buf_size.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 5
  %rx_desc_header_buf_size.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 6
  %iov.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 7
  %owner.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %hdr_len.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 13, i32 2
  %arrayidx.i50.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5122
  %ps_desc_data46.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 13
  %hbo.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 13, i32 1
  %do_ps.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 9
  %bastate.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 11
  %tv_usec.i.i.i155 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i139, i64 0, i32 1
  %ba5.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 12
  %hdr_addr.i.i.i = getelementptr inbounds %struct.anon, ptr %desc.i, i64 0, i32 1
  %arrayidx2.i.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 12, i64 1
  %tv_usec.i.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i.i, i64 0, i32 1
  %desc_offset6.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 4
  %desc_size13.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 3
  %iov_ofs.i.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 8
  %cur_idx.i.i.i.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 11, i32 1
  %tv_usec.i.i.i131.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i129.i, i64 0, i32 1
  %tv_usec.i.i.i94.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i72.i, i64 0, i32 1
  %arrayidx.i.i105.i = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 11, i32 0, i64 1
  %hdr_info18.i.i.i = getelementptr inbounds %struct.anon.6, ptr %desc.i, i64 0, i32 1
  %tv_usec.i.i.i231 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i228, i64 0, i32 1
  %tv_usec.i.i212 = getelementptr inbounds %struct.timeval, ptr %_now.i.i200, i64 0, i32 1
  br label %for.body

if.then22:                                        ; preds = %igb_receive_assign.exit.thread, %igb_receive_assign.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i91)
  %144 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i92 = icmp ne i32 %144, 0
  %145 = load i16, ptr @_TRACE_E1000E_RX_FLT_DROPPED_DSTATE, align 2
  %tobool4.i.i93 = icmp ne i16 %145, 0
  %or.cond.i.i94 = select i1 %tobool.i.i92, i1 %tobool4.i.i93, i1 false
  br i1 %or.cond.i.i94, label %land.lhs.true5.i.i95, label %trace_e1000e_rx_flt_dropped.exit

land.lhs.true5.i.i95:                             ; preds = %if.then22
  %146 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i96 = and i32 %146, 32768
  %cmp.i.not.i.i97 = icmp eq i32 %and.i.i.i96, 0
  br i1 %cmp.i.not.i.i97, label %trace_e1000e_rx_flt_dropped.exit, label %if.then.i.i98

if.then.i.i98:                                    ; preds = %land.lhs.true5.i.i95
  %147 = load i8, ptr @message_with_timestamp, align 1
  %148 = and i8 %147, 1
  %tobool7.not.i.i99 = icmp eq i8 %148, 0
  br i1 %tobool7.not.i.i99, label %if.else.i.i104, label %if.then8.i.i100

if.then8.i.i100:                                  ; preds = %if.then.i.i98
  %call9.i.i101 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i91, ptr noundef null) #15
  %call10.i.i102 = call i32 @qemu_get_thread_id() #15
  %149 = load i64, ptr %_now.i.i91, align 8
  %tv_usec.i.i103 = getelementptr inbounds %struct.timeval, ptr %_now.i.i91, i64 0, i32 1
  %150 = load i64, ptr %tv_usec.i.i103, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.32, i32 noundef %call10.i.i102, i64 noundef %149, i64 noundef %150) #15
  br label %trace_e1000e_rx_flt_dropped.exit

if.else.i.i104:                                   ; preds = %if.then.i.i98
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.33) #15
  br label %trace_e1000e_rx_flt_dropped.exit

trace_e1000e_rx_flt_dropped.exit:                 ; preds = %if.then22, %land.lhs.true5.i.i95, %if.then8.i.i100, %if.else.i.i104
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i91)
  br label %return

for.body:                                         ; preds = %for.cond.preheader, %for.inc
  %indvars.iv = phi i64 [ 0, %for.cond.preheader ], [ %indvars.iv.next, %for.inc ]
  %ecauses.0290 = phi i32 [ 0, %for.cond.preheader ], [ %ecauses.1, %for.inc ]
  %causes.0289 = phi i32 [ 0, %for.cond.preheader ], [ %causes.2, %for.inc ]
  %shl = shl nuw nsw i64 1, %indvars.iv
  %and = and i64 %shl, %conv26
  %tobool27.not = icmp eq i64 %and, 0
  br i1 %tobool27.not, label %for.inc, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %for.body
  %151 = shl nuw nsw i64 %indvars.iv, 4
  %152 = add nuw nsw i64 %151, 12298
  %arrayidx29 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %152
  %153 = load i32, ptr %arrayidx29, align 4
  %and30 = and i32 %153, 33554432
  %tobool31.not = icmp eq i32 %and30, 0
  br i1 %tobool31.not, label %for.inc, label %igb_rx_ring_init.exit

igb_rx_ring_init.exit:                            ; preds = %lor.lhs.false
  %arrayidx.i108 = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv
  %154 = load i32, ptr %arrayidx135.i, align 8
  %and.i = and i32 %154, 1
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i117, label %if.then.i110

if.then.i110:                                     ; preds = %igb_rx_ring_init.exit
  %idx.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv, i32 5
  %155 = load i32, ptr %idx.i, align 4
  %156 = load ptr, ptr %rx_pkt16, align 8
  %call.i112 = call i32 @net_rx_pkt_get_packet_type(ptr noundef %156) #15
  %cmp.i113 = icmp eq i32 %call.i112, -1430533118
  br i1 %cmp.i113, label %cond.end.i, label %cond.false.i

cond.false.i:                                     ; preds = %if.then.i110
  %rem.i = srem i32 %155, 8
  %conv6.i = and i32 %rem.i, 65535
  %add.i = add nuw nsw i32 %conv6.i, 5812
  %idxprom.i = zext nneg i32 %add.i to i64
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %if.then.i110
  %idxprom.sink.i = phi i64 [ %idxprom.i, %cond.false.i ], [ 5820, %if.then.i110 ]
  %arrayidx7.i114 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.sink.i
  %cond.in.i = load i32, ptr %arrayidx7.i114, align 4
  %cond.i115 = and i32 %cond.in.i, 1073741824
  br label %igb_rx_strip_vlan.exit

if.end.i117:                                      ; preds = %igb_rx_ring_init.exit
  %core.val.i118 = load i32, ptr %core, align 4
  %and.i.i = lshr i32 %core.val.i118, 30
  %and.lobit.i.i = and i32 %and.i.i, 1
  br label %igb_rx_strip_vlan.exit

igb_rx_strip_vlan.exit:                           ; preds = %cond.end.i, %if.end.i117
  %retval.0.in.i = phi i32 [ %cond.i115, %cond.end.i ], [ %and.lobit.i.i, %if.end.i117 ]
  %retval.0.i116.not = icmp eq i32 %retval.0.in.i, 0
  br i1 %retval.0.i116.not, label %if.end46, label %if.else37

if.else37:                                        ; preds = %igb_rx_strip_vlan.exit
  %157 = load i32, ptr %arrayidx2.i, align 8
  %158 = lshr i32 %157, 26
  %.lobit = and i32 %158, 1
  br label %if.end46

if.end46:                                         ; preds = %if.else37, %igb_rx_strip_vlan.exit
  %strip_vlan_index.0 = phi i32 [ -1, %igb_rx_strip_vlan.exit ], [ %.lobit, %if.else37 ]
  %159 = load ptr, ptr %rx_pkt16, align 8
  %160 = load i32, ptr %arrayidx49, align 8
  %conv51 = trunc i32 %160 to i16
  %shr = lshr i32 %160, 16
  %conv54 = trunc i32 %shr to i16
  call void @net_rx_pkt_attach_iovec_ex(ptr noundef %159, ptr noundef %iov.addr.0, i32 noundef %iovcnt.addr.0, i64 noundef %iov_ofs.1, i32 noundef %strip_vlan_index.0, i16 noundef zeroext %conv51, i16 noundef zeroext %conv54) #15
  %161 = load ptr, ptr %rx_pkt16, align 8
  %call56 = call i64 @net_rx_pkt_get_total_len(ptr noundef %161) #15
  %core.val = load i32, ptr %arrayidx.i77, align 4
  %and.i119 = lshr i32 %core.val, 24
  %162 = and i32 %and.i119, 4
  %cond.i120 = xor i32 %162, 4
  %conv60 = zext nneg i32 %cond.i120 to i64
  %add61 = add i64 %call56, %conv60
  %call63 = call fastcc zeroext i1 @igb_has_rxbufs(ptr noundef nonnull %core, ptr noundef %arrayidx.i108, i64 noundef %add61)
  br i1 %call63, label %if.end66, label %if.then64

if.then64:                                        ; preds = %if.end46
  %or = or i32 %causes.0289, 64
  %idx = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv, i32 5
  %163 = load i32, ptr %idx, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i121)
  %164 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i122 = icmp ne i32 %164, 0
  %165 = load i16, ptr @_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE, align 2
  %tobool4.i.i123 = icmp ne i16 %165, 0
  %or.cond.i.i124 = select i1 %tobool.i.i122, i1 %tobool4.i.i123, i1 false
  br i1 %or.cond.i.i124, label %land.lhs.true5.i.i125, label %trace_e1000e_rx_not_written_to_guest.exit

land.lhs.true5.i.i125:                            ; preds = %if.then64
  %166 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i126 = and i32 %166, 32768
  %cmp.i.not.i.i127 = icmp eq i32 %and.i.i.i126, 0
  br i1 %cmp.i.not.i.i127, label %trace_e1000e_rx_not_written_to_guest.exit, label %if.then.i.i128

if.then.i.i128:                                   ; preds = %land.lhs.true5.i.i125
  %167 = load i8, ptr @message_with_timestamp, align 1
  %168 = and i8 %167, 1
  %tobool7.not.i.i129 = icmp eq i8 %168, 0
  br i1 %tobool7.not.i.i129, label %if.else.i.i134, label %if.then8.i.i130

if.then8.i.i130:                                  ; preds = %if.then.i.i128
  %call9.i.i131 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i121, ptr noundef null) #15
  %call10.i.i132 = call i32 @qemu_get_thread_id() #15
  %169 = load i64, ptr %_now.i.i121, align 8
  %170 = load i64, ptr %tv_usec.i.i133, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.34, i32 noundef %call10.i.i132, i64 noundef %169, i64 noundef %170, i32 noundef %163) #15
  br label %trace_e1000e_rx_not_written_to_guest.exit

if.else.i.i134:                                   ; preds = %if.then.i.i128
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.35, i32 noundef %163) #15
  br label %trace_e1000e_rx_not_written_to_guest.exit

trace_e1000e_rx_not_written_to_guest.exit:        ; preds = %if.then64, %land.lhs.true5.i.i125, %if.then8.i.i130, %if.else.i.i134
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i121)
  br label %for.inc

if.end66:                                         ; preds = %if.end46
  %171 = load ptr, ptr %rx_pkt16, align 8
  %call.i135 = call ptr @net_rx_pkt_get_vhdr(ptr noundef %171) #15
  %172 = load i8, ptr %call.i135, align 2
  %173 = and i8 %172, 1
  %tobool.not.i136 = icmp eq i8 %173, 0
  br i1 %tobool.not.i136, label %igb_rx_fix_l4_csum.exit, label %if.then.i137

if.then.i137:                                     ; preds = %if.end66
  %call1.i = call zeroext i1 @net_rx_pkt_fix_l4_csum(ptr noundef %171) #15
  br label %igb_rx_fix_l4_csum.exit

igb_rx_fix_l4_csum.exit:                          ; preds = %if.end66, %if.then.i137
  %174 = load ptr, ptr %rx_pkt16, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %desc.i)
  call void @llvm.lifetime.start.p0(i64 104, ptr nonnull %pdma_st.i)
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(104) %143, i8 0, i64 88, i1 false)
  store i8 1, ptr %is_first.i, align 1
  %call.i140 = call i64 @net_rx_pkt_get_total_len(ptr noundef %174) #15
  store i64 %call.i140, ptr %pdma_st.i, align 8
  %core.val.i141 = load i32, ptr %arrayidx.i77, align 4
  %and.i.i142 = lshr i32 %core.val.i141, 24
  %175 = and i32 %and.i.i142, 4
  %cond.i.i = xor i32 %175, 4
  %conv.i143 = zext nneg i32 %cond.i.i to i64
  %add.i144 = add i64 %call.i140, %conv.i143
  store i64 %add.i144, ptr %total_size.i, align 8
  %176 = load i8, ptr %rx_desc_len3.i, align 8
  %conv4.i = zext i8 %176 to i64
  %177 = getelementptr i8, ptr %arrayidx.i108, i64 20
  %.val.i = load i32, ptr %177, align 4
  %mul.i.i145 = shl i32 %.val.i, 6
  %add.i.i = add i32 %mul.i.i145, 49164
  %shr.i.i = ashr exact i32 %add.i.i, 2
  %idxprom.i.i = sext i32 %shr.i.i to i64
  %arrayidx.i.i146 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i.i
  %178 = load i32, ptr %arrayidx.i.i146, align 4
  %and.i41.i = and i32 %178, 127
  %tobool.not.i.i = icmp eq i32 %and.i41.i, 0
  br i1 %tobool.not.i.i, label %if.end.i.i, label %if.then.i.i147

if.then.i.i147:                                   ; preds = %igb_rx_fix_l4_csum.exit
  %shl.i.i = shl nuw nsw i32 %and.i41.i, 10
  br label %igb_rxbufsize.exit.i

if.end.i.i:                                       ; preds = %igb_rx_fix_l4_csum.exit
  %call.i.i178 = call i32 @e1000x_rxbufsize(i32 noundef %core.val.i141) #15
  %.pre = load i32, ptr %arrayidx.i.i146, align 4
  br label %igb_rxbufsize.exit.i

igb_rxbufsize.exit.i:                             ; preds = %if.end.i.i, %if.then.i.i147
  %179 = phi i32 [ %178, %if.then.i.i147 ], [ %.pre, %if.end.i.i ]
  %retval.0.i.i = phi i32 [ %shl.i.i, %if.then.i.i147 ], [ %call.i.i178, %if.end.i.i ]
  store i32 %retval.0.i.i, ptr %rx_desc_packet_buf_size.i, align 8
  %and.i47.i = lshr i32 %179, 2
  %shr1.i.i = and i32 %and.i47.i, 960
  store i32 %shr1.i.i, ptr %rx_desc_header_buf_size.i, align 4
  %call7.i = call ptr @net_rx_pkt_get_iovec(ptr noundef %174) #15
  store ptr %call7.i, ptr %iov.i, align 8
  %180 = load ptr, ptr %owner.i, align 8
  %rem.i148 = srem i32 %.val.i, 8
  %call8.i = call ptr @pcie_sriov_get_vf_at_index(ptr noundef %180, i32 noundef %rem.i148) #15
  %tobool.not.i149 = icmp eq ptr %call8.i, null
  br i1 %tobool.not.i149, label %if.then.i177, label %if.end.i150

if.then.i177:                                     ; preds = %igb_rxbufsize.exit.i
  %181 = load ptr, ptr %owner.i, align 8
  br label %if.end.i150

if.end.i150:                                      ; preds = %if.then.i177, %igb_rxbufsize.exit.i
  %d.0.i = phi ptr [ %call8.i, %igb_rxbufsize.exit.i ], [ %181, %if.then.i177 ]
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip4.i.i)
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip6.i.i)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l4hdr_proto.i.i)
  %182 = load i32, ptr %arrayidx.i.i146, align 4
  %and.i.i.i.i151 = and i32 %182, 234881024
  switch i32 %and.i.i.i.i151, label %igb_do_ps.exit.i [
    i32 167772160, label %if.end.i48.i
    i32 67108864, label %if.end.i48.i
  ]

if.end.i48.i:                                     ; preds = %if.end.i150, %if.end.i150
  %call1.i.i = call i64 @net_rx_pkt_get_total_len(ptr noundef %174) #15
  %183 = load i32, ptr %arrayidx.i.i146, align 4
  %and.i.i.i152 = lshr i32 %183, 2
  %shr1.i.i.i = and i32 %and.i.i.i152, 960
  %conv.i.i153 = zext nneg i32 %shr1.i.i.i to i64
  %and.i.i38.i.i = and i32 %183, 234881024
  %cmp.i39.i.i = icmp ne i32 %and.i.i38.i.i, 167772160
  %cmp.not.i.i154 = icmp ugt i64 %call1.i.i, %conv.i.i153
  %or.cond30.i.i = select i1 %cmp.i39.i.i, i1 true, i1 %cmp.not.i.i154
  br i1 %or.cond30.i.i, label %if.end7.i.i, label %if.then6.i.i

if.then6.i.i:                                     ; preds = %if.end.i48.i
  store i64 %call1.i.i, ptr %143, align 8
  store i64 %call1.i.i, ptr %hdr_len.i.i, align 8
  br label %igb_do_ps.exit.i

if.end7.i.i:                                      ; preds = %if.end.i48.i
  call void @net_rx_pkt_get_protocols(ptr noundef %174, ptr noundef nonnull %hasip4.i.i, ptr noundef nonnull %hasip6.i.i, ptr noundef nonnull %l4hdr_proto.i.i) #15
  %184 = load i8, ptr %hasip4.i.i, align 1
  %185 = and i8 %184, 1
  %tobool8.not.i.i = icmp eq i8 %185, 0
  br i1 %tobool8.not.i.i, label %if.else.i.i176, label %if.then9.i.i

if.then9.i.i:                                     ; preds = %if.end7.i.i
  %call10.i.i174 = call ptr @net_rx_pkt_get_ip4_info(ptr noundef %174) #15
  %fragment11.i.i = getelementptr inbounds %struct.eth_ip4_hdr_info_st, ptr %call10.i.i174, i64 0, i32 1
  br label %if.end24.i.i

if.else.i.i176:                                   ; preds = %if.end7.i.i
  %186 = load i8, ptr %hasip6.i.i, align 1
  %187 = and i8 %186, 1
  %tobool14.not.i.i = icmp eq i8 %187, 0
  br i1 %tobool14.not.i.i, label %if.else20.i.i, label %if.then15.i.i

if.then15.i.i:                                    ; preds = %if.else.i.i176
  %call16.i.i = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %174) #15
  %fragment17.i.i = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call16.i.i, i64 0, i32 8
  br label %if.end24.i.i

if.else20.i.i:                                    ; preds = %if.else.i.i176
  store i64 %conv.i.i153, ptr %hdr_len.i.i, align 8
  br label %header_not_handled.i.i

if.end24.i.i:                                     ; preds = %if.then15.i.i, %if.then9.i.i
  %fragment.0.in.in.i.i = phi ptr [ %fragment11.i.i, %if.then9.i.i ], [ %fragment17.i.i, %if.then15.i.i ]
  %fragment.0.in.i.i = load i8, ptr %fragment.0.in.in.i.i, align 1
  %188 = and i8 %fragment.0.in.i.i, 1
  %tobool25.not.i.i = icmp eq i8 %188, 0
  br i1 %tobool25.not.i.i, label %land.lhs.true34.i.i, label %land.lhs.true27.i.i

land.lhs.true27.i.i:                              ; preds = %if.end24.i.i
  %189 = load i32, ptr %arrayidx.i50.i, align 8
  %and.i51.i = and i32 %189, 16384
  %tobool28.not.i.i = icmp eq i32 %and.i51.i, 0
  br i1 %tobool28.not.i.i, label %if.else42.i.i, label %if.then29.i.i

if.then29.i.i:                                    ; preds = %land.lhs.true27.i.i
  store i64 %conv.i.i153, ptr %hdr_len.i.i, align 8
  br label %header_not_handled.i.i

land.lhs.true34.i.i:                              ; preds = %if.end24.i.i
  %190 = load i32, ptr %l4hdr_proto.i.i, align 4
  %191 = add i32 %190, -1
  %or.cond.i.i175 = icmp ult i32 %191, 2
  br i1 %or.cond.i.i175, label %if.then39.i.i, label %if.else42.i.i

if.then39.i.i:                                    ; preds = %land.lhs.true34.i.i
  %call40.i.i = call i64 @net_rx_pkt_get_l5_hdr_offset(ptr noundef %174) #15
  br label %if.end45.i.i

if.else42.i.i:                                    ; preds = %land.lhs.true34.i.i, %land.lhs.true27.i.i
  %call43.i.i = call i64 @net_rx_pkt_get_l4_hdr_offset(ptr noundef %174) #15
  br label %if.end45.i.i

if.end45.i.i:                                     ; preds = %if.else42.i.i, %if.then39.i.i
  %call43.sink.i.i = phi i64 [ %call43.i.i, %if.else42.i.i ], [ %call40.i.i, %if.then39.i.i ]
  store i64 %call43.sink.i.i, ptr %143, align 8
  store i8 1, ptr %ps_desc_data46.i.i, align 8
  store i64 %call43.sink.i.i, ptr %hdr_len.i.i, align 8
  %cmp51.i.i = icmp ugt i64 %call43.sink.i.i, %conv.i.i153
  br i1 %cmp51.i.i, label %if.then53.i.i, label %igb_do_ps.exit.i

if.then53.i.i:                                    ; preds = %if.end45.i.i
  store i8 1, ptr %hbo.i.i, align 1
  br label %header_not_handled.i.i

header_not_handled.i.i:                           ; preds = %if.then53.i.i, %if.then29.i.i, %if.else20.i.i
  br i1 %cmp.i39.i.i, label %igb_do_ps.exit.i, label %if.then57.i.i

if.then57.i.i:                                    ; preds = %header_not_handled.i.i
  store i64 %conv.i.i153, ptr %143, align 8
  br label %igb_do_ps.exit.i

igb_do_ps.exit.i:                                 ; preds = %if.then57.i.i, %header_not_handled.i.i, %if.end45.i.i, %if.then6.i.i, %if.end.i150
  %retval.0.i49.i = phi i8 [ 1, %if.then6.i.i ], [ 1, %if.then57.i.i ], [ 0, %if.end.i150 ], [ 1, %if.end45.i.i ], [ 0, %header_not_handled.i.i ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip4.i.i)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip6.i.i)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l4hdr_proto.i.i)
  store i8 %retval.0.i49.i, ptr %do_ps.i, align 8
  %dh.i.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv, i32 3
  %dt.i.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv, i32 4
  %dlen.i.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %indvars.iv, i32 2
  %192 = getelementptr i8, ptr %arrayidx.i108, i64 4
  %bus_master_as.i.i.i.i = getelementptr inbounds %struct.PCIDevice, ptr %d.0.i, i64 0, i32 12
  %conv11.i.i.i156 = zext i8 %176 to i32
  %div37.i = lshr i64 %conv4.i, 4
  %conv28.i = trunc i64 %div37.i to i32
  %193 = load i32, ptr %dh.i.i, align 4
  %idxprom.i52.i = sext i32 %193 to i64
  %arrayidx.i53.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i52.i
  %194 = load i32, ptr %dt.i.i, align 8
  %idxprom2.i.i = sext i32 %194 to i64
  %arrayidx3.i.i157 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom2.i.i
  %.pre301 = load i32, ptr %arrayidx.i53.i, align 4
  br label %do.body.i

do.body.i:                                        ; preds = %igb_pci_dma_write_rx_desc.exit.i, %igb_do_ps.exit.i
  %195 = phi i32 [ %spec.store.select, %igb_pci_dma_write_rx_desc.exit.i ], [ %.pre301, %igb_do_ps.exit.i ]
  call void @llvm.memset.p0.i64(ptr noundef nonnull align 2 dereferenceable(6) %bastate.i, i8 0, i64 6, i1 false)
  %196 = load i32, ptr %arrayidx3.i.i157, align 4
  %cmp.i.i158 = icmp eq i32 %195, %196
  br i1 %cmp.i.i158, label %igb_write_packet_to_guest.exit, label %igb_ring_empty.exit.i

igb_ring_empty.exit.i:                            ; preds = %do.body.i
  %197 = load i32, ptr %dlen.i.i, align 8
  %idxprom9.i.i = sext i32 %197 to i64
  %arrayidx10.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom9.i.i
  %198 = load i32, ptr %arrayidx10.i.i, align 4
  %div7.i.i = lshr i32 %198, 4
  %cmp11.i.not.i = icmp ult i32 %196, %div7.i.i
  br i1 %cmp11.i.not.i, label %if.end14.i, label %igb_write_packet_to_guest.exit

if.end14.i:                                       ; preds = %igb_ring_empty.exit.i
  %r.val.i54.i = load i32, ptr %arrayidx.i108, align 8
  %r.val3.i.i = load i32, ptr %192, align 4
  %idxprom.i.i55.i = sext i32 %r.val.i54.i to i64
  %arrayidx.i.i56.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i.i55.i
  %199 = load i32, ptr %arrayidx.i.i56.i, align 4
  %conv.i.i.i = zext i32 %199 to i64
  %idxprom2.i.i.i = sext i32 %r.val3.i.i to i64
  %arrayidx3.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom2.i.i.i
  %200 = load i32, ptr %arrayidx3.i.i.i, align 4
  %conv4.i.i.i = zext i32 %200 to i64
  %shl.i.i.i = shl nuw i64 %conv.i.i.i, 32
  %add.i.i57.i = or disjoint i64 %shl.i.i.i, %conv4.i.i.i
  %mul.i61.i = shl i32 %195, 4
  %conv.i62.i = zext i32 %mul.i61.i to i64
  %add.i63.i = add i64 %add.i.i57.i, %conv.i62.i
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add.i63.i, i32 1, ptr noundef nonnull %desc.i, i64 noundef %conv4.i, i1 noundef zeroext false) #15
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i139)
  %201 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i159 = icmp ne i32 %201, 0
  %202 = load i16, ptr @_TRACE_E1000E_RX_DESCR_DSTATE, align 2
  %tobool4.i.i.i160 = icmp ne i16 %202, 0
  %or.cond.i.i.i161 = select i1 %tobool.i.i.i159, i1 %tobool4.i.i.i160, i1 false
  br i1 %or.cond.i.i.i161, label %land.lhs.true5.i.i.i166, label %trace_e1000e_rx_descr.exit.i

land.lhs.true5.i.i.i166:                          ; preds = %if.end14.i
  %203 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i64.i = and i32 %203, 32768
  %cmp.i.not.i.i.i167 = icmp eq i32 %and.i.i.i64.i, 0
  br i1 %cmp.i.not.i.i.i167, label %trace_e1000e_rx_descr.exit.i, label %if.then.i.i.i168

if.then.i.i.i168:                                 ; preds = %land.lhs.true5.i.i.i166
  %204 = load i8, ptr @message_with_timestamp, align 1
  %205 = and i8 %204, 1
  %tobool7.not.i.i.i169 = icmp eq i8 %205, 0
  br i1 %tobool7.not.i.i.i169, label %if.else.i.i.i173, label %if.then8.i.i.i170

if.then8.i.i.i170:                                ; preds = %if.then.i.i.i168
  %call9.i.i.i171 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i139, ptr noundef null) #15
  %call10.i.i.i172 = call i32 @qemu_get_thread_id() #15
  %206 = load i64, ptr %_now.i.i.i139, align 8
  %207 = load i64, ptr %tv_usec.i.i.i155, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.36, i32 noundef %call10.i.i.i172, i64 noundef %206, i64 noundef %207, i32 noundef %.val.i, i64 noundef %add.i63.i, i32 noundef %conv11.i.i.i156) #15
  br label %trace_e1000e_rx_descr.exit.i

if.else.i.i.i173:                                 ; preds = %if.then.i.i.i168
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.37, i32 noundef %.val.i, i64 noundef %add.i63.i, i32 noundef %conv11.i.i.i156) #15
  br label %trace_e1000e_rx_descr.exit.i

trace_e1000e_rx_descr.exit.i:                     ; preds = %if.else.i.i.i173, %if.then8.i.i.i170, %land.lhs.true5.i.i.i166, %if.end14.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i139)
  %208 = load i32, ptr %arrayidx.i.i146, align 4
  %and.i.i.i70.i = and i32 %208, 234881024
  switch i32 %and.i.i.i70.i, label %if.then9.i71.i [
    i32 167772160, label %if.then4.i.i
    i32 67108864, label %if.then4.i.i
    i32 33554432, label %if.end10.i.i
  ]

if.then4.i.i:                                     ; preds = %trace_e1000e_rx_descr.exit.i, %trace_e1000e_rx_descr.exit.i
  %209 = load i64, ptr %hdr_addr.i.i.i, align 8
  store i64 %209, ptr %ba5.i.i, align 8
  %210 = load i64, ptr %desc.i, align 8
  store i64 %210, ptr %arrayidx2.i.i.i, align 8
  br label %igb_read_rx_descr.exit.i

if.then9.i71.i:                                   ; preds = %trace_e1000e_rx_descr.exit.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i.i)
  %211 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i.i = icmp ne i32 %211, 0
  %212 = load i16, ptr @_TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP_DSTATE, align 2
  %tobool4.i.i.i.i = icmp ne i16 %212, 0
  %or.cond.i.i.i.i = select i1 %tobool.i.i.i.i, i1 %tobool4.i.i.i.i, i1 false
  br i1 %or.cond.i.i.i.i, label %land.lhs.true5.i.i.i.i, label %trace_igb_wrn_rx_desc_modes_not_supp.exit.i.i

land.lhs.true5.i.i.i.i:                           ; preds = %if.then9.i71.i
  %213 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i.i = and i32 %213, 32768
  %cmp.i.not.i.i.i.i = icmp eq i32 %and.i.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i.i, label %trace_igb_wrn_rx_desc_modes_not_supp.exit.i.i, label %if.then.i.i.i.i

if.then.i.i.i.i:                                  ; preds = %land.lhs.true5.i.i.i.i
  %214 = load i8, ptr @message_with_timestamp, align 1
  %215 = and i8 %214, 1
  %tobool7.not.i.i.i.i = icmp eq i8 %215, 0
  br i1 %tobool7.not.i.i.i.i, label %if.else.i.i.i.i, label %if.then8.i.i.i.i

if.then8.i.i.i.i:                                 ; preds = %if.then.i.i.i.i
  %call9.i.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i.i, ptr noundef null) #15
  %call10.i.i.i.i = call i32 @qemu_get_thread_id() #15
  %216 = load i64, ptr %_now.i.i.i.i, align 8
  %217 = load i64, ptr %tv_usec.i.i.i.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.38, i32 noundef %call10.i.i.i.i, i64 noundef %216, i64 noundef %217, i32 noundef %and.i.i.i70.i) #15
  br label %trace_igb_wrn_rx_desc_modes_not_supp.exit.i.i

if.else.i.i.i.i:                                  ; preds = %if.then.i.i.i.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.39, i32 noundef %and.i.i.i70.i) #15
  br label %trace_igb_wrn_rx_desc_modes_not_supp.exit.i.i

trace_igb_wrn_rx_desc_modes_not_supp.exit.i.i:    ; preds = %if.else.i.i.i.i, %if.then8.i.i.i.i, %land.lhs.true5.i.i.i.i, %if.then9.i71.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i.i)
  br label %if.end10.i.i

if.end10.i.i:                                     ; preds = %trace_igb_wrn_rx_desc_modes_not_supp.exit.i.i, %trace_e1000e_rx_descr.exit.i
  %desc.val.i.i = load i64, ptr %desc.i, align 8
  store i64 %desc.val.i.i, ptr %arrayidx2.i.i.i, align 8
  store i64 0, ptr %ba5.i.i, align 8
  br label %igb_read_rx_descr.exit.i

igb_read_rx_descr.exit.i:                         ; preds = %if.end10.i.i, %if.then4.i.i
  %218 = phi i64 [ %209, %if.then4.i.i ], [ 0, %if.end10.i.i ]
  %219 = phi i64 [ %210, %if.then4.i.i ], [ %desc.val.i.i, %if.end10.i.i ]
  %tobool.not.i74.i = icmp eq i64 %219, 0
  br i1 %tobool.not.i74.i, label %if.then.i82.i, label %lor.lhs.false.i.i

lor.lhs.false.i.i:                                ; preds = %igb_read_rx_descr.exit.i
  %220 = load i8, ptr %do_ps.i, align 8
  %221 = and i8 %220, 1
  %tobool1.not.i.i = icmp eq i8 %221, 0
  br i1 %tobool1.not.i.i, label %if.end.i96.i, label %land.lhs.true.i.i

land.lhs.true.i.i:                                ; preds = %lor.lhs.false.i.i
  %tobool4.not.i.i = icmp eq i64 %218, 0
  br i1 %tobool4.not.i.i, label %if.then.i82.i, label %if.end.thread.i.i

if.then.i82.i:                                    ; preds = %land.lhs.true.i.i, %igb_read_rx_descr.exit.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i72.i)
  %222 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i83.i = icmp ne i32 %222, 0
  %223 = load i16, ptr @_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE, align 2
  %tobool4.i.i.i84.i = icmp ne i16 %223, 0
  %or.cond.i.i.i85.i = select i1 %tobool.i.i.i83.i, i1 %tobool4.i.i.i84.i, i1 false
  br i1 %or.cond.i.i.i85.i, label %land.lhs.true5.i.i.i86.i, label %trace_e1000e_rx_null_descriptor.exit.i.i

land.lhs.true5.i.i.i86.i:                         ; preds = %if.then.i82.i
  %224 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i87.i = and i32 %224, 32768
  %cmp.i.not.i.i.i88.i = icmp eq i32 %and.i.i.i.i87.i, 0
  br i1 %cmp.i.not.i.i.i88.i, label %trace_e1000e_rx_null_descriptor.exit.i.i, label %if.then.i.i.i89.i

if.then.i.i.i89.i:                                ; preds = %land.lhs.true5.i.i.i86.i
  %225 = load i8, ptr @message_with_timestamp, align 1
  %226 = and i8 %225, 1
  %tobool7.not.i.i.i90.i = icmp eq i8 %226, 0
  br i1 %tobool7.not.i.i.i90.i, label %if.else.i.i.i95.i, label %if.then8.i.i.i91.i

if.then8.i.i.i91.i:                               ; preds = %if.then.i.i.i89.i
  %call9.i.i.i92.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i72.i, ptr noundef null) #15
  %call10.i.i.i93.i = call i32 @qemu_get_thread_id() #15
  %227 = load i64, ptr %_now.i.i.i72.i, align 8
  %228 = load i64, ptr %tv_usec.i.i.i94.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.40, i32 noundef %call10.i.i.i93.i, i64 noundef %227, i64 noundef %228) #15
  br label %trace_e1000e_rx_null_descriptor.exit.i.i

if.else.i.i.i95.i:                                ; preds = %if.then.i.i.i89.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.41) #15
  br label %trace_e1000e_rx_null_descriptor.exit.i.i

trace_e1000e_rx_null_descriptor.exit.i.i:         ; preds = %if.else.i.i.i95.i, %if.then8.i.i.i91.i, %land.lhs.true5.i.i.i86.i, %if.then.i82.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i72.i)
  br label %igb_write_to_rx_buffers.exit.i

if.end.i96.i:                                     ; preds = %lor.lhs.false.i.i
  %229 = load i64, ptr %desc_offset6.i.i, align 8
  %230 = load i64, ptr %pdma_st.i, align 8
  %cmp.not.i97.i = icmp ult i64 %229, %230
  br i1 %cmp.not.i97.i, label %if.end6.i.i, label %igb_write_to_rx_buffers.exit.i

if.end.thread.i.i:                                ; preds = %land.lhs.true.i.i
  %231 = load i64, ptr %desc_offset6.i.i, align 8
  %232 = load i64, ptr %pdma_st.i, align 8
  %cmp.not7.i.i = icmp ult i64 %231, %232
  br i1 %cmp.not7.i.i, label %land.lhs.true.i.i.i, label %igb_write_to_rx_buffers.exit.i

if.end6.i.i:                                      ; preds = %if.end.i96.i
  %233 = load i64, ptr %total_size.i, align 8
  %sub.i.i165 = sub i64 %233, %229
  store i64 %sub.i.i165, ptr %desc_size13.i.i, align 8
  br label %if.else.i.i81.i

land.lhs.true.i.i.i:                              ; preds = %if.end.thread.i.i
  %234 = load i64, ptr %total_size.i, align 8
  %sub12.i.i = sub i64 %234, %231
  store i64 %sub12.i.i, ptr %desc_size13.i.i, align 8
  %235 = load i8, ptr %is_first.i, align 1
  %236 = and i8 %235, 1
  %tobool1.not.i.i.i = icmp eq i8 %236, 0
  br i1 %tobool1.not.i.i.i, label %if.else.i.i81.i, label %if.then.i.i75.i

if.then.i.i75.i:                                  ; preds = %land.lhs.true.i.i.i
  %237 = load i32, ptr %rx_desc_packet_buf_size.i, align 8
  %conv.i.i76.i = zext i32 %237 to i64
  %238 = load i64, ptr %143, align 8
  %add.i.i77.i = add i64 %238, %conv.i.i76.i
  %cmp.i.i.i = icmp ugt i64 %sub12.i.i, %add.i.i77.i
  br i1 %cmp.i.i.i, label %if.end16.sink.split.i.i.i, label %land.lhs.true.i22.thread.i.i

land.lhs.true.i22.thread.i.i:                     ; preds = %if.then.i.i75.i
  %sub1131.i.i = sub i64 %232, %231
  br label %if.then.i25.i.i

if.else.i.i81.i:                                  ; preds = %land.lhs.true.i.i.i, %if.end6.i.i
  %sub23.i.i = phi i64 [ %sub12.i.i, %land.lhs.true.i.i.i ], [ %sub.i.i165, %if.end6.i.i ]
  %239 = phi i64 [ %231, %land.lhs.true.i.i.i ], [ %229, %if.end6.i.i ]
  %240 = phi i64 [ %232, %land.lhs.true.i.i.i ], [ %230, %if.end6.i.i ]
  %241 = load i32, ptr %rx_desc_packet_buf_size.i, align 8
  %conv9.i.i.i = zext i32 %241 to i64
  %cmp10.i.i.i = icmp ugt i64 %sub23.i.i, %conv9.i.i.i
  br i1 %cmp10.i.i.i, label %if.end16.sink.split.i.i.i, label %igb_truncate_to_descriptor_size.exit.i.i

if.end16.sink.split.i.i.i:                        ; preds = %if.else.i.i81.i, %if.then.i.i75.i
  %242 = phi i32 [ %237, %if.then.i.i75.i ], [ %241, %if.else.i.i81.i ]
  %243 = phi i64 [ %231, %if.then.i.i75.i ], [ %239, %if.else.i.i81.i ]
  %244 = phi i64 [ %232, %if.then.i.i75.i ], [ %240, %if.else.i.i81.i ]
  %conv9.sink.i.i.i = phi i64 [ %add.i.i77.i, %if.then.i.i75.i ], [ %conv9.i.i.i, %if.else.i.i81.i ]
  store i64 %conv9.sink.i.i.i, ptr %desc_size13.i.i, align 8
  br label %igb_truncate_to_descriptor_size.exit.i.i

igb_truncate_to_descriptor_size.exit.i.i:         ; preds = %if.end16.sink.split.i.i.i, %if.else.i.i81.i
  %245 = phi i32 [ %241, %if.else.i.i81.i ], [ %242, %if.end16.sink.split.i.i.i ]
  %246 = phi i64 [ %239, %if.else.i.i81.i ], [ %243, %if.end16.sink.split.i.i.i ]
  %247 = phi i64 [ %240, %if.else.i.i81.i ], [ %244, %if.end16.sink.split.i.i.i ]
  %sub11.i.i = sub i64 %247, %246
  br i1 %tobool1.not.i.i, label %if.else.i80.i, label %land.lhs.true.i22.i.i

land.lhs.true.i22.i.i:                            ; preds = %igb_truncate_to_descriptor_size.exit.i.i
  %.pre.i.i = load i8, ptr %is_first.i, align 1
  %.pre65.i.i = and i8 %.pre.i.i, 1
  %248 = icmp eq i8 %.pre65.i.i, 0
  br i1 %248, label %if.else.i33.if.then14_crit_edge.i.i, label %land.lhs.true.i22.i.if.then.i25.i_crit_edge.i

land.lhs.true.i22.i.if.then.i25.i_crit_edge.i:    ; preds = %land.lhs.true.i22.i.i
  %.pre.i = load i64, ptr %143, align 8
  %.pre163.i = zext i32 %245 to i64
  %.pre164.i = add i64 %.pre.i, %.pre163.i
  br label %if.then.i25.i.i

if.then.i25.i.i:                                  ; preds = %land.lhs.true.i22.i.if.then.i25.i_crit_edge.i, %land.lhs.true.i22.thread.i.i
  %add.i29.i.pre-phi.i = phi i64 [ %.pre164.i, %land.lhs.true.i22.i.if.then.i25.i_crit_edge.i ], [ %add.i.i77.i, %land.lhs.true.i22.thread.i.i ]
  %sub114471.i.i = phi i64 [ %sub11.i.i, %land.lhs.true.i22.i.if.then.i25.i_crit_edge.i ], [ %sub1131.i.i, %land.lhs.true.i22.thread.i.i ]
  %249 = phi i8 [ %.pre.i.i, %land.lhs.true.i22.i.if.then.i25.i_crit_edge.i ], [ %235, %land.lhs.true.i22.thread.i.i ]
  %spec.select.i.i = call i64 @llvm.umin.i64(i64 %sub114471.i.i, i64 %add.i29.i.pre-phi.i)
  br label %if.then14.i.i

if.else.i33.if.then14_crit_edge.i.i:              ; preds = %land.lhs.true.i22.i.i
  %conv9.i35.i.i = zext i32 %245 to i64
  %spec.select62.i.i = call i64 @llvm.umin.i64(i64 %sub11.i.i, i64 %conv9.i35.i.i)
  br label %if.then14.i.i

if.then14.i.i:                                    ; preds = %if.else.i33.if.then14_crit_edge.i.i, %if.then.i25.i.i
  %250 = phi i8 [ %.pre.i.i, %if.else.i33.if.then14_crit_edge.i.i ], [ %249, %if.then.i25.i.i ]
  %copy_size.056.i.i = phi i64 [ %spec.select62.i.i, %if.else.i33.if.then14_crit_edge.i.i ], [ %spec.select.i.i, %if.then.i25.i.i ]
  %251 = and i8 %250, 1
  %tobool.not.i39.i.i = icmp eq i8 %251, 0
  br i1 %tobool.not.i39.i.i, label %if.then.i43.i.i, label %do.body.preheader.i.i.i

do.body.preheader.i.i.i:                          ; preds = %if.then14.i.i
  %.pre.i.i.i = load i64, ptr %143, align 8
  %.pre1.i.i.i = load ptr, ptr %iov.i, align 8
  %.pre2.i.i.i = load i64, ptr %iov_ofs.i.i.i, align 8
  %.pre64.i.i = load i16, ptr %bastate.i, align 2
  br label %do.body.i.i.i

if.then.i43.i.i:                                  ; preds = %if.then14.i.i
  store i8 1, ptr %cur_idx.i.i.i.i, align 2
  br label %if.end15.i.i

do.body.i.i.i:                                    ; preds = %do.cond.i.i.i, %do.body.preheader.i.i.i
  %252 = phi i16 [ %.pre64.i.i, %do.body.preheader.i.i.i ], [ %conv13.i.i.i.i, %do.cond.i.i.i ]
  %copy_size.1.i.i = phi i64 [ %copy_size.056.i.i, %do.body.preheader.i.i.i ], [ %sub3.i.i.i, %do.cond.i.i.i ]
  %253 = phi i64 [ %.pre2.i.i.i, %do.body.preheader.i.i.i ], [ %265, %do.cond.i.i.i ]
  %254 = phi ptr [ %.pre1.i.i.i, %do.body.preheader.i.i.i ], [ %266, %do.cond.i.i.i ]
  %255 = phi i64 [ %.pre.i.i.i, %do.body.preheader.i.i.i ], [ %267, %do.cond.i.i.i ]
  %ps_hdr_copied.0.i.i.i = phi i64 [ 0, %do.body.preheader.i.i.i ], [ %add.i41.i.i, %do.cond.i.i.i ]
  %sub.i.i.i = sub i64 %255, %ps_hdr_copied.0.i.i.i
  %iov_len.i.i.i = getelementptr inbounds %struct.iovec, ptr %254, i64 0, i32 1
  %256 = load i64, ptr %iov_len.i.i.i, align 8
  %sub1.i.i.i = sub i64 %256, %253
  %cond.i.i.i = call i64 @llvm.umin.i64(i64 %sub.i.i.i, i64 %sub1.i.i.i)
  %257 = load i32, ptr %rx_desc_header_buf_size.i, align 4
  %conv.i.i.i.i = zext i16 %252 to i32
  %sub.i.i.i.i = sub i32 %257, %conv.i.i.i.i
  %conv1.i.i.i.i = zext i32 %sub.i.i.i.i to i64
  %cmp.not.i.i.i.i = icmp ugt i64 %cond.i.i.i, %conv1.i.i.i.i
  br i1 %cmp.not.i.i.i.i, label %if.else.i.i42.i.i, label %igb_write_hdr_frag_to_rx_buffers.exit.i.i.i

if.else.i.i42.i.i:                                ; preds = %do.body.i.i.i
  call void @__assert_fail(ptr noundef nonnull @.str.42, ptr noundef nonnull @.str.3, i32 noundef 1759, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_write_hdr_frag_to_rx_buffers) #16
  unreachable

igb_write_hdr_frag_to_rx_buffers.exit.i.i.i:      ; preds = %do.body.i.i.i
  %258 = load ptr, ptr %254, align 8
  %259 = load i64, ptr %ba5.i.i, align 8
  %conv7.i.i.i.i = zext i16 %252 to i64
  %add.i.i.i78.i = add i64 %259, %conv7.i.i.i.i
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i.i.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add.i.i.i78.i, i32 1, ptr noundef %258, i64 noundef %cond.i.i.i, i1 noundef zeroext true) #15
  %260 = load i16, ptr %bastate.i, align 2
  %261 = trunc i64 %cond.i.i.i to i16
  %conv13.i.i.i.i = add i16 %260, %261
  store i16 %conv13.i.i.i.i, ptr %bastate.i, align 2
  store i8 1, ptr %cur_idx.i.i.i.i, align 2
  %sub3.i.i.i = sub i64 %copy_size.1.i.i, %cond.i.i.i
  %add.i41.i.i = add i64 %cond.i.i.i, %ps_hdr_copied.0.i.i.i
  %262 = load i64, ptr %iov_ofs.i.i.i, align 8
  %add5.i.i.i = add i64 %262, %cond.i.i.i
  store i64 %add5.i.i.i, ptr %iov_ofs.i.i.i, align 8
  %263 = load ptr, ptr %iov.i, align 8
  %iov_len8.i.i.i = getelementptr inbounds %struct.iovec, ptr %263, i64 0, i32 1
  %264 = load i64, ptr %iov_len8.i.i.i, align 8
  %cmp9.i.i.i = icmp eq i64 %add5.i.i.i, %264
  br i1 %cmp9.i.i.i, label %if.then10.i.i.i, label %do.cond.i.i.i

if.then10.i.i.i:                                  ; preds = %igb_write_hdr_frag_to_rx_buffers.exit.i.i.i
  %incdec.ptr.i.i.i = getelementptr %struct.iovec, ptr %263, i64 1
  store ptr %incdec.ptr.i.i.i, ptr %iov.i, align 8
  store i64 0, ptr %iov_ofs.i.i.i, align 8
  br label %do.cond.i.i.i

do.cond.i.i.i:                                    ; preds = %if.then10.i.i.i, %igb_write_hdr_frag_to_rx_buffers.exit.i.i.i
  %265 = phi i64 [ %add5.i.i.i, %igb_write_hdr_frag_to_rx_buffers.exit.i.i.i ], [ 0, %if.then10.i.i.i ]
  %266 = phi ptr [ %263, %igb_write_hdr_frag_to_rx_buffers.exit.i.i.i ], [ %incdec.ptr.i.i.i, %if.then10.i.i.i ]
  %267 = load i64, ptr %143, align 8
  %cmp15.i.i.i = icmp ult i64 %add.i41.i.i, %267
  br i1 %cmp15.i.i.i, label %do.body.i.i.i, label %do.end.i.i.i, !llvm.loop !19

do.end.i.i.i:                                     ; preds = %do.cond.i.i.i
  store i8 0, ptr %is_first.i, align 1
  br label %if.end15.i.i

if.else.i80.i:                                    ; preds = %igb_truncate_to_descriptor_size.exit.i.i
  %conv9.i3580.i.i = zext i32 %245 to i64
  %spec.select6281.i.i = call i64 @llvm.umin.i64(i64 %sub11.i.i, i64 %conv9.i3580.i.i)
  store i8 1, ptr %cur_idx.i.i.i.i, align 2
  br label %if.end15.i.i

if.end15.i.i:                                     ; preds = %if.else.i80.i, %do.end.i.i.i, %if.then.i43.i.i
  %copy_size.3.i.i = phi i64 [ %spec.select6281.i.i, %if.else.i80.i ], [ %copy_size.056.i.i, %if.then.i43.i.i ], [ %sub3.i.i.i, %do.end.i.i.i ]
  %tobool.not1.i.i.i = icmp eq i64 %copy_size.3.i.i, 0
  br i1 %tobool.not1.i.i.i, label %while.end.i.i.i, label %while.body.lr.ph.i.i.i

while.body.lr.ph.i.i.i:                           ; preds = %if.end15.i.i
  %.pre.i46.i.i = load ptr, ptr %iov.i, align 8
  %.pre2.i47.i.i = load i64, ptr %iov_ofs.i.i.i, align 8
  br label %while.body.i.i.i

while.body.i.i.i:                                 ; preds = %if.end.i.i.i, %while.body.lr.ph.i.i.i
  %.pre.i233303 = phi i8 [ 1, %while.body.lr.ph.i.i.i ], [ %.pre.i233302, %if.end.i.i.i ]
  %268 = phi ptr [ %.pre.i46.i.i, %while.body.lr.ph.i.i.i ], [ %296, %if.end.i.i.i ]
  %.pre.i133.i = phi i8 [ 1, %while.body.lr.ph.i.i.i ], [ %.pre.i133159.i, %if.end.i.i.i ]
  %copy_size.4.i.i = phi i64 [ %copy_size.3.i.i, %while.body.lr.ph.i.i.i ], [ %sub3.i51.i.i, %if.end.i.i.i ]
  %269 = phi i64 [ %.pre2.i47.i.i, %while.body.lr.ph.i.i.i ], [ %297, %if.end.i.i.i ]
  %iov_len.i48.i.i = getelementptr inbounds %struct.iovec, ptr %268, i64 0, i32 1
  %270 = load i64, ptr %iov_len.i48.i.i, align 8
  %sub.i49.i.i = sub i64 %270, %269
  %cond.i50.i.i = call i64 @llvm.umin.i64(i64 %copy_size.4.i.i, i64 %sub.i49.i.i)
  %cmp.not1.i.i = icmp eq i64 %270, %269
  br i1 %cmp.not1.i.i, label %igb_write_payload_frag_to_rx_buffers.exit.i, label %while.body.lr.ph.i.i

while.body.lr.ph.i.i:                             ; preds = %while.body.i.i.i
  %271 = load ptr, ptr %268, align 8
  %add.ptr.i.i.i = getelementptr i8, ptr %271, i64 %269
  br label %while.body.i.i

while.body.i.i:                                   ; preds = %if.end60.i.i, %while.body.lr.ph.i.i
  %272 = phi i8 [ %.pre.i133.i, %while.body.lr.ph.i.i ], [ %292, %if.end60.i.i ]
  %data.addr.03.i.i = phi ptr [ %add.ptr.i.i.i, %while.body.lr.ph.i.i ], [ %add.ptr.i.i164, %if.end60.i.i ]
  %data_len.addr.02.i.i = phi i64 [ %cond.i50.i.i, %while.body.lr.ph.i.i ], [ %sub46.i.i, %if.end60.i.i ]
  %cmp1.i.i = icmp ult i8 %272, 2
  br i1 %cmp1.i.i, label %if.end.i135.i, label %if.else.i134.i

if.else.i134.i:                                   ; preds = %while.body.i.i
  call void @__assert_fail(ptr noundef nonnull @.str.43, ptr noundef nonnull @.str.3, i32 noundef 1813, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_write_payload_frag_to_rx_buffers) #16
  unreachable

if.end.i135.i:                                    ; preds = %while.body.i.i
  %273 = load i32, ptr %rx_desc_packet_buf_size.i, align 8
  %idxprom.i136.i = zext nneg i8 %272 to i64
  %arrayidx.i137.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom.i136.i
  %274 = load i16, ptr %arrayidx.i137.i, align 2
  %conv6.i.i = zext i16 %274 to i32
  %sub.i138.i = sub i32 %273, %conv6.i.i
  %conv7.i.i = zext i32 %sub.i138.i to i64
  %cond.i139.i = call i64 @llvm.umin.i64(i64 %data_len.addr.02.i.i, i64 %conv7.i.i)
  %conv10.i.i = trunc i64 %cond.i139.i to i32
  %arrayidx16.i.i = getelementptr %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 12, i64 %idxprom.i136.i
  %275 = load i64, ptr %arrayidx16.i.i, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i129.i)
  %276 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i140.i = icmp ne i32 %276, 0
  %277 = load i16, ptr @_TRACE_IGB_RX_DESC_BUFF_WRITE_DSTATE, align 2
  %tobool4.i.i.i141.i = icmp ne i16 %277, 0
  %or.cond.i.i.i142.i = select i1 %tobool.i.i.i140.i, i1 %tobool4.i.i.i141.i, i1 false
  br i1 %or.cond.i.i.i142.i, label %land.lhs.true5.i.i.i148.i, label %trace_igb_rx_desc_buff_write.exit.i.i

land.lhs.true5.i.i.i148.i:                        ; preds = %if.end.i135.i
  %278 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i149.i = and i32 %278, 32768
  %cmp.i.not.i.i.i150.i = icmp eq i32 %and.i.i.i.i149.i, 0
  br i1 %cmp.i.not.i.i.i150.i, label %trace_igb_rx_desc_buff_write.exit.i.i, label %if.then.i.i.i151.i

if.then.i.i.i151.i:                               ; preds = %land.lhs.true5.i.i.i148.i
  %279 = load i8, ptr @message_with_timestamp, align 1
  %280 = and i8 %279, 1
  %tobool7.not.i.i.i152.i = icmp eq i8 %280, 0
  br i1 %tobool7.not.i.i.i152.i, label %if.else.i.i.i156.i, label %if.then8.i.i.i153.i

if.then8.i.i.i153.i:                              ; preds = %if.then.i.i.i151.i
  %call9.i.i.i154.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i129.i, ptr noundef null) #15
  %call10.i.i.i155.i = call i32 @qemu_get_thread_id() #15
  %281 = load i64, ptr %_now.i.i.i129.i, align 8
  %282 = load i64, ptr %tv_usec.i.i.i131.i, align 8
  %conv11.i.i.i.i = zext nneg i8 %272 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.44, i32 noundef %call10.i.i.i155.i, i64 noundef %281, i64 noundef %282, i32 noundef %conv11.i.i.i.i, i64 noundef %275, i32 noundef %conv6.i.i, ptr noundef %data.addr.03.i.i, i32 noundef %conv10.i.i) #15
  br label %trace_igb_rx_desc_buff_write.exit.i.i

if.else.i.i.i156.i:                               ; preds = %if.then.i.i.i151.i
  %conv13.i.i.i157.i = zext nneg i8 %272 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %conv13.i.i.i157.i, i64 noundef %275, i32 noundef %conv6.i.i, ptr noundef %data.addr.03.i.i, i32 noundef %conv10.i.i) #15
  br label %trace_igb_rx_desc_buff_write.exit.i.i

trace_igb_rx_desc_buff_write.exit.i.i:            ; preds = %if.else.i.i.i156.i, %if.then8.i.i.i153.i, %land.lhs.true5.i.i.i148.i, %if.end.i135.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i129.i)
  %283 = load i8, ptr %cur_idx.i.i.i.i, align 2
  %idxprom26.i.i = zext i8 %283 to i64
  %arrayidx27.i.i = getelementptr %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 12, i64 %idxprom26.i.i
  %284 = load i64, ptr %arrayidx27.i.i, align 8
  %arrayidx33.i.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom26.i.i
  %285 = load i16, ptr %arrayidx33.i.i, align 2
  %conv34.i.i = zext i16 %285 to i64
  %add.i143.i = add i64 %284, %conv34.i.i
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i144.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add.i143.i, i32 1, ptr noundef %data.addr.03.i.i, i64 noundef %cond.i139.i, i1 noundef zeroext true) #15
  %286 = load i8, ptr %cur_idx.i.i.i.i, align 2
  %idxprom40.i.i = zext i8 %286 to i64
  %arrayidx41.i.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom40.i.i
  %287 = load i16, ptr %arrayidx41.i.i, align 2
  %288 = trunc i64 %cond.i139.i to i16
  %conv44.i.i = add i16 %287, %288
  store i16 %conv44.i.i, ptr %arrayidx41.i.i, align 2
  %add.ptr.i.i164 = getelementptr i8, ptr %data.addr.03.i.i, i64 %cond.i139.i
  %sub46.i.i = sub i64 %data_len.addr.02.i.i, %cond.i139.i
  %289 = load i8, ptr %cur_idx.i.i.i.i, align 2
  %idxprom51.i.i = zext i8 %289 to i64
  %arrayidx52.i.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom51.i.i
  %290 = load i16, ptr %arrayidx52.i.i, align 2
  %conv53.i.i = zext i16 %290 to i32
  %291 = load i32, ptr %rx_desc_packet_buf_size.i, align 8
  %cmp55.i.i = icmp eq i32 %291, %conv53.i.i
  br i1 %cmp55.i.i, label %if.then57.i146.i, label %if.end60.i.i

if.then57.i146.i:                                 ; preds = %trace_igb_rx_desc_buff_write.exit.i.i
  %inc.i147.i = add i8 %289, 1
  store i8 %inc.i147.i, ptr %cur_idx.i.i.i.i, align 2
  br label %if.end60.i.i

if.end60.i.i:                                     ; preds = %if.then57.i146.i, %trace_igb_rx_desc_buff_write.exit.i.i
  %292 = phi i8 [ %inc.i147.i, %if.then57.i146.i ], [ %289, %trace_igb_rx_desc_buff_write.exit.i.i ]
  %cmp.not.i145.i = icmp eq i64 %sub46.i.i, 0
  br i1 %cmp.not.i145.i, label %igb_write_payload_frag_to_rx_buffers.exit.loopexit.i, label %while.body.i.i, !llvm.loop !20

igb_write_payload_frag_to_rx_buffers.exit.loopexit.i: ; preds = %if.end60.i.i
  %.pre160.i = load i64, ptr %iov_ofs.i.i.i, align 8
  %.pre161.i = load ptr, ptr %iov.i, align 8
  br label %igb_write_payload_frag_to_rx_buffers.exit.i

igb_write_payload_frag_to_rx_buffers.exit.i:      ; preds = %igb_write_payload_frag_to_rx_buffers.exit.loopexit.i, %while.body.i.i.i
  %.pre.i233302 = phi i8 [ %292, %igb_write_payload_frag_to_rx_buffers.exit.loopexit.i ], [ %.pre.i233303, %while.body.i.i.i ]
  %293 = phi ptr [ %.pre161.i, %igb_write_payload_frag_to_rx_buffers.exit.loopexit.i ], [ %268, %while.body.i.i.i ]
  %294 = phi i64 [ %.pre160.i, %igb_write_payload_frag_to_rx_buffers.exit.loopexit.i ], [ %269, %while.body.i.i.i ]
  %.pre.i133159.i = phi i8 [ %292, %igb_write_payload_frag_to_rx_buffers.exit.loopexit.i ], [ %.pre.i133.i, %while.body.i.i.i ]
  %sub3.i51.i.i = sub i64 %copy_size.4.i.i, %cond.i50.i.i
  %add.i52.i.i = add i64 %294, %cond.i50.i.i
  store i64 %add.i52.i.i, ptr %iov_ofs.i.i.i, align 8
  %iov_len7.i.i.i = getelementptr inbounds %struct.iovec, ptr %293, i64 0, i32 1
  %295 = load i64, ptr %iov_len7.i.i.i, align 8
  %cmp8.i.i.i = icmp eq i64 %add.i52.i.i, %295
  br i1 %cmp8.i.i.i, label %if.then.i55.i.i, label %if.end.i.i.i

if.then.i55.i.i:                                  ; preds = %igb_write_payload_frag_to_rx_buffers.exit.i
  %incdec.ptr.i56.i.i = getelementptr %struct.iovec, ptr %293, i64 1
  store ptr %incdec.ptr.i56.i.i, ptr %iov.i, align 8
  store i64 0, ptr %iov_ofs.i.i.i, align 8
  br label %if.end.i.i.i

if.end.i.i.i:                                     ; preds = %if.then.i55.i.i, %igb_write_payload_frag_to_rx_buffers.exit.i
  %296 = phi ptr [ %incdec.ptr.i56.i.i, %if.then.i55.i.i ], [ %293, %igb_write_payload_frag_to_rx_buffers.exit.i ]
  %297 = phi i64 [ 0, %if.then.i55.i.i ], [ %add.i52.i.i, %igb_write_payload_frag_to_rx_buffers.exit.i ]
  %tobool.not.i53.i.i = icmp eq i64 %sub3.i51.i.i, 0
  br i1 %tobool.not.i53.i.i, label %while.end.i.i.i, label %while.body.i.i.i, !llvm.loop !21

while.end.i.i.i:                                  ; preds = %if.end.i.i.i, %if.end15.i.i
  %.pre.i233 = phi i8 [ 1, %if.end15.i.i ], [ %.pre.i233302, %if.end.i.i.i ]
  %298 = load i64, ptr %desc_offset6.i.i, align 8
  %299 = load i64, ptr %desc_size13.i.i, align 8
  %add11.i.i.i = add i64 %299, %298
  %300 = load i64, ptr %total_size.i, align 8
  %cmp12.not.i.i.i = icmp ult i64 %add11.i.i.i, %300
  br i1 %cmp12.not.i.i.i, label %igb_write_to_rx_buffers.exit.i, label %if.then13.i.i.i

if.then13.i.i.i:                                  ; preds = %while.end.i.i.i
  %core.val.i.i.i = load i32, ptr %arrayidx.i77, align 4
  %and.i.i.i79.i = lshr i32 %core.val.i.i.i, 24
  %301 = and i32 %and.i.i.i79.i, 4
  %cond.i.i.i.i = xor i32 %301, 4
  %cmp.not1.i = icmp eq i32 %cond.i.i.i.i, 0
  br i1 %cmp.not1.i, label %igb_write_to_rx_buffers.exit.i, label %while.body.lr.ph.i

while.body.lr.ph.i:                               ; preds = %if.then13.i.i.i
  %conv.i54.i.i = zext nneg i32 %cond.i.i.i.i to i64
  br label %while.body.i

while.body.i:                                     ; preds = %if.end60.i, %while.body.lr.ph.i
  %302 = phi i8 [ %.pre.i233, %while.body.lr.ph.i ], [ %322, %if.end60.i ]
  %data.addr.03.i = phi ptr [ @igb_write_payload_to_rx_buffers.fcs_pad, %while.body.lr.ph.i ], [ %add.ptr.i246, %if.end60.i ]
  %data_len.addr.02.i = phi i64 [ %conv.i54.i.i, %while.body.lr.ph.i ], [ %sub46.i, %if.end60.i ]
  %cmp1.i = icmp ult i8 %302, 2
  br i1 %cmp1.i, label %if.end.i235, label %if.else.i234

if.else.i234:                                     ; preds = %while.body.i
  call void @__assert_fail(ptr noundef nonnull @.str.43, ptr noundef nonnull @.str.3, i32 noundef 1813, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_write_payload_frag_to_rx_buffers) #16
  unreachable

if.end.i235:                                      ; preds = %while.body.i
  %303 = load i32, ptr %rx_desc_packet_buf_size.i, align 8
  %idxprom.i236 = zext nneg i8 %302 to i64
  %arrayidx.i237 = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom.i236
  %304 = load i16, ptr %arrayidx.i237, align 2
  %conv6.i238 = zext i16 %304 to i32
  %sub.i239 = sub i32 %303, %conv6.i238
  %conv7.i = zext i32 %sub.i239 to i64
  %cond.i240 = call i64 @llvm.umin.i64(i64 %data_len.addr.02.i, i64 %conv7.i)
  %conv10.i = trunc i64 %cond.i240 to i32
  %arrayidx16.i = getelementptr %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 12, i64 %idxprom.i236
  %305 = load i64, ptr %arrayidx16.i, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i228)
  %306 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i241 = icmp ne i32 %306, 0
  %307 = load i16, ptr @_TRACE_IGB_RX_DESC_BUFF_WRITE_DSTATE, align 2
  %tobool4.i.i.i242 = icmp ne i16 %307, 0
  %or.cond.i.i.i243 = select i1 %tobool.i.i.i241, i1 %tobool4.i.i.i242, i1 false
  br i1 %or.cond.i.i.i243, label %land.lhs.true5.i.i.i249, label %trace_igb_rx_desc_buff_write.exit.i

land.lhs.true5.i.i.i249:                          ; preds = %if.end.i235
  %308 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i250 = and i32 %308, 32768
  %cmp.i.not.i.i.i251 = icmp eq i32 %and.i.i.i.i250, 0
  br i1 %cmp.i.not.i.i.i251, label %trace_igb_rx_desc_buff_write.exit.i, label %if.then.i.i.i252

if.then.i.i.i252:                                 ; preds = %land.lhs.true5.i.i.i249
  %309 = load i8, ptr @message_with_timestamp, align 1
  %310 = and i8 %309, 1
  %tobool7.not.i.i.i253 = icmp eq i8 %310, 0
  br i1 %tobool7.not.i.i.i253, label %if.else.i.i.i258, label %if.then8.i.i.i254

if.then8.i.i.i254:                                ; preds = %if.then.i.i.i252
  %call9.i.i.i255 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i228, ptr noundef null) #15
  %call10.i.i.i256 = call i32 @qemu_get_thread_id() #15
  %311 = load i64, ptr %_now.i.i.i228, align 8
  %312 = load i64, ptr %tv_usec.i.i.i231, align 8
  %conv11.i.i.i257 = zext nneg i8 %302 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.44, i32 noundef %call10.i.i.i256, i64 noundef %311, i64 noundef %312, i32 noundef %conv11.i.i.i257, i64 noundef %305, i32 noundef %conv6.i238, ptr noundef %data.addr.03.i, i32 noundef %conv10.i) #15
  br label %trace_igb_rx_desc_buff_write.exit.i

if.else.i.i.i258:                                 ; preds = %if.then.i.i.i252
  %conv13.i.i.i259 = zext nneg i8 %302 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %conv13.i.i.i259, i64 noundef %305, i32 noundef %conv6.i238, ptr noundef %data.addr.03.i, i32 noundef %conv10.i) #15
  br label %trace_igb_rx_desc_buff_write.exit.i

trace_igb_rx_desc_buff_write.exit.i:              ; preds = %if.else.i.i.i258, %if.then8.i.i.i254, %land.lhs.true5.i.i.i249, %if.end.i235
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i228)
  %313 = load i8, ptr %cur_idx.i.i.i.i, align 2
  %idxprom26.i = zext i8 %313 to i64
  %arrayidx27.i = getelementptr %struct.IGBPacketRxDMAState, ptr %pdma_st.i, i64 0, i32 12, i64 %idxprom26.i
  %314 = load i64, ptr %arrayidx27.i, align 8
  %arrayidx33.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom26.i
  %315 = load i16, ptr %arrayidx33.i, align 2
  %conv34.i = zext i16 %315 to i64
  %add.i244 = add i64 %314, %conv34.i
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i245 = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add.i244, i32 1, ptr noundef %data.addr.03.i, i64 noundef %cond.i240, i1 noundef zeroext true) #15
  %316 = load i8, ptr %cur_idx.i.i.i.i, align 2
  %idxprom40.i = zext i8 %316 to i64
  %arrayidx41.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom40.i
  %317 = load i16, ptr %arrayidx41.i, align 2
  %318 = trunc i64 %cond.i240 to i16
  %conv44.i = add i16 %317, %318
  store i16 %conv44.i, ptr %arrayidx41.i, align 2
  %add.ptr.i246 = getelementptr i8, ptr %data.addr.03.i, i64 %cond.i240
  %sub46.i = sub i64 %data_len.addr.02.i, %cond.i240
  %319 = load i8, ptr %cur_idx.i.i.i.i, align 2
  %idxprom51.i = zext i8 %319 to i64
  %arrayidx52.i = getelementptr [2 x i16], ptr %bastate.i, i64 0, i64 %idxprom51.i
  %320 = load i16, ptr %arrayidx52.i, align 2
  %conv53.i = zext i16 %320 to i32
  %321 = load i32, ptr %rx_desc_packet_buf_size.i, align 8
  %cmp55.i = icmp eq i32 %321, %conv53.i
  br i1 %cmp55.i, label %if.then57.i, label %if.end60.i

if.then57.i:                                      ; preds = %trace_igb_rx_desc_buff_write.exit.i
  %inc.i248 = add i8 %319, 1
  store i8 %inc.i248, ptr %cur_idx.i.i.i.i, align 2
  br label %if.end60.i

if.end60.i:                                       ; preds = %if.then57.i, %trace_igb_rx_desc_buff_write.exit.i
  %322 = phi i8 [ %inc.i248, %if.then57.i ], [ %319, %trace_igb_rx_desc_buff_write.exit.i ]
  %cmp.not.i247 = icmp eq i64 %sub46.i, 0
  br i1 %cmp.not.i247, label %igb_write_to_rx_buffers.exit.i, label %while.body.i, !llvm.loop !20

igb_write_to_rx_buffers.exit.i:                   ; preds = %if.end60.i, %if.then13.i.i.i, %while.end.i.i.i, %if.end.thread.i.i, %if.end.i96.i, %trace_e1000e_rx_null_descriptor.exit.i.i
  %323 = load i64, ptr %desc_size13.i.i, align 8
  %324 = load i64, ptr %desc_offset6.i.i, align 8
  %add19.i = add i64 %324, %323
  store i64 %add19.i, ptr %desc_offset6.i.i, align 8
  %325 = load i64, ptr %total_size.i, align 8
  %cmp.not.not.i = icmp ult i64 %add19.i, %325
  %spec.select.i = select i1 %cmp.not.not.i, ptr null, ptr %174
  %326 = load i32, ptr %arrayidx.i.i146, align 4
  %and.i.i.i103.i = and i32 %326, 234881024
  switch i32 %and.i.i.i103.i, label %if.else3.i.i [
    i32 167772160, label %if.then2.i.i
    i32 67108864, label %if.then2.i.i
  ]

if.then2.i.i:                                     ; preds = %igb_write_to_rx_buffers.exit.i, %igb_write_to_rx_buffers.exit.i
  %327 = load i8, ptr %do_ps.i, align 8
  %328 = and i8 %327, 1
  %tobool.not.i.i.i = icmp eq i8 %328, 0
  %329 = load i16, ptr %arrayidx.i.i105.i, align 4
  %330 = load i16, ptr %bastate.i, align 2
  %add.i.i109.i = select i1 %tobool.not.i.i.i, i16 %330, i16 0
  %pkt_len.0.i.i.i = add i16 %add.i.i109.i, %329
  call fastcc void @igb_write_adv_rx_descr(ptr noundef nonnull %core, ptr noundef nonnull %desc.i, ptr noundef %spec.select.i, ptr noundef nonnull %rss_info, i16 noundef zeroext %etqf.1, i1 noundef zeroext %tobool70, i16 noundef zeroext %pkt_len.0.i.i.i)
  %331 = load i64, ptr %hdr_len.i.i, align 8
  %332 = shl i64 %331, 5
  %conv12.i.i106.i = and i64 %332, 32736
  %333 = load i8, ptr %ps_desc_data46.i.i, align 8
  %334 = zext i8 %333 to i64
  %cond.i.i107.i = shl nuw nsw i64 %334, 15
  %or.i.i.i = or disjoint i64 %cond.i.i107.i, %conv12.i.i106.i
  %conv17.i.i.i162 = trunc i64 %or.i.i.i to i16
  store i16 %conv17.i.i.i162, ptr %hdr_info18.i.i.i, align 2
  %335 = load i8, ptr %hbo.i.i, align 1
  %336 = and i8 %335, 1
  %337 = zext nneg i8 %336 to i32
  %cond22.i.i.i = shl nuw nsw i32 %337, 23
  %338 = load i32, ptr %hdr_addr.i.i.i, align 8
  %or25.i.i.i = or i32 %cond22.i.i.i, %338
  br label %igb_write_rx_descr.exit.i

if.else3.i.i:                                     ; preds = %igb_write_to_rx_buffers.exit.i
  %339 = load i16, ptr %arrayidx.i.i105.i, align 4
  call fastcc void @igb_write_adv_rx_descr(ptr noundef nonnull %core, ptr noundef nonnull %desc.i, ptr noundef %spec.select.i, ptr noundef nonnull %rss_info, i16 noundef zeroext %etqf.1, i1 noundef zeroext %tobool70, i16 noundef zeroext %339)
  %.pre162.i = load i32, ptr %hdr_addr.i.i.i, align 8
  br label %igb_write_rx_descr.exit.i

igb_write_rx_descr.exit.i:                        ; preds = %if.else3.i.i, %if.then2.i.i
  %340 = phi i32 [ %or25.i.i.i, %if.then2.i.i ], [ %.pre162.i, %if.else3.i.i ]
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %status12.i.i)
  store i32 %340, ptr %status12.i.i, align 4
  %and15.i.i = and i32 %340, -2
  store i32 %and15.i.i, ptr %hdr_addr.i.i.i, align 8
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add.i63.i, i32 1, ptr noundef nonnull %desc.i, i64 noundef %conv4.i, i1 noundef zeroext true) #15
  %341 = load i32, ptr %status12.i.i, align 4
  %and17.i.i = and i32 %341, 1
  %tobool18.not.i.i = icmp eq i32 %and17.i.i, 0
  br i1 %tobool18.not.i.i, label %igb_pci_dma_write_rx_desc.exit.i, label %if.then19.i.i

if.then19.i.i:                                    ; preds = %igb_write_rx_descr.exit.i
  store i32 %341, ptr %hdr_addr.i.i.i, align 8
  %add22.i.i = add i64 %add.i63.i, 8
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i16.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add22.i.i, i32 1, ptr noundef nonnull %status12.i.i, i64 noundef 4, i1 noundef zeroext true) #15
  br label %igb_pci_dma_write_rx_desc.exit.i

igb_pci_dma_write_rx_desc.exit.i:                 ; preds = %if.then19.i.i, %igb_write_rx_descr.exit.i
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %status12.i.i)
  %342 = load i32, ptr %arrayidx.i53.i, align 4
  %add.i113.i = add i32 %342, %conv28.i
  store i32 %add.i113.i, ptr %arrayidx.i53.i, align 4
  %mul.i114.i = shl i32 %add.i113.i, 4
  %343 = load i32, ptr %arrayidx10.i.i, align 4
  %cmp.not.i117.i = icmp ult i32 %mul.i114.i, %343
  %spec.store.select = select i1 %cmp.not.i117.i, i32 %add.i113.i, i32 0
  store i32 %spec.store.select, ptr %arrayidx.i53.i, align 4
  %344 = load i64, ptr %desc_offset6.i.i, align 8
  %345 = load i64, ptr %total_size.i, align 8
  %cmp31.i = icmp ult i64 %344, %345
  br i1 %cmp31.i, label %do.body.i, label %do.end.i, !llvm.loop !22

do.end.i:                                         ; preds = %igb_pci_dma_write_rx_desc.exit.i
  %346 = load i64, ptr %pdma_st.i, align 8
  %347 = load ptr, ptr %rx_pkt16, align 8
  %call.i120.i = call i32 @net_rx_pkt_get_packet_type(ptr noundef %347) #15
  call void @e1000x_update_rx_total_stats(ptr noundef nonnull %core, i32 noundef %call.i120.i, i64 noundef %346, i64 noundef %345) #15
  %348 = load i32, ptr %arrayidx135.i, align 8
  %and.i122.i = and i32 %348, 1
  %tobool.not.i123.i = icmp eq i32 %and.i122.i, 0
  br i1 %tobool.not.i123.i, label %igb_write_packet_to_guest.exit, label %if.then.i124.i

if.then.i124.i:                                   ; preds = %do.end.i
  %conv3.i.i = shl nsw i32 %rem.i148, 6
  %mul.i125.i = and i32 %conv3.i.i, 4194240
  %add4.i.i = add nuw nsw i32 %mul.i125.i, 16390
  %idxprom.i126.i = zext nneg i32 %add4.i.i to i64
  %arrayidx5.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i126.i
  %349 = load i32, ptr %arrayidx5.i.i, align 4
  %350 = trunc i64 %346 to i32
  %351 = add i32 %350, 4
  %conv8.i.i = add i32 %351, %349
  store i32 %conv8.i.i, ptr %arrayidx5.i.i, align 4
  %add12.i.i = add nuw nsw i32 %mul.i125.i, 16388
  %idxprom13.i.i = zext nneg i32 %add12.i.i to i64
  %arrayidx14.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom13.i.i
  %352 = load i32, ptr %arrayidx14.i.i, align 4
  %inc.i.i163 = add i32 %352, 1
  store i32 %inc.i.i163, ptr %arrayidx14.i.i, align 4
  %cmp.i127.i = icmp eq i32 %call.i120.i, -1430533118
  br i1 %cmp.i127.i, label %if.then16.i.i, label %igb_write_packet_to_guest.exit

if.then16.i.i:                                    ; preds = %if.then.i124.i
  %add20.i.i = add nuw nsw i32 %mul.i125.i, 16399
  %idxprom21.i.i = zext nneg i32 %add20.i.i to i64
  %arrayidx22.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom21.i.i
  %353 = load i32, ptr %arrayidx22.i.i, align 4
  %inc23.i.i = add i32 %353, 1
  store i32 %inc23.i.i, ptr %arrayidx22.i.i, align 4
  br label %igb_write_packet_to_guest.exit

igb_write_packet_to_guest.exit:                   ; preds = %do.body.i, %igb_ring_empty.exit.i, %do.end.i, %if.then.i124.i, %if.then16.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %desc.i)
  call void @llvm.lifetime.end.p0(i64 104, ptr nonnull %pdma_st.i)
  %call.i179 = call fastcc i32 @igb_ring_free_descr_num(ptr noundef nonnull %core, ptr noundef %arrayidx.i108)
  %354 = load i32, ptr %arrayidx.i.i146, align 4
  %355 = lshr i32 %354, 16
  %mul2.i = and i32 %355, 496
  %cmp.i185 = icmp eq i32 %call.i179, %mul2.i
  %spec.select.v = select i1 %cmp.i185, i32 144, i32 128
  %spec.select = or i32 %spec.select.v, %causes.0289
  %conv.i186 = trunc i32 %.val.i to i8
  %cmp.i.i187 = icmp ult i8 %conv.i186, 8
  %mul.i.i188 = shl i8 %conv.i186, 2
  %add.i.i189 = add i8 %mul.i.i188, -30
  %cond.i.i190 = select i1 %cmp.i.i187, i8 %mul.i.i188, i8 %add.i.i189
  %conv1.i = zext i8 %cond.i.i190 to i32
  %div3.i = lshr i32 %conv1.i, 2
  %add.i191 = or disjoint i32 %div3.i, 1472
  %idxprom.i192 = zext nneg i32 %add.i191 to i64
  %arrayidx.i193 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i192
  %356 = load i32, ptr %arrayidx.i193, align 4
  %rem.i194 = shl nuw nsw i32 %conv1.i, 3
  %mul.i195 = and i32 %rem.i194, 16
  %shr.i196 = lshr i32 %356, %mul.i195
  %and2.i = and i32 %shr.i196, 128
  %tobool.not.i197 = icmp eq i32 %and2.i, 0
  %and3.i = and i32 %shr.i196, 31
  %shl.i198 = shl nuw i32 1, %and3.i
  %conv4.i199 = select i1 %tobool.not.i197, i32 0, i32 %shl.i198
  %or79 = or i32 %conv4.i199, %ecauses.0290
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i200)
  %357 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i201 = icmp ne i32 %357, 0
  %358 = load i16, ptr @_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE, align 2
  %tobool4.i.i202 = icmp ne i16 %358, 0
  %or.cond.i.i203 = select i1 %tobool.i.i201, i1 %tobool4.i.i202, i1 false
  br i1 %or.cond.i.i203, label %land.lhs.true5.i.i204, label %trace_e1000e_rx_written_to_guest.exit

land.lhs.true5.i.i204:                            ; preds = %igb_write_packet_to_guest.exit
  %359 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i205 = and i32 %359, 32768
  %cmp.i.not.i.i206 = icmp eq i32 %and.i.i.i205, 0
  br i1 %cmp.i.not.i.i206, label %trace_e1000e_rx_written_to_guest.exit, label %if.then.i.i207

if.then.i.i207:                                   ; preds = %land.lhs.true5.i.i204
  %360 = load i8, ptr @message_with_timestamp, align 1
  %361 = and i8 %360, 1
  %tobool7.not.i.i208 = icmp eq i8 %361, 0
  br i1 %tobool7.not.i.i208, label %if.else.i.i213, label %if.then8.i.i209

if.then8.i.i209:                                  ; preds = %if.then.i.i207
  %call9.i.i210 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i200, ptr noundef null) #15
  %call10.i.i211 = call i32 @qemu_get_thread_id() #15
  %362 = load i64, ptr %_now.i.i200, align 8
  %363 = load i64, ptr %tv_usec.i.i212, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.71, i32 noundef %call10.i.i211, i64 noundef %362, i64 noundef %363, i32 noundef %.val.i) #15
  br label %trace_e1000e_rx_written_to_guest.exit

if.else.i.i213:                                   ; preds = %if.then.i.i207
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.72, i32 noundef %.val.i) #15
  br label %trace_e1000e_rx_written_to_guest.exit

trace_e1000e_rx_written_to_guest.exit:            ; preds = %igb_write_packet_to_guest.exit, %land.lhs.true5.i.i204, %if.then8.i.i209, %if.else.i.i213
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i200)
  br label %for.inc

for.inc:                                          ; preds = %for.body, %lor.lhs.false, %trace_e1000e_rx_written_to_guest.exit, %trace_e1000e_rx_not_written_to_guest.exit
  %causes.2 = phi i32 [ %spec.select, %trace_e1000e_rx_written_to_guest.exit ], [ %or, %trace_e1000e_rx_not_written_to_guest.exit ], [ %causes.0289, %lor.lhs.false ], [ %causes.0289, %for.body ]
  %ecauses.1 = phi i32 [ %or79, %trace_e1000e_rx_written_to_guest.exit ], [ %ecauses.0290, %trace_e1000e_rx_not_written_to_guest.exit ], [ %ecauses.0290, %lor.lhs.false ], [ %ecauses.0290, %for.body ]
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 16
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !23

for.end:                                          ; preds = %for.inc
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i214)
  %364 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i215 = icmp ne i32 %364, 0
  %365 = load i16, ptr @_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE, align 2
  %tobool4.i.i216 = icmp ne i16 %365, 0
  %or.cond.i.i217 = select i1 %tobool.i.i215, i1 %tobool4.i.i216, i1 false
  br i1 %or.cond.i.i217, label %land.lhs.true5.i.i218, label %trace_e1000e_rx_interrupt_set.exit

land.lhs.true5.i.i218:                            ; preds = %for.end
  %366 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i219 = and i32 %366, 32768
  %cmp.i.not.i.i220 = icmp eq i32 %and.i.i.i219, 0
  br i1 %cmp.i.not.i.i220, label %trace_e1000e_rx_interrupt_set.exit, label %if.then.i.i221

if.then.i.i221:                                   ; preds = %land.lhs.true5.i.i218
  %367 = load i8, ptr @message_with_timestamp, align 1
  %368 = and i8 %367, 1
  %tobool7.not.i.i222 = icmp eq i8 %368, 0
  br i1 %tobool7.not.i.i222, label %if.else.i.i227, label %if.then8.i.i223

if.then8.i.i223:                                  ; preds = %if.then.i.i221
  %call9.i.i224 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i214, ptr noundef null) #15
  %call10.i.i225 = call i32 @qemu_get_thread_id() #15
  %369 = load i64, ptr %_now.i.i214, align 8
  %tv_usec.i.i226 = getelementptr inbounds %struct.timeval, ptr %_now.i.i214, i64 0, i32 1
  %370 = load i64, ptr %tv_usec.i.i226, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.73, i32 noundef %call10.i.i225, i64 noundef %369, i64 noundef %370, i32 noundef %causes.2) #15
  br label %trace_e1000e_rx_interrupt_set.exit

if.else.i.i227:                                   ; preds = %if.then.i.i221
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.74, i32 noundef %causes.2) #15
  br label %trace_e1000e_rx_interrupt_set.exit

trace_e1000e_rx_interrupt_set.exit:               ; preds = %for.end, %land.lhs.true5.i.i218, %if.then8.i.i223, %if.else.i.i227
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i214)
  call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 1376, i32 noundef %ecauses.1)
  call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 48, i32 noundef %causes.2)
  br label %return

return:                                           ; preds = %if.end, %trace_e1000e_rx_interrupt_set.exit, %trace_e1000e_rx_flt_dropped.exit
  %retval.0 = phi i64 [ %call7, %trace_e1000e_rx_interrupt_set.exit ], [ %call7, %trace_e1000e_rx_flt_dropped.exit ], [ -1, %if.end ]
  ret i64 %retval.0
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_set_link_status(ptr noundef %core) local_unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %0 = load ptr, ptr %owner_nic, align 8
  %call = tail call ptr @qemu_get_queue(ptr noundef %0) #15
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 2
  %1 = load i32, ptr %arrayidx, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i64 0, i32 1
  %2 = load i32, ptr %link_down, align 8
  %tobool.not = icmp eq i32 %2, 0
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %3 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %3, 0
  %4 = load i16, ptr @_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %4, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_link_status_changed.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %5 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %5, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_link_status_changed.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %6 = load i8, ptr @message_with_timestamp, align 1
  %7 = and i8 %6, 1
  %tobool7.not.i.i = icmp eq i8 %7, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %8 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %9 = load i64, ptr %tv_usec.i.i, align 8
  %conv12.i.i = zext i1 %tobool.not to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.75, i32 noundef %call10.i.i, i64 noundef %8, i64 noundef %9, i32 noundef %conv12.i.i) #15
  br label %trace_e1000e_link_status_changed.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %conv14.i.i = zext i1 %tobool.not to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.76, i32 noundef %conv14.i.i) #15
  br label %trace_e1000e_link_status_changed.exit

trace_e1000e_link_status_changed.exit:            ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %10 = load i32, ptr %link_down, align 8
  %tobool3.not = icmp eq i32 %10, 0
  br i1 %tobool3.not, label %if.else, label %if.then

if.then:                                          ; preds = %trace_e1000e_link_status_changed.exit
  %11 = load i32, ptr %arrayidx, align 4
  %and.i = and i32 %11, -3
  store i32 %and.i, ptr %arrayidx, align 4
  %arrayidx1.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 1
  %12 = load i16, ptr %arrayidx1.i, align 2
  %13 = and i16 %12, -37
  store i16 %13, ptr %arrayidx1.i, align 2
  %arrayidx8.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 5
  %14 = load i16, ptr %arrayidx8.i, align 2
  %15 = and i16 %14, -16385
  store i16 %15, ptr %arrayidx8.i, align 2
  br label %if.end20

if.else:                                          ; preds = %trace_e1000e_link_status_changed.exit
  %16 = getelementptr i8, ptr %core, i64 131072
  %core.val = load i16, ptr %16, align 8
  %17 = and i16 %core.val, 4096
  %tobool.i.not = icmp eq i16 %17, 0
  br i1 %tobool.i.not, label %if.else.if.else15_crit_edge, label %land.lhs.true

if.else.if.else15_crit_edge:                      ; preds = %if.else
  %arrayidx1.i16.phi.trans.insert = getelementptr i8, ptr %core, i64 131074
  %.pre = load i16, ptr %arrayidx1.i16.phi.trans.insert, align 2
  br label %if.else15

land.lhs.true:                                    ; preds = %if.else
  %arrayidx8 = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 1
  %18 = load i16, ptr %arrayidx8, align 2
  %19 = and i16 %18, 32
  %tobool9.not = icmp eq i16 %19, 0
  br i1 %tobool9.not, label %if.then10, label %if.else15

if.then10:                                        ; preds = %land.lhs.true
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 4
  %20 = load ptr, ptr %autoneg_timer, align 8
  tail call void @e1000x_restart_autoneg(ptr noundef nonnull %core, ptr noundef nonnull %16, ptr noundef %20) #15
  br label %if.end20

if.else15:                                        ; preds = %if.else.if.else15_crit_edge, %land.lhs.true
  %21 = phi i16 [ %.pre, %if.else.if.else15_crit_edge ], [ %18, %land.lhs.true ]
  %22 = load i32, ptr %arrayidx, align 4
  %or.i = or i32 %22, 2
  store i32 %or.i, ptr %arrayidx, align 4
  %arrayidx1.i16 = getelementptr i8, ptr %core, i64 131074
  %23 = or i16 %21, 4
  store i16 %23, ptr %arrayidx1.i16, align 2
  tail call void @igb_start_recv(ptr noundef nonnull %core)
  br label %if.end20

if.end20:                                         ; preds = %if.then10, %if.else15, %if.then
  %24 = load i32, ptr %arrayidx, align 8
  %cmp.not = icmp eq i32 %24, %1
  br i1 %cmp.not, label %if.end25, label %if.then24

if.then24:                                        ; preds = %if.end20
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 48, i32 noundef 4)
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %if.end20
  ret void
}

declare ptr @qemu_get_queue(ptr noundef) local_unnamed_addr #1

declare void @e1000x_restart_autoneg(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_raise_interrupts(ptr nocapture noundef %core, i64 noundef %index, i32 noundef %causes) unnamed_addr #0 {
entry:
  %_now.i.i.i82 = alloca %struct.timeval, align 8
  %_now.i.i68 = alloca %struct.timeval, align 8
  %_now.i.i54 = alloca %struct.timeval, align 8
  %_now.i.i.i39 = alloca %struct.timeval, align 8
  %_now.i.i.i = alloca %struct.timeval, align 8
  %_now.i.i.i.i.i = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 48
  %0 = load i32, ptr %arrayidx, align 8
  %arrayidx2 = getelementptr [32768 x i32], ptr %core, i64 0, i64 52
  %1 = load i32, ptr %arrayidx2, align 8
  %and = and i32 %1, %0
  %arrayidx4 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1376
  %2 = load i32, ptr %arrayidx4, align 8
  %arrayidx6 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1353
  %3 = load i32, ptr %arrayidx6, align 4
  %and7 = and i32 %3, %2
  %index.tr = trunc i64 %index to i32
  %conv = shl i32 %index.tr, 2
  %arrayidx9 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %index
  %4 = load i32, ptr %arrayidx9, align 4
  %or = or i32 %4, %causes
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %5 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %5, 0
  %6 = load i16, ptr @_TRACE_E1000E_IRQ_SET_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %6, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_set.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %7 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %7, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_set.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %8 = load i8, ptr @message_with_timestamp, align 1
  %9 = and i8 %8, 1
  %tobool7.not.i.i = icmp eq i8 %9, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %10 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %11 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.77, i32 noundef %call10.i.i, i64 noundef %10, i64 noundef %11, i32 noundef %conv, i32 noundef %4, i32 noundef %or) #15
  br label %trace_e1000e_irq_set.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.78, i32 noundef %conv, i32 noundef %4, i32 noundef %or) #15
  br label %trace_e1000e_irq_set.exit

trace_e1000e_irq_set.exit:                        ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %12 = load i32, ptr %arrayidx9, align 4
  %or14 = or i32 %12, %causes
  store i32 %or14, ptr %arrayidx9, align 4
  %arrayidx16 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %13 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %13, 16
  %tobool.not = icmp eq i32 %and17, 0
  %14 = load i32, ptr %arrayidx, align 8
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %trace_e1000e_irq_set.exit
  %15 = load i32, ptr %arrayidx2, align 8
  %not = xor i32 %and, -1
  %16 = and i32 %15, %not
  %and23 = and i32 %16, %14
  %and24 = and i32 %and23, 1073741824
  %tobool25.not = icmp eq i32 %and24, 0
  br i1 %tobool25.not, label %if.end40, label %if.then26

if.then26:                                        ; preds = %if.then
  %arrayidx28 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1488
  %17 = load i32, ptr %arrayidx28, align 8
  %and30 = and i32 %17, 128
  %tobool31.not = icmp eq i32 %and30, 0
  br i1 %tobool31.not, label %if.end40, label %if.then32

if.then32:                                        ; preds = %if.then26
  %and33 = and i32 %17, 31
  %shl34 = shl nuw i32 1, %and33
  %18 = load i32, ptr %arrayidx4, align 8
  %or38 = or i32 %18, %shl34
  store i32 %or38, ptr %arrayidx4, align 8
  br label %if.end40

if.end40:                                         ; preds = %if.then26, %if.then32, %if.then
  %and41 = and i32 %and23, -1073741825
  %tobool42.not = icmp eq i32 %and41, 0
  br i1 %tobool42.not, label %if.end40.if.end59_crit_edge, label %if.then43

if.end40.if.end59_crit_edge:                      ; preds = %if.end40
  %.pre = load i32, ptr %arrayidx4, align 8
  br label %if.end59

if.then43:                                        ; preds = %if.end40
  %arrayidx45 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1488
  %19 = load i32, ptr %arrayidx45, align 8
  %20 = and i32 %19, 32768
  %tobool48.not = icmp eq i32 %20, 0
  %.pre98 = load i32, ptr %arrayidx4, align 8
  br i1 %tobool48.not, label %if.end59, label %if.then49

if.then49:                                        ; preds = %if.then43
  %shr = lshr i32 %19, 8
  %and50 = and i32 %shr, 31
  %shl52 = shl nuw i32 1, %and50
  %or56 = or i32 %.pre98, %shl52
  store i32 %or56, ptr %arrayidx4, align 8
  br label %if.end59

if.end59:                                         ; preds = %if.end40.if.end59_crit_edge, %if.then43, %if.then49
  %21 = phi i32 [ %.pre, %if.end40.if.end59_crit_edge ], [ %.pre98, %if.then43 ], [ %or56, %if.then49 ]
  %22 = load i32, ptr %arrayidx6, align 4
  %not65 = xor i32 %and7, -1
  %and64 = and i32 %21, %not65
  %and66 = and i32 %and64, %22
  %tobool67.not = icmp eq i32 %and66, 0
  br i1 %tobool67.not, label %if.end96, label %if.end69

if.end69:                                         ; preds = %if.end59
  %conv.i = zext i32 %and66 to i64
  %tv_usec.i.i.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i.i.i, i64 0, i32 1
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i, %if.end69
  %indvars.iv.i = phi i64 [ 0, %if.end69 ], [ %indvars.iv.next.i, %for.inc.i ]
  %shl.i = shl nuw nsw i64 1, %indvars.iv.i
  %and.i = and i64 %shl.i, %conv.i
  %tobool.not.i = icmp eq i64 %and.i, 0
  br i1 %tobool.not.i, label %for.inc.i, label %land.lhs.true.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %arrayidx.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i
  %running.i.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i, i32 1
  %23 = load i8, ptr %running.i.i.i, align 8
  %24 = and i8 %23, 1
  %tobool.not.i.i.not.i = icmp eq i8 %24, 0
  br i1 %tobool.not.i.i.not.i, label %if.end.i.i.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true.i
  %delay_reg.i.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i, i32 2
  %25 = load i32, ptr %delay_reg.i.i.i, align 4
  %shl.i.i.i = shl i32 %25, 2
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i.i.i)
  %26 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i.i.i = icmp ne i32 %26, 0
  %27 = load i16, ptr @_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE, align 2
  %tobool4.i.i.i.i.i = icmp ne i16 %27, 0
  %or.cond.i.i.i.i.i = select i1 %tobool.i.i.i.i.i, i1 %tobool4.i.i.i.i.i, i1 false
  br i1 %or.cond.i.i.i.i.i, label %land.lhs.true5.i.i.i.i.i, label %igb_eitr_should_postpone.exit.i

land.lhs.true5.i.i.i.i.i:                         ; preds = %if.then.i.i.i
  %28 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i.i.i = and i32 %28, 32768
  %cmp.i.not.i.i.i.i.i = icmp eq i32 %and.i.i.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i.i.i, label %igb_eitr_should_postpone.exit.i, label %if.then.i.i.i.i.i

if.then.i.i.i.i.i:                                ; preds = %land.lhs.true5.i.i.i.i.i
  %29 = load i8, ptr @message_with_timestamp, align 1
  %30 = and i8 %29, 1
  %tobool7.not.i.i.i.i.i = icmp eq i8 %30, 0
  br i1 %tobool7.not.i.i.i.i.i, label %if.else.i.i.i.i.i, label %if.then8.i.i.i.i.i

if.then8.i.i.i.i.i:                               ; preds = %if.then.i.i.i.i.i
  %call9.i.i.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i.i.i, ptr noundef null) #15
  %call10.i.i.i.i.i = tail call i32 @qemu_get_thread_id() #15
  %31 = load i64, ptr %_now.i.i.i.i.i, align 8
  %32 = load i64, ptr %tv_usec.i.i.i.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.79, i32 noundef %call10.i.i.i.i.i, i64 noundef %31, i64 noundef %32, i32 noundef %shl.i.i.i) #15
  br label %igb_eitr_should_postpone.exit.i

if.else.i.i.i.i.i:                                ; preds = %if.then.i.i.i.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.80, i32 noundef %shl.i.i.i) #15
  br label %igb_eitr_should_postpone.exit.i

if.end.i.i.i:                                     ; preds = %land.lhs.true.i
  %core.i.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i, i32 4
  %33 = load ptr, ptr %core.i.i.i, align 8
  %delay_reg1.i.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i, i32 2
  %34 = load i32, ptr %delay_reg1.i.i.i, align 4
  %idxprom.i.i.i = zext i32 %34 to i64
  %arrayidx.i.i.i = getelementptr [32768 x i32], ptr %33, i64 0, i64 %idxprom.i.i.i
  %35 = load i32, ptr %arrayidx.i.i.i, align 4
  %cmp.not.i.i.i = icmp eq i32 %35, 0
  br i1 %cmp.not.i.i.i, label %if.then.i, label %if.then2.i.i.i

if.then2.i.i.i:                                   ; preds = %if.end.i.i.i
  tail call fastcc void @igb_intrmgr_rearm_timer(ptr noundef nonnull %arrayidx.i.i)
  br label %if.then.i

igb_eitr_should_postpone.exit.i:                  ; preds = %if.else.i.i.i.i.i, %if.then8.i.i.i.i.i, %land.lhs.true5.i.i.i.i.i, %if.then.i.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i.i.i)
  br label %for.inc.i

if.then.i:                                        ; preds = %if.then2.i.i.i, %if.end.i.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %36 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %36, 0
  %37 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %37, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %trace_e1000e_irq_msix_notify_vec.exit.i

land.lhs.true5.i.i.i:                             ; preds = %if.then.i
  %38 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %38, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %trace_e1000e_irq_msix_notify_vec.exit.i, label %if.then.i.i7.i

if.then.i.i7.i:                                   ; preds = %land.lhs.true5.i.i.i
  %39 = load i8, ptr @message_with_timestamp, align 1
  %40 = and i8 %39, 1
  %tobool7.not.i.i.i = icmp eq i8 %40, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i7.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call10.i.i.i = tail call i32 @qemu_get_thread_id() #15
  %41 = load i64, ptr %_now.i.i.i, align 8
  %42 = load i64, ptr %tv_usec.i.i.i, align 8
  %43 = trunc i64 %indvars.iv.i to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.89, i32 noundef %call10.i.i.i, i64 noundef %41, i64 noundef %42, i32 noundef %43) #15
  br label %trace_e1000e_irq_msix_notify_vec.exit.i

if.else.i.i.i:                                    ; preds = %if.then.i.i7.i
  %44 = trunc i64 %indvars.iv.i to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.90, i32 noundef %44) #15
  br label %trace_e1000e_irq_msix_notify_vec.exit.i

trace_e1000e_irq_msix_notify_vec.exit.i:          ; preds = %if.else.i.i.i, %if.then8.i.i.i, %land.lhs.true5.i.i.i, %if.then.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  %45 = trunc i64 %indvars.iv.i to i32
  tail call fastcc void @igb_msix_notify(ptr noundef nonnull %core, i32 noundef %45)
  br label %for.inc.i

for.inc.i:                                        ; preds = %trace_e1000e_irq_msix_notify_vec.exit.i, %igb_eitr_should_postpone.exit.i, %for.body.i
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i, 1
  %exitcond.not.i = icmp eq i64 %indvars.iv.next.i, 25
  br i1 %exitcond.not.i, label %if.end96, label %for.body.i, !llvm.loop !24

if.else:                                          ; preds = %trace_e1000e_irq_set.exit
  %46 = and i32 %14, 2147483647
  %tobool.not.i40 = icmp eq i32 %46, 0
  %47 = or i32 %14, -2147483648
  %spec.select.i = select i1 %tobool.not.i40, i32 0, i32 %47
  store i32 %spec.select.i, ptr %arrayidx, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i39)
  %48 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i41 = icmp ne i32 %48, 0
  %49 = load i16, ptr @_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE, align 2
  %tobool4.i.i.i42 = icmp ne i16 %49, 0
  %or.cond.i.i.i43 = select i1 %tobool.i.i.i41, i1 %tobool4.i.i.i42, i1 false
  br i1 %or.cond.i.i.i43, label %land.lhs.true5.i.i.i44, label %igb_fix_icr_asserted.exit

land.lhs.true5.i.i.i44:                           ; preds = %if.else
  %50 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i45 = and i32 %50, 32768
  %cmp.i.not.i.i.i46 = icmp eq i32 %and.i.i.i.i45, 0
  br i1 %cmp.i.not.i.i.i46, label %igb_fix_icr_asserted.exit, label %if.then.i.i.i47

if.then.i.i.i47:                                  ; preds = %land.lhs.true5.i.i.i44
  %51 = load i8, ptr @message_with_timestamp, align 1
  %52 = and i8 %51, 1
  %tobool7.not.i.i.i48 = icmp eq i8 %52, 0
  br i1 %tobool7.not.i.i.i48, label %if.else.i.i.i53, label %if.then8.i.i.i49

if.then8.i.i.i49:                                 ; preds = %if.then.i.i.i47
  %call9.i.i.i50 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i39, ptr noundef null) #15
  %call10.i.i.i51 = tail call i32 @qemu_get_thread_id() #15
  %53 = load i64, ptr %_now.i.i.i39, align 8
  %tv_usec.i.i.i52 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i39, i64 0, i32 1
  %54 = load i64, ptr %tv_usec.i.i.i52, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.87, i32 noundef %call10.i.i.i51, i64 noundef %53, i64 noundef %54, i32 noundef %spec.select.i) #15
  br label %igb_fix_icr_asserted.exit

if.else.i.i.i53:                                  ; preds = %if.then.i.i.i47
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.88, i32 noundef %spec.select.i) #15
  br label %igb_fix_icr_asserted.exit

igb_fix_icr_asserted.exit:                        ; preds = %if.else, %land.lhs.true5.i.i.i44, %if.then8.i.i.i49, %if.else.i.i.i53
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i39)
  %55 = load i32, ptr %arrayidx, align 8
  %56 = load i32, ptr %arrayidx2, align 8
  %not75 = xor i32 %and, -1
  %and74 = and i32 %55, %not75
  %and76 = and i32 %and74, %56
  %tobool77.not = icmp eq i32 %and76, 0
  br i1 %tobool77.not, label %if.end96, label %if.end79

if.end79:                                         ; preds = %igb_fix_icr_asserted.exit
  %and80 = and i32 %and76, 1073741824
  %57 = load i32, ptr %arrayidx4, align 8
  %or81 = or i32 %and80, %57
  %or84 = or i32 %or81, -2147483648
  store i32 %or84, ptr %arrayidx4, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %58 = load ptr, ptr %owner, align 8
  %call = tail call i32 @msix_enabled(ptr noundef %58) #15
  %tobool85.not = icmp eq i32 %call, 0
  br i1 %tobool85.not, label %if.else88, label %if.then86

if.then86:                                        ; preds = %if.end79
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i54)
  %59 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i55 = icmp ne i32 %59, 0
  %60 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE, align 2
  %tobool4.i.i56 = icmp ne i16 %60, 0
  %or.cond.i.i57 = select i1 %tobool.i.i55, i1 %tobool4.i.i56, i1 false
  br i1 %or.cond.i.i57, label %land.lhs.true5.i.i58, label %trace_e1000e_irq_msix_notify_vec.exit

land.lhs.true5.i.i58:                             ; preds = %if.then86
  %61 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i59 = and i32 %61, 32768
  %cmp.i.not.i.i60 = icmp eq i32 %and.i.i.i59, 0
  br i1 %cmp.i.not.i.i60, label %trace_e1000e_irq_msix_notify_vec.exit, label %if.then.i.i61

if.then.i.i61:                                    ; preds = %land.lhs.true5.i.i58
  %62 = load i8, ptr @message_with_timestamp, align 1
  %63 = and i8 %62, 1
  %tobool7.not.i.i62 = icmp eq i8 %63, 0
  br i1 %tobool7.not.i.i62, label %if.else.i.i67, label %if.then8.i.i63

if.then8.i.i63:                                   ; preds = %if.then.i.i61
  %call9.i.i64 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i54, ptr noundef null) #15
  %call10.i.i65 = tail call i32 @qemu_get_thread_id() #15
  %64 = load i64, ptr %_now.i.i54, align 8
  %tv_usec.i.i66 = getelementptr inbounds %struct.timeval, ptr %_now.i.i54, i64 0, i32 1
  %65 = load i64, ptr %tv_usec.i.i66, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.89, i32 noundef %call10.i.i65, i64 noundef %64, i64 noundef %65, i32 noundef 0) #15
  br label %trace_e1000e_irq_msix_notify_vec.exit

if.else.i.i67:                                    ; preds = %if.then.i.i61
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.90, i32 noundef 0) #15
  br label %trace_e1000e_irq_msix_notify_vec.exit

trace_e1000e_irq_msix_notify_vec.exit:            ; preds = %if.then86, %land.lhs.true5.i.i58, %if.then8.i.i63, %if.else.i.i67
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i54)
  %66 = load ptr, ptr %owner, align 8
  tail call void @msix_notify(ptr noundef %66, i32 noundef 0) #15
  br label %if.end96

if.else88:                                        ; preds = %if.end79
  %67 = load ptr, ptr %owner, align 8
  %call90 = tail call zeroext i1 @msi_enabled(ptr noundef %67) #15
  br i1 %call90, label %if.then91, label %if.else93

if.then91:                                        ; preds = %if.else88
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i68)
  %68 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i69 = icmp ne i32 %68, 0
  %69 = load i16, ptr @_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE, align 2
  %tobool4.i.i70 = icmp ne i16 %69, 0
  %or.cond.i.i71 = select i1 %tobool.i.i69, i1 %tobool4.i.i70, i1 false
  br i1 %or.cond.i.i71, label %land.lhs.true5.i.i72, label %trace_e1000e_irq_msi_notify.exit

land.lhs.true5.i.i72:                             ; preds = %if.then91
  %70 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i73 = and i32 %70, 32768
  %cmp.i.not.i.i74 = icmp eq i32 %and.i.i.i73, 0
  br i1 %cmp.i.not.i.i74, label %trace_e1000e_irq_msi_notify.exit, label %if.then.i.i75

if.then.i.i75:                                    ; preds = %land.lhs.true5.i.i72
  %71 = load i8, ptr @message_with_timestamp, align 1
  %72 = and i8 %71, 1
  %tobool7.not.i.i76 = icmp eq i8 %72, 0
  br i1 %tobool7.not.i.i76, label %if.else.i.i81, label %if.then8.i.i77

if.then8.i.i77:                                   ; preds = %if.then.i.i75
  %call9.i.i78 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i68, ptr noundef null) #15
  %call10.i.i79 = tail call i32 @qemu_get_thread_id() #15
  %73 = load i64, ptr %_now.i.i68, align 8
  %tv_usec.i.i80 = getelementptr inbounds %struct.timeval, ptr %_now.i.i68, i64 0, i32 1
  %74 = load i64, ptr %tv_usec.i.i80, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.91, i32 noundef %call10.i.i79, i64 noundef %73, i64 noundef %74, i32 noundef %and76) #15
  br label %trace_e1000e_irq_msi_notify.exit

if.else.i.i81:                                    ; preds = %if.then.i.i75
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.92, i32 noundef %and76) #15
  br label %trace_e1000e_irq_msi_notify.exit

trace_e1000e_irq_msi_notify.exit:                 ; preds = %if.then91, %land.lhs.true5.i.i72, %if.then8.i.i77, %if.else.i.i81
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i68)
  %75 = load ptr, ptr %owner, align 8
  tail call void @msi_notify(ptr noundef %75, i32 noundef 0) #15
  br label %if.end96

if.else93:                                        ; preds = %if.else88
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i82)
  %76 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i83 = icmp ne i32 %76, 0
  %77 = load i16, ptr @_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE, align 2
  %tobool4.i.i.i84 = icmp ne i16 %77, 0
  %or.cond.i.i.i85 = select i1 %tobool.i.i.i83, i1 %tobool4.i.i.i84, i1 false
  br i1 %or.cond.i.i.i85, label %land.lhs.true5.i.i.i88, label %trace_e1000e_irq_legacy_notify.exit.i

land.lhs.true5.i.i.i88:                           ; preds = %if.else93
  %78 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i89 = and i32 %78, 32768
  %cmp.i.not.i.i.i90 = icmp eq i32 %and.i.i.i.i89, 0
  br i1 %cmp.i.not.i.i.i90, label %trace_e1000e_irq_legacy_notify.exit.i, label %if.then.i.i.i91

if.then.i.i.i91:                                  ; preds = %land.lhs.true5.i.i.i88
  %79 = load i8, ptr @message_with_timestamp, align 1
  %80 = and i8 %79, 1
  %tobool7.not.i.i.i92 = icmp eq i8 %80, 0
  br i1 %tobool7.not.i.i.i92, label %if.else.i.i.i97, label %if.then8.i.i.i93

if.then8.i.i.i93:                                 ; preds = %if.then.i.i.i91
  %call9.i.i.i94 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i82, ptr noundef null) #15
  %call10.i.i.i95 = tail call i32 @qemu_get_thread_id() #15
  %81 = load i64, ptr %_now.i.i.i82, align 8
  %tv_usec.i.i.i96 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i82, i64 0, i32 1
  %82 = load i64, ptr %tv_usec.i.i.i96, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.93, i32 noundef %call10.i.i.i95, i64 noundef %81, i64 noundef %82, i32 noundef 1) #15
  br label %trace_e1000e_irq_legacy_notify.exit.i

if.else.i.i.i97:                                  ; preds = %if.then.i.i.i91
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.94, i32 noundef 1) #15
  br label %trace_e1000e_irq_legacy_notify.exit.i

trace_e1000e_irq_legacy_notify.exit.i:            ; preds = %if.else.i.i.i97, %if.then8.i.i.i93, %land.lhs.true5.i.i.i88, %if.else93
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i82)
  %arrayidx.i.i86 = getelementptr i32, ptr %core, i64 4160
  %83 = load i32, ptr %arrayidx.i.i86, align 4
  %cmp.not.i.i = icmp eq i32 %83, -1
  br i1 %cmp.not.i.i, label %igb_raise_legacy_irq.exit, label %if.then.i.i87

if.then.i.i87:                                    ; preds = %trace_e1000e_irq_legacy_notify.exit.i
  %inc.i.i = add nuw i32 %83, 1
  store i32 %inc.i.i, ptr %arrayidx.i.i86, align 4
  br label %igb_raise_legacy_irq.exit

igb_raise_legacy_irq.exit:                        ; preds = %trace_e1000e_irq_legacy_notify.exit.i, %if.then.i.i87
  %84 = load ptr, ptr %owner, align 8
  tail call void @pci_set_irq(ptr noundef %84, i32 noundef 1) #15
  br label %if.end96

if.end96:                                         ; preds = %for.inc.i, %trace_e1000e_irq_msix_notify_vec.exit, %igb_raise_legacy_irq.exit, %trace_e1000e_irq_msi_notify.exit, %igb_fix_icr_asserted.exit, %if.end59
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_vf_reset(ptr nocapture noundef %core, i16 noundef zeroext %vfn) local_unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %conv = zext i16 %vfn to i32
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_IGB_CORE_VF_RESET_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_core_vf_reset.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_core_vf_reset.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.95, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %conv) #15
  br label %trace_igb_core_vf_reset.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.96, i32 noundef %conv) #15
  br label %trace_igb_core_vf_reset.exit

trace_igb_core_vf_reset.exit:                     ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  %add = add i16 %vfn, 8
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %mul = shl nuw nsw i32 %conv, 4
  %add3 = add nuw nsw i32 %mul, 12298
  %idxprom = zext nneg i32 %add3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %7 = load i32, ptr %arrayidx, align 4
  %and = and i32 %7, -33554433
  store i32 %and, ptr %arrayidx, align 4
  %conv5 = zext i16 %add to i32
  %mul6 = shl nuw nsw i32 %conv5, 4
  %add7 = add nuw nsw i32 %mul6, 12298
  %idxprom8 = zext nneg i32 %add7 to i64
  %arrayidx9 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom8
  %8 = load i32, ptr %arrayidx9, align 4
  %and10 = and i32 %8, -33554433
  store i32 %and10, ptr %arrayidx9, align 4
  %add14 = add nuw nsw i32 %mul, 14346
  %idxprom15 = zext nneg i32 %add14 to i64
  %arrayidx16 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom15
  %9 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %9, -33554433
  store i32 %and17, ptr %arrayidx16, align 4
  %add21 = add nuw nsw i32 %mul6, 14346
  %idxprom22 = zext nneg i32 %add21 to i64
  %arrayidx23 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom22
  %10 = load i32, ptr %arrayidx23, align 4
  %and24 = and i32 %10, -33554433
  store i32 %and24, ptr %arrayidx23, align 4
  %sh_prom = zext nneg i16 %vfn to i64
  %shl = shl nuw i64 1, %sh_prom
  %arrayidx27 = getelementptr [32768 x i32], ptr %core, i64 0, i64 803
  %11 = trunc i64 %shl to i32
  %12 = xor i32 %11, -1
  %13 = load <2 x i32>, ptr %arrayidx27, align 4
  %14 = insertelement <2 x i32> poison, i32 %12, i64 0
  %15 = shufflevector <2 x i32> %14, <2 x i32> poison, <2 x i32> zeroinitializer
  %16 = and <2 x i32> %13, %15
  store <2 x i32> %16, ptr %arrayidx27, align 4
  %arrayidx44 = getelementptr [32768 x i32], ptr %core, i64 0, i64 802
  %17 = load i32, ptr %arrayidx44, align 8
  %conv46 = or i32 %17, %11
  store i32 %conv46, ptr %arrayidx44, align 8
  tail call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 48, i32 noundef 256)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_write(ptr noundef %core, i64 noundef %addr, i64 noundef %val, i32 noundef %size) local_unnamed_addr #0 {
entry:
  %_now.i.i44 = alloca %struct.timeval, align 8
  %_now.i.i30 = alloca %struct.timeval, align 8
  %_now.i.i16 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %and.i = lshr i64 %addr, 2
  %0 = trunc i64 %and.i to i16
  %conv.i = and i16 %0, 32767
  %idxprom.i = and i64 %and.i, 32767
  %arrayidx.i = getelementptr i16, ptr @mac_reg_access, i64 %idxprom.i
  %1 = load i16, ptr %arrayidx.i, align 2
  %2 = and i16 %1, -2
  %add.i = add i16 %2, %conv.i
  %conv = zext i16 %add.i to i32
  %cmp = icmp ult i16 %add.i, 17872
  br i1 %cmp, label %land.lhs.true, label %if.else26

land.lhs.true:                                    ; preds = %entry
  %idxprom = zext nneg i16 %add.i to i64
  %arrayidx = getelementptr [17872 x ptr], ptr @igb_macreg_writeops, i64 0, i64 %idxprom
  %3 = load ptr, ptr %arrayidx, align 8
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %land.lhs.true18, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %arrayidx3 = getelementptr [32768 x i16], ptr @mac_reg_access, i64 0, i64 %idxprom
  %4 = load i16, ptr %arrayidx3, align 2
  %5 = and i16 %4, 1
  %tobool5.not = icmp eq i16 %5, 0
  %.pre58 = load i32, ptr @trace_events_enabled_count, align 4
  %.pre59 = shl nuw nsw i32 %conv, 2
  br i1 %tobool5.not, label %if.end, label %if.then6

if.then6:                                         ; preds = %if.then
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %tobool.i.i = icmp ne i32 %.pre58, 0
  %6 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %6, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_wrn_regs_write_trivial.exit

land.lhs.true5.i.i:                               ; preds = %if.then6
  %7 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %7, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_wrn_regs_write_trivial.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %8 = load i8, ptr @message_with_timestamp, align 1
  %9 = and i8 %8, 1
  %tobool7.not.i.i = icmp eq i8 %9, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %10 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %11 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.164, i32 noundef %call10.i.i, i64 noundef %10, i64 noundef %11, i32 noundef %.pre59) #15
  br label %trace_e1000e_wrn_regs_write_trivial.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.165, i32 noundef %.pre59) #15
  br label %trace_e1000e_wrn_regs_write_trivial.exit

trace_e1000e_wrn_regs_write_trivial.exit:         ; preds = %if.then6, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %.pre = load i32, ptr @trace_events_enabled_count, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %trace_e1000e_wrn_regs_write_trivial.exit
  %12 = phi i32 [ %.pre, %trace_e1000e_wrn_regs_write_trivial.exit ], [ %.pre58, %if.then ]
  %conv10 = zext nneg i32 %.pre59 to i64
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i16)
  %tobool.i.i17 = icmp ne i32 %12, 0
  %13 = load i16, ptr @_TRACE_E1000E_CORE_WRITE_DSTATE, align 2
  %tobool4.i.i18 = icmp ne i16 %13, 0
  %or.cond.i.i19 = select i1 %tobool.i.i17, i1 %tobool4.i.i18, i1 false
  br i1 %or.cond.i.i19, label %land.lhs.true5.i.i20, label %trace_e1000e_core_write.exit

land.lhs.true5.i.i20:                             ; preds = %if.end
  %14 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i21 = and i32 %14, 32768
  %cmp.i.not.i.i22 = icmp eq i32 %and.i.i.i21, 0
  br i1 %cmp.i.not.i.i22, label %trace_e1000e_core_write.exit, label %if.then.i.i23

if.then.i.i23:                                    ; preds = %land.lhs.true5.i.i20
  %15 = load i8, ptr @message_with_timestamp, align 1
  %16 = and i8 %15, 1
  %tobool7.not.i.i24 = icmp eq i8 %16, 0
  br i1 %tobool7.not.i.i24, label %if.else.i.i29, label %if.then8.i.i25

if.then8.i.i25:                                   ; preds = %if.then.i.i23
  %call9.i.i26 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i16, ptr noundef null) #15
  %call10.i.i27 = tail call i32 @qemu_get_thread_id() #15
  %17 = load i64, ptr %_now.i.i16, align 8
  %tv_usec.i.i28 = getelementptr inbounds %struct.timeval, ptr %_now.i.i16, i64 0, i32 1
  %18 = load i64, ptr %tv_usec.i.i28, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.166, i32 noundef %call10.i.i27, i64 noundef %17, i64 noundef %18, i64 noundef %conv10, i32 noundef %size, i64 noundef %val) #15
  br label %trace_e1000e_core_write.exit

if.else.i.i29:                                    ; preds = %if.then.i.i23
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.167, i64 noundef %conv10, i32 noundef %size, i64 noundef %val) #15
  br label %trace_e1000e_core_write.exit

trace_e1000e_core_write.exit:                     ; preds = %if.end, %land.lhs.true5.i.i20, %if.then8.i.i25, %if.else.i.i29
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i16)
  %conv14 = trunc i64 %val to i32
  tail call void %3(ptr noundef %core, i32 noundef %conv, i32 noundef %conv14) #15
  br label %if.end31

land.lhs.true18:                                  ; preds = %land.lhs.true
  %arrayidx20 = getelementptr [17872 x ptr], ptr @igb_macreg_readops, i64 0, i64 %idxprom
  %19 = load ptr, ptr %arrayidx20, align 8
  %tobool21.not = icmp eq ptr %19, null
  br i1 %tobool21.not, label %if.else26, label %if.then22

if.then22:                                        ; preds = %land.lhs.true18
  %shl24 = shl nuw nsw i32 %conv, 2
  %conv25 = zext nneg i32 %shl24 to i64
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i30)
  %20 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i31 = icmp ne i32 %20, 0
  %21 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE, align 2
  %tobool4.i.i32 = icmp ne i16 %21, 0
  %or.cond.i.i33 = select i1 %tobool.i.i31, i1 %tobool4.i.i32, i1 false
  br i1 %or.cond.i.i33, label %land.lhs.true5.i.i34, label %trace_e1000e_wrn_regs_write_ro.exit

land.lhs.true5.i.i34:                             ; preds = %if.then22
  %22 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i35 = and i32 %22, 32768
  %cmp.i.not.i.i36 = icmp eq i32 %and.i.i.i35, 0
  br i1 %cmp.i.not.i.i36, label %trace_e1000e_wrn_regs_write_ro.exit, label %if.then.i.i37

if.then.i.i37:                                    ; preds = %land.lhs.true5.i.i34
  %23 = load i8, ptr @message_with_timestamp, align 1
  %24 = and i8 %23, 1
  %tobool7.not.i.i38 = icmp eq i8 %24, 0
  br i1 %tobool7.not.i.i38, label %if.else.i.i43, label %if.then8.i.i39

if.then8.i.i39:                                   ; preds = %if.then.i.i37
  %call9.i.i40 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i30, ptr noundef null) #15
  %call10.i.i41 = tail call i32 @qemu_get_thread_id() #15
  %25 = load i64, ptr %_now.i.i30, align 8
  %tv_usec.i.i42 = getelementptr inbounds %struct.timeval, ptr %_now.i.i30, i64 0, i32 1
  %26 = load i64, ptr %tv_usec.i.i42, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.180, i32 noundef %call10.i.i41, i64 noundef %25, i64 noundef %26, i64 noundef %conv25, i32 noundef %size, i64 noundef %val) #15
  br label %trace_e1000e_wrn_regs_write_ro.exit

if.else.i.i43:                                    ; preds = %if.then.i.i37
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.181, i64 noundef %conv25, i32 noundef %size, i64 noundef %val) #15
  br label %trace_e1000e_wrn_regs_write_ro.exit

trace_e1000e_wrn_regs_write_ro.exit:              ; preds = %if.then22, %land.lhs.true5.i.i34, %if.then8.i.i39, %if.else.i.i43
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i30)
  br label %if.end31

if.else26:                                        ; preds = %entry, %land.lhs.true18
  %shl28 = shl nuw nsw i32 %conv, 2
  %conv29 = zext nneg i32 %shl28 to i64
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i44)
  %27 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i45 = icmp ne i32 %27, 0
  %28 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE, align 2
  %tobool4.i.i46 = icmp ne i16 %28, 0
  %or.cond.i.i47 = select i1 %tobool.i.i45, i1 %tobool4.i.i46, i1 false
  br i1 %or.cond.i.i47, label %land.lhs.true5.i.i48, label %trace_e1000e_wrn_regs_write_unknown.exit

land.lhs.true5.i.i48:                             ; preds = %if.else26
  %29 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i49 = and i32 %29, 32768
  %cmp.i.not.i.i50 = icmp eq i32 %and.i.i.i49, 0
  br i1 %cmp.i.not.i.i50, label %trace_e1000e_wrn_regs_write_unknown.exit, label %if.then.i.i51

if.then.i.i51:                                    ; preds = %land.lhs.true5.i.i48
  %30 = load i8, ptr @message_with_timestamp, align 1
  %31 = and i8 %30, 1
  %tobool7.not.i.i52 = icmp eq i8 %31, 0
  br i1 %tobool7.not.i.i52, label %if.else.i.i57, label %if.then8.i.i53

if.then8.i.i53:                                   ; preds = %if.then.i.i51
  %call9.i.i54 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i44, ptr noundef null) #15
  %call10.i.i55 = tail call i32 @qemu_get_thread_id() #15
  %32 = load i64, ptr %_now.i.i44, align 8
  %tv_usec.i.i56 = getelementptr inbounds %struct.timeval, ptr %_now.i.i44, i64 0, i32 1
  %33 = load i64, ptr %tv_usec.i.i56, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.182, i32 noundef %call10.i.i55, i64 noundef %32, i64 noundef %33, i64 noundef %conv29, i32 noundef %size, i64 noundef %val) #15
  br label %trace_e1000e_wrn_regs_write_unknown.exit

if.else.i.i57:                                    ; preds = %if.then.i.i51
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.183, i64 noundef %conv29, i32 noundef %size, i64 noundef %val) #15
  br label %trace_e1000e_wrn_regs_write_unknown.exit

trace_e1000e_wrn_regs_write_unknown.exit:         ; preds = %if.else26, %land.lhs.true5.i.i48, %if.then8.i.i53, %if.else.i.i57
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i44)
  br label %if.end31

if.end31:                                         ; preds = %trace_e1000e_wrn_regs_write_ro.exit, %trace_e1000e_wrn_regs_write_unknown.exit, %trace_e1000e_core_write.exit
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @igb_core_read(ptr noundef %core, i64 noundef %addr, i32 noundef %size) local_unnamed_addr #0 {
entry:
  %_now.i.i24 = alloca %struct.timeval, align 8
  %_now.i.i10 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %and.i = lshr i64 %addr, 2
  %0 = trunc i64 %and.i to i16
  %conv.i = and i16 %0, 32767
  %idxprom.i = and i64 %and.i, 32767
  %arrayidx.i = getelementptr i16, ptr @mac_reg_access, i64 %idxprom.i
  %1 = load i16, ptr %arrayidx.i, align 2
  %2 = and i16 %1, -2
  %add.i = add i16 %2, %conv.i
  %conv = zext i16 %add.i to i32
  %cmp = icmp ult i16 %add.i, 17872
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %idxprom = zext nneg i16 %add.i to i64
  %arrayidx = getelementptr [17872 x ptr], ptr @igb_macreg_readops, i64 0, i64 %idxprom
  %3 = load ptr, ptr %arrayidx, align 8
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %arrayidx3 = getelementptr [32768 x i16], ptr @mac_reg_access, i64 0, i64 %idxprom
  %4 = load i16, ptr %arrayidx3, align 2
  %5 = and i16 %4, 1
  %tobool5.not = icmp eq i16 %5, 0
  %.pre = shl nuw nsw i32 %conv, 2
  br i1 %tobool5.not, label %if.end, label %if.then6

if.then6:                                         ; preds = %if.then
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %6 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %6, 0
  %7 = load i16, ptr @_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %7, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_wrn_regs_read_trivial.exit

land.lhs.true5.i.i:                               ; preds = %if.then6
  %8 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %8, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_wrn_regs_read_trivial.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %9 = load i8, ptr @message_with_timestamp, align 1
  %10 = and i8 %9, 1
  %tobool7.not.i.i = icmp eq i8 %10, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %11 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %12 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.184, i32 noundef %call10.i.i, i64 noundef %11, i64 noundef %12, i32 noundef %.pre) #15
  br label %trace_e1000e_wrn_regs_read_trivial.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.185, i32 noundef %.pre) #15
  br label %trace_e1000e_wrn_regs_read_trivial.exit

trace_e1000e_wrn_regs_read_trivial.exit:          ; preds = %if.then6, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  br label %if.end

if.end:                                           ; preds = %if.then, %trace_e1000e_wrn_regs_read_trivial.exit
  %call11 = tail call i32 %3(ptr noundef %core, i32 noundef %conv) #15
  %conv12 = zext i32 %call11 to i64
  %conv15 = zext nneg i32 %.pre to i64
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i10)
  %13 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i11 = icmp ne i32 %13, 0
  %14 = load i16, ptr @_TRACE_E1000E_CORE_READ_DSTATE, align 2
  %tobool4.i.i12 = icmp ne i16 %14, 0
  %or.cond.i.i13 = select i1 %tobool.i.i11, i1 %tobool4.i.i12, i1 false
  br i1 %or.cond.i.i13, label %land.lhs.true5.i.i14, label %trace_e1000e_core_read.exit

land.lhs.true5.i.i14:                             ; preds = %if.end
  %15 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i15 = and i32 %15, 32768
  %cmp.i.not.i.i16 = icmp eq i32 %and.i.i.i15, 0
  br i1 %cmp.i.not.i.i16, label %trace_e1000e_core_read.exit, label %if.then.i.i17

if.then.i.i17:                                    ; preds = %land.lhs.true5.i.i14
  %16 = load i8, ptr @message_with_timestamp, align 1
  %17 = and i8 %16, 1
  %tobool7.not.i.i18 = icmp eq i8 %17, 0
  br i1 %tobool7.not.i.i18, label %if.else.i.i23, label %if.then8.i.i19

if.then8.i.i19:                                   ; preds = %if.then.i.i17
  %call9.i.i20 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i10, ptr noundef null) #15
  %call10.i.i21 = tail call i32 @qemu_get_thread_id() #15
  %18 = load i64, ptr %_now.i.i10, align 8
  %tv_usec.i.i22 = getelementptr inbounds %struct.timeval, ptr %_now.i.i10, i64 0, i32 1
  %19 = load i64, ptr %tv_usec.i.i22, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.186, i32 noundef %call10.i.i21, i64 noundef %18, i64 noundef %19, i64 noundef %conv15, i32 noundef %size, i64 noundef %conv12) #15
  br label %trace_e1000e_core_read.exit

if.else.i.i23:                                    ; preds = %if.then.i.i17
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.187, i64 noundef %conv15, i32 noundef %size, i64 noundef %conv12) #15
  br label %trace_e1000e_core_read.exit

trace_e1000e_core_read.exit:                      ; preds = %if.end, %land.lhs.true5.i.i14, %if.then8.i.i19, %if.else.i.i23
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i10)
  br label %return

if.else:                                          ; preds = %land.lhs.true, %entry
  %shl17 = shl nuw nsw i32 %conv, 2
  %conv18 = zext nneg i32 %shl17 to i64
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i24)
  %20 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i25 = icmp ne i32 %20, 0
  %21 = load i16, ptr @_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE, align 2
  %tobool4.i.i26 = icmp ne i16 %21, 0
  %or.cond.i.i27 = select i1 %tobool.i.i25, i1 %tobool4.i.i26, i1 false
  br i1 %or.cond.i.i27, label %land.lhs.true5.i.i28, label %trace_e1000e_wrn_regs_read_unknown.exit

land.lhs.true5.i.i28:                             ; preds = %if.else
  %22 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i29 = and i32 %22, 32768
  %cmp.i.not.i.i30 = icmp eq i32 %and.i.i.i29, 0
  br i1 %cmp.i.not.i.i30, label %trace_e1000e_wrn_regs_read_unknown.exit, label %if.then.i.i31

if.then.i.i31:                                    ; preds = %land.lhs.true5.i.i28
  %23 = load i8, ptr @message_with_timestamp, align 1
  %24 = and i8 %23, 1
  %tobool7.not.i.i32 = icmp eq i8 %24, 0
  br i1 %tobool7.not.i.i32, label %if.else.i.i37, label %if.then8.i.i33

if.then8.i.i33:                                   ; preds = %if.then.i.i31
  %call9.i.i34 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i24, ptr noundef null) #15
  %call10.i.i35 = tail call i32 @qemu_get_thread_id() #15
  %25 = load i64, ptr %_now.i.i24, align 8
  %tv_usec.i.i36 = getelementptr inbounds %struct.timeval, ptr %_now.i.i24, i64 0, i32 1
  %26 = load i64, ptr %tv_usec.i.i36, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.188, i32 noundef %call10.i.i35, i64 noundef %25, i64 noundef %26, i64 noundef %conv18, i32 noundef %size) #15
  br label %trace_e1000e_wrn_regs_read_unknown.exit

if.else.i.i37:                                    ; preds = %if.then.i.i31
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.189, i64 noundef %conv18, i32 noundef %size) #15
  br label %trace_e1000e_wrn_regs_read_unknown.exit

trace_e1000e_wrn_regs_read_unknown.exit:          ; preds = %if.else, %land.lhs.true5.i.i28, %if.then8.i.i33, %if.else.i.i37
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i24)
  br label %return

return:                                           ; preds = %trace_e1000e_wrn_regs_read_unknown.exit, %trace_e1000e_core_read.exit
  %retval.0 = phi i64 [ %conv12, %trace_e1000e_core_read.exit ], [ 0, %trace_e1000e_wrn_regs_read_unknown.exit ]
  ret i64 %retval.0
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_pci_realize(ptr noundef %core, ptr noundef %eeprom_templ, i32 noundef %eeprom_size, ptr noundef %macaddr) local_unnamed_addr #0 {
entry:
  %call.i.i.i = tail call noalias dereferenceable_or_null(48) ptr @g_malloc0_n(i64 noundef 1, i64 noundef 48) #17
  tail call void @timer_init_full(ptr noundef %call.i.i.i, ptr noundef null, i32 noundef 1, i32 noundef 1000000, i32 noundef 0, ptr noundef nonnull @igb_autoneg_timer, ptr noundef %core) #15
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 4
  store ptr %call.i.i.i, ptr %autoneg_timer, align 8
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %for.body.i.i, %entry
  %indvars.iv.i.i = phi i64 [ 0, %entry ], [ %indvars.iv.next.i.i, %for.body.i.i ]
  %core1.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i.i, i32 4
  store ptr %core, ptr %core1.i.i, align 8
  %delay_reg.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i.i, i32 2
  %0 = trunc i64 %indvars.iv.i.i to i32
  %1 = or i32 %0, 1440
  store i32 %1, ptr %delay_reg.i.i, align 4
  %delay_resolution_ns.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i.i, i32 3
  store i32 1024, ptr %delay_resolution_ns.i.i, align 8
  %indvars.iv.next.i.i = add nuw nsw i64 %indvars.iv.i.i, 1
  %exitcond.not.i.i = icmp eq i64 %indvars.iv.next.i.i, 25
  br i1 %exitcond.not.i.i, label %for.body10.i.i, label %for.body.i.i, !llvm.loop !25

for.body10.i.i:                                   ; preds = %for.body.i.i, %for.body10.i.i
  %indvars.iv19.i.i = phi i64 [ %indvars.iv.next20.i.i, %for.body10.i.i ], [ 0, %for.body.i.i ]
  %arrayidx13.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv19.i.i
  %call.i.i.i.i.i = tail call noalias dereferenceable_or_null(48) ptr @g_malloc0_n(i64 noundef 1, i64 noundef 48) #17
  tail call void @timer_init_full(ptr noundef %call.i.i.i.i.i, ptr noundef null, i32 noundef 1, i32 noundef 1, i32 noundef 0, ptr noundef nonnull @igb_intrmgr_on_msix_throttling_timer, ptr noundef %arrayidx13.i.i) #15
  store ptr %call.i.i.i.i.i, ptr %arrayidx13.i.i, align 8
  %indvars.iv.next20.i.i = add nuw nsw i64 %indvars.iv19.i.i, 1
  %exitcond22.not.i.i = icmp eq i64 %indvars.iv.next20.i.i, 25
  br i1 %exitcond22.not.i.i, label %igb_intrmgr_pci_realize.exit, label %for.body10.i.i, !llvm.loop !26

igb_intrmgr_pci_realize.exit:                     ; preds = %for.body10.i.i
  %call1 = tail call ptr @qemu_add_vm_change_state_handler(ptr noundef nonnull @igb_vm_state_change, ptr noundef nonnull %core) #15
  %vmstate = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 10
  store ptr %call1, ptr %vmstate, align 8
  br label %for.body

for.body:                                         ; preds = %igb_intrmgr_pci_realize.exit, %for.body
  %indvars.iv = phi i64 [ 0, %igb_intrmgr_pci_realize.exit ], [ %indvars.iv.next, %for.body ]
  %tx_pkt = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv, i32 5
  tail call void @net_tx_pkt_init(ptr noundef %tx_pkt, i32 noundef 64) #15
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 16
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !27

for.end:                                          ; preds = %for.body
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 6
  tail call void @net_rx_pkt_init(ptr noundef nonnull %rx_pkt) #15
  %eeprom = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 2
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %2 = load ptr, ptr %owner, align 8
  %call.i = tail call ptr @object_get_class(ptr noundef %2) #15
  %call1.i = tail call ptr @object_class_dynamic_cast_assert(ptr noundef %call.i, ptr noundef nonnull @.str.196, ptr noundef nonnull @.str.197, i32 noundef 10, ptr noundef nonnull @__func__.PCI_DEVICE_GET_CLASS) #15
  %device_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %call1.i, i64 0, i32 6
  %3 = load i16, ptr %device_id, align 2
  tail call void @e1000x_core_prepare_eeprom(ptr noundef nonnull %eeprom, ptr noundef %eeprom_templ, i32 noundef %eeprom_size, i16 noundef zeroext %3, ptr noundef %macaddr) #15
  tail call fastcc void @igb_update_rx_offloads(ptr noundef %core)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_autoneg_timer(ptr noundef %opaque) #0 {
entry:
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %opaque, i64 0, i32 13
  %0 = load ptr, ptr %owner_nic, align 8
  %call = tail call ptr @qemu_get_queue(ptr noundef %0) #15
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i64 0, i32 1
  %1 = load i32, ptr %link_down, align 8
  %tobool.not = icmp eq i32 %1, 0
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %phy = getelementptr inbounds %struct.IGBCore, ptr %opaque, i64 0, i32 1
  tail call void @e1000x_update_regs_on_autoneg_done(ptr noundef nonnull %opaque, ptr noundef nonnull %phy) #15
  tail call void @igb_start_recv(ptr noundef nonnull %opaque)
  tail call fastcc void @igb_update_flowctl_status(ptr noundef nonnull %opaque)
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %opaque, i64 noundef 48, i32 noundef 4)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare ptr @qemu_add_vm_change_state_handler(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_vm_state_change(ptr nocapture noundef %opaque, i1 noundef zeroext %running, i32 %state) #0 {
entry:
  %_now.i.i6 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  br i1 %running, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_VM_STATE_RUNNING_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_vm_state_running.exit

land.lhs.true5.i.i:                               ; preds = %if.then
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_vm_state_running.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.192, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6) #15
  br label %trace_e1000e_vm_state_running.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.193) #15
  br label %trace_e1000e_vm_state_running.exit

trace_e1000e_vm_state_running.exit:               ; preds = %if.then, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  br label %for.body.i

for.body.i:                                       ; preds = %igb_intmgr_timer_resume.exit.i, %trace_e1000e_vm_state_running.exit
  %indvars.iv.i = phi i64 [ 0, %trace_e1000e_vm_state_running.exit ], [ %indvars.iv.next.i, %igb_intmgr_timer_resume.exit.i ]
  %running.i.i = getelementptr %struct.IGBCore, ptr %opaque, i64 0, i32 9, i64 %indvars.iv.i, i32 1
  %7 = load i8, ptr %running.i.i, align 8
  %8 = and i8 %7, 1
  %tobool.not.i.i = icmp eq i8 %8, 0
  br i1 %tobool.not.i.i, label %igb_intmgr_timer_resume.exit.i, label %if.then.i.i4

if.then.i.i4:                                     ; preds = %for.body.i
  %arrayidx.i = getelementptr %struct.IGBCore, ptr %opaque, i64 0, i32 9, i64 %indvars.iv.i
  tail call fastcc void @igb_intrmgr_rearm_timer(ptr noundef nonnull %arrayidx.i)
  br label %igb_intmgr_timer_resume.exit.i

igb_intmgr_timer_resume.exit.i:                   ; preds = %if.then.i.i4, %for.body.i
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i, 1
  %exitcond.not.i = icmp eq i64 %indvars.iv.next.i, 25
  br i1 %exitcond.not.i, label %igb_intrmgr_resume.exit, label %for.body.i, !llvm.loop !28

igb_intrmgr_resume.exit:                          ; preds = %igb_intmgr_timer_resume.exit.i
  %9 = getelementptr i8, ptr %opaque, i64 131072
  %core.val.i = load i16, ptr %9, align 8
  %10 = and i16 %core.val.i, 4096
  %tobool.i.not.i = icmp eq i16 %10, 0
  br i1 %tobool.i.not.i, label %if.end, label %land.lhs.true.i

land.lhs.true.i:                                  ; preds = %igb_intrmgr_resume.exit
  %arrayidx.i5 = getelementptr %struct.IGBCore, ptr %opaque, i64 0, i32 1, i64 1
  %11 = load i16, ptr %arrayidx.i5, align 2
  %12 = and i16 %11, 32
  %tobool.not.i = icmp eq i16 %12, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.end

if.then.i:                                        ; preds = %land.lhs.true.i
  %owner_nic.i = getelementptr inbounds %struct.IGBCore, ptr %opaque, i64 0, i32 13
  %13 = load ptr, ptr %owner_nic.i, align 8
  %call1.i = tail call ptr @qemu_get_queue(ptr noundef %13) #15
  %link_down.i = getelementptr inbounds %struct.NetClientState, ptr %call1.i, i64 0, i32 1
  store i32 0, ptr %link_down.i, align 8
  %autoneg_timer.i = getelementptr inbounds %struct.IGBCore, ptr %opaque, i64 0, i32 4
  %14 = load ptr, ptr %autoneg_timer.i, align 8
  %call.i.i = tail call i64 @qemu_clock_get_ns(i32 noundef 1) #15
  %div.i.i = sdiv i64 %call.i.i, 1000000
  %add.i = add nsw i64 %div.i.i, 500
  tail call void @timer_mod(ptr noundef %14, i64 noundef %add.i) #15
  br label %if.end

if.else:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i6)
  %15 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i7 = icmp ne i32 %15, 0
  %16 = load i16, ptr @_TRACE_E1000E_VM_STATE_STOPPED_DSTATE, align 2
  %tobool4.i.i8 = icmp ne i16 %16, 0
  %or.cond.i.i9 = select i1 %tobool.i.i7, i1 %tobool4.i.i8, i1 false
  br i1 %or.cond.i.i9, label %land.lhs.true5.i.i10, label %trace_e1000e_vm_state_stopped.exit

land.lhs.true5.i.i10:                             ; preds = %if.else
  %17 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i11 = and i32 %17, 32768
  %cmp.i.not.i.i12 = icmp eq i32 %and.i.i.i11, 0
  br i1 %cmp.i.not.i.i12, label %trace_e1000e_vm_state_stopped.exit, label %if.then.i.i13

if.then.i.i13:                                    ; preds = %land.lhs.true5.i.i10
  %18 = load i8, ptr @message_with_timestamp, align 1
  %19 = and i8 %18, 1
  %tobool7.not.i.i14 = icmp eq i8 %19, 0
  br i1 %tobool7.not.i.i14, label %if.else.i.i19, label %if.then8.i.i15

if.then8.i.i15:                                   ; preds = %if.then.i.i13
  %call9.i.i16 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i6, ptr noundef null) #15
  %call10.i.i17 = tail call i32 @qemu_get_thread_id() #15
  %20 = load i64, ptr %_now.i.i6, align 8
  %tv_usec.i.i18 = getelementptr inbounds %struct.timeval, ptr %_now.i.i6, i64 0, i32 1
  %21 = load i64, ptr %tv_usec.i.i18, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.194, i32 noundef %call10.i.i17, i64 noundef %20, i64 noundef %21) #15
  br label %trace_e1000e_vm_state_stopped.exit

if.else.i.i19:                                    ; preds = %if.then.i.i13
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.195) #15
  br label %trace_e1000e_vm_state_stopped.exit

trace_e1000e_vm_state_stopped.exit:               ; preds = %if.else, %land.lhs.true5.i.i10, %if.then8.i.i15, %if.else.i.i19
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i6)
  %22 = getelementptr i8, ptr %opaque, i64 133192
  %opaque.val = load ptr, ptr %22, align 8
  tail call void @timer_del(ptr noundef %opaque.val) #15
  br label %for.body.i20

for.body.i20:                                     ; preds = %igb_intmgr_timer_pause.exit.i, %trace_e1000e_vm_state_stopped.exit
  %indvars.iv.i21 = phi i64 [ 0, %trace_e1000e_vm_state_stopped.exit ], [ %indvars.iv.next.i26, %igb_intmgr_timer_pause.exit.i ]
  %running.i.i22 = getelementptr %struct.IGBCore, ptr %opaque, i64 0, i32 9, i64 %indvars.iv.i21, i32 1
  %23 = load i8, ptr %running.i.i22, align 8
  %24 = and i8 %23, 1
  %tobool.not.i.i23 = icmp eq i8 %24, 0
  br i1 %tobool.not.i.i23, label %igb_intmgr_timer_pause.exit.i, label %if.then.i.i24

if.then.i.i24:                                    ; preds = %for.body.i20
  %arrayidx.i25 = getelementptr %struct.IGBCore, ptr %opaque, i64 0, i32 9, i64 %indvars.iv.i21
  %25 = load ptr, ptr %arrayidx.i25, align 8
  tail call void @timer_del(ptr noundef %25) #15
  br label %igb_intmgr_timer_pause.exit.i

igb_intmgr_timer_pause.exit.i:                    ; preds = %if.then.i.i24, %for.body.i20
  %indvars.iv.next.i26 = add nuw nsw i64 %indvars.iv.i21, 1
  %exitcond.not.i27 = icmp eq i64 %indvars.iv.next.i26, 25
  br i1 %exitcond.not.i27, label %if.end, label %for.body.i20, !llvm.loop !29

if.end:                                           ; preds = %igb_intmgr_timer_pause.exit.i, %if.then.i, %land.lhs.true.i, %igb_intrmgr_resume.exit
  ret void
}

declare void @net_tx_pkt_init(ptr noundef, i32 noundef) local_unnamed_addr #1

declare void @net_rx_pkt_init(ptr noundef) local_unnamed_addr #1

declare void @e1000x_core_prepare_eeprom(ptr noundef, ptr noundef, i32 noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_update_rx_offloads(ptr nocapture noundef readonly %core) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %0 = getelementptr i8, ptr %core, i64 20480
  %core.val = load i32, ptr %0, align 8
  %and.i = lshr i32 %core.val, 9
  %and.i.lobit = and i32 %and.i, 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_E1000E_RX_SET_CSO_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_set_cso.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_set_cso.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.198, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %and.i.lobit) #15
  br label %trace_e1000e_rx_set_cso.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.199, i32 noundef %and.i.lobit) #15
  br label %trace_e1000e_rx_set_cso.exit

trace_e1000e_rx_set_cso.exit:                     ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %has_vnet = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 7
  %8 = load i8, ptr %has_vnet, align 8
  %9 = and i8 %8, 1
  %tobool.not = icmp eq i8 %9, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %trace_e1000e_rx_set_cso.exit
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %10 = load ptr, ptr %owner_nic, align 8
  %call1 = tail call ptr @qemu_get_queue(ptr noundef %10) #15
  %peer = getelementptr inbounds %struct.NetClientState, ptr %call1, i64 0, i32 3
  %11 = load ptr, ptr %peer, align 8
  tail call void @qemu_set_offload(ptr noundef %11, i32 noundef %and.i.lobit, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0) #15
  br label %if.end

if.end:                                           ; preds = %if.then, %trace_e1000e_rx_set_cso.exit
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_pci_uninit(ptr nocapture noundef readonly %core) local_unnamed_addr #0 {
entry:
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 4
  %0 = load ptr, ptr %autoneg_timer, align 8
  %tobool.not.i = icmp eq ptr %0, null
  br i1 %tobool.not.i, label %for.body.i.preheader, label %if.then.i

if.then.i:                                        ; preds = %entry
  tail call void @timer_del(ptr noundef nonnull %0) #15
  tail call void @g_free(ptr noundef nonnull %0) #15
  br label %for.body.i.preheader

for.body.i.preheader:                             ; preds = %entry, %if.then.i
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.preheader, %timer_free.exit.i
  %indvars.iv.i = phi i64 [ %indvars.iv.next.i, %timer_free.exit.i ], [ 0, %for.body.i.preheader ]
  %arrayidx.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i
  %1 = load ptr, ptr %arrayidx.i, align 8
  %tobool.not.i.i = icmp eq ptr %1, null
  br i1 %tobool.not.i.i, label %timer_free.exit.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %for.body.i
  tail call void @timer_del(ptr noundef nonnull %1) #15
  tail call void @g_free(ptr noundef nonnull %1) #15
  br label %timer_free.exit.i

timer_free.exit.i:                                ; preds = %if.then.i.i, %for.body.i
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i, 1
  %exitcond.not.i = icmp eq i64 %indvars.iv.next.i, 25
  br i1 %exitcond.not.i, label %igb_intrmgr_pci_unint.exit, label %for.body.i, !llvm.loop !30

igb_intrmgr_pci_unint.exit:                       ; preds = %timer_free.exit.i
  %vmstate = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 10
  %2 = load ptr, ptr %vmstate, align 8
  tail call void @qemu_del_vm_change_state_handler(ptr noundef %2) #15
  br label %for.body

for.body:                                         ; preds = %igb_intrmgr_pci_unint.exit, %for.body
  %indvars.iv = phi i64 [ 0, %igb_intrmgr_pci_unint.exit ], [ %indvars.iv.next, %for.body ]
  %tx_pkt = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv, i32 5
  %3 = load ptr, ptr %tx_pkt, align 8
  tail call void @net_tx_pkt_uninit(ptr noundef %3) #15
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 16
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !31

for.end:                                          ; preds = %for.body
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 6
  %4 = load ptr, ptr %rx_pkt, align 8
  tail call void @net_rx_pkt_uninit(ptr noundef %4) #15
  ret void
}

declare void @qemu_del_vm_change_state_handler(ptr noundef) local_unnamed_addr #1

declare void @net_tx_pkt_uninit(ptr noundef) local_unnamed_addr #1

declare void @net_rx_pkt_uninit(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_reset(ptr noundef %core) local_unnamed_addr #0 {
entry:
  tail call fastcc void @igb_reset(ptr noundef %core, i1 noundef zeroext false)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_reset(ptr noundef %core, i1 noundef zeroext %sw) unnamed_addr #0 {
entry:
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 4
  %0 = load ptr, ptr %autoneg_timer, align 8
  tail call void @timer_del(ptr noundef %0) #15
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i, %entry
  %indvars.iv.i = phi i64 [ 0, %entry ], [ %indvars.iv.next.i, %for.inc.i ]
  %running.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i, i32 1
  %1 = load i8, ptr %running.i, align 8
  %2 = and i8 %1, 1
  %tobool.not.i = icmp eq i8 %2, 0
  br i1 %tobool.not.i, label %for.inc.i, label %if.then.i

if.then.i:                                        ; preds = %for.body.i
  %arrayidx.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 9, i64 %indvars.iv.i
  %3 = load ptr, ptr %arrayidx.i, align 8
  tail call void @timer_del(ptr noundef %3) #15
  tail call void @igb_intrmgr_on_msix_throttling_timer(ptr noundef nonnull %arrayidx.i)
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then.i, %for.body.i
  %indvars.iv.next.i = add nuw nsw i64 %indvars.iv.i, 1
  %exitcond.not.i = icmp eq i64 %indvars.iv.next.i, 25
  br i1 %exitcond.not.i, label %igb_intrmgr_reset.exit, label %for.body.i, !llvm.loop !32

igb_intrmgr_reset.exit:                           ; preds = %for.inc.i
  %phy = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 1
  %4 = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 26
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(12) %4, i8 0, i64 12, i1 false)
  tail call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(52) %phy, ptr noundef nonnull align 16 dereferenceable(52) @igb_phy_reg_init, i64 52, i1 false)
  br i1 %sw, label %for.body.us, label %for.body

for.body.us:                                      ; preds = %igb_intrmgr_reset.exit, %for.inc.us
  %indvars.iv34 = phi i64 [ %indvars.iv.next35, %for.inc.us ], [ 0, %igb_intrmgr_reset.exit ]
  %5 = and i64 %indvars.iv34, 31743
  %or.cond.us = icmp eq i64 %5, 2305
  %6 = trunc i64 %indvars.iv34 to i32
  %7 = add i32 %6, -1440
  %or.cond1.us = icmp ult i32 %7, 25
  %or.cond28.us = or i1 %or.cond.us, %or.cond1.us
  br i1 %or.cond28.us, label %for.inc.us, label %if.end.us

if.end.us:                                        ; preds = %for.body.us
  %cmp9.us = icmp ult i64 %indvars.iv34, 14582
  br i1 %cmp9.us, label %cond.true.us, label %cond.end.us

cond.true.us:                                     ; preds = %if.end.us
  %arrayidx.us = getelementptr [14582 x i32], ptr @igb_mac_reg_init, i64 0, i64 %indvars.iv34
  %8 = load i32, ptr %arrayidx.us, align 4
  br label %cond.end.us

cond.end.us:                                      ; preds = %cond.true.us, %if.end.us
  %cond.us = phi i32 [ %8, %cond.true.us ], [ 0, %if.end.us ]
  %arrayidx12.us = getelementptr [32768 x i32], ptr %core, i64 0, i64 %indvars.iv34
  store i32 %cond.us, ptr %arrayidx12.us, align 4
  br label %for.inc.us

for.inc.us:                                       ; preds = %cond.end.us, %for.body.us
  %indvars.iv.next35 = add nuw nsw i64 %indvars.iv34, 1
  %exitcond37.not = icmp eq i64 %indvars.iv.next35, 32768
  br i1 %exitcond37.not, label %for.end, label %for.body.us, !llvm.loop !33

for.body:                                         ; preds = %igb_intrmgr_reset.exit, %cond.end
  %indvars.iv = phi i64 [ %indvars.iv.next, %cond.end ], [ 0, %igb_intrmgr_reset.exit ]
  %cmp9 = icmp ult i64 %indvars.iv, 14582
  br i1 %cmp9, label %cond.true, label %cond.end

cond.true:                                        ; preds = %for.body
  %arrayidx = getelementptr [14582 x i32], ptr @igb_mac_reg_init, i64 0, i64 %indvars.iv
  %9 = load i32, ptr %arrayidx, align 4
  br label %cond.end

cond.end:                                         ; preds = %for.body, %cond.true
  %cond = phi i32 [ %9, %cond.true ], [ 0, %for.body ]
  %arrayidx12 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %indvars.iv
  store i32 %cond, ptr %arrayidx12, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 32768
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !33

for.end:                                          ; preds = %cond.end, %for.inc.us
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %10 = load ptr, ptr %owner_nic, align 8
  %call = tail call ptr @qemu_get_queue(ptr noundef %10) #15
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i64 0, i32 1
  %11 = load i32, ptr %link_down, align 8
  %tobool13.not = icmp eq i32 %11, 0
  br i1 %tobool13.not, label %if.end15, label %if.then14

if.then14:                                        ; preds = %for.end
  %arrayidx.i.i = getelementptr i32, ptr %core, i64 2
  %12 = load i32, ptr %arrayidx.i.i, align 4
  %and.i.i = and i32 %12, -3
  store i32 %and.i.i, ptr %arrayidx.i.i, align 4
  %arrayidx1.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 1
  %13 = load i16, ptr %arrayidx1.i.i, align 2
  %14 = and i16 %13, -37
  store i16 %14, ptr %arrayidx1.i.i, align 2
  %arrayidx8.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 5
  %15 = load i16, ptr %arrayidx8.i.i, align 2
  %16 = and i16 %15, -16385
  store i16 %16, ptr %arrayidx8.i.i, align 2
  tail call fastcc void @igb_update_flowctl_status(ptr noundef nonnull %core)
  br label %if.end15

if.end15:                                         ; preds = %if.then14, %for.end
  %17 = load ptr, ptr %owner_nic, align 8
  %permanent_mac = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 12
  tail call void @e1000x_reset_mac_addr(ptr noundef %17, ptr noundef nonnull %core, ptr noundef nonnull %permanent_mac) #15
  br label %for.body23

for.body23:                                       ; preds = %if.end15, %for.body23
  %indvars.iv38 = phi i64 [ 0, %if.end15 ], [ %indvars.iv.next39, %for.body23 ]
  %18 = or disjoint i64 %indvars.iv38, 784
  %arrayidx26 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %18
  %19 = load i32, ptr %arrayidx26, align 4
  %or = or i32 %19, 64
  store i32 %or, ptr %arrayidx26, align 4
  %indvars.iv.next39 = add nuw nsw i64 %indvars.iv38, 1
  %exitcond42.not = icmp eq i64 %indvars.iv.next39, 8
  br i1 %exitcond42.not, label %for.body34, label %for.body23, !llvm.loop !34

for.body34:                                       ; preds = %for.body23, %for.body34
  %indvars.iv43 = phi i64 [ %indvars.iv.next44, %for.body34 ], [ 0, %for.body23 ]
  %arrayidx37 = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv43
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(32) %arrayidx37, i8 0, i64 32, i1 false)
  %first = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv43, i32 3
  store i8 1, ptr %first, align 8
  %skip_cp = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv43, i32 4
  store i8 0, ptr %skip_cp, align 1
  %indvars.iv.next44 = add nuw nsw i64 %indvars.iv43, 1
  %exitcond46.not = icmp eq i64 %indvars.iv.next44, 16
  br i1 %exitcond46.not, label %for.end41, label %for.body34, !llvm.loop !35

for.end41:                                        ; preds = %for.body34
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_pre_save(ptr nocapture noundef %core) local_unnamed_addr #0 {
entry:
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %0 = load ptr, ptr %owner_nic, align 8
  %call = tail call ptr @qemu_get_queue(ptr noundef %0) #15
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i64 0, i32 1
  %1 = load i32, ptr %link_down, align 8
  %tobool.not = icmp eq i32 %1, 0
  br i1 %tobool.not, label %for.body.preheader, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  %2 = getelementptr i8, ptr %core, i64 131072
  %core.val = load i16, ptr %2, align 8
  %3 = and i16 %core.val, 4096
  %tobool.i.not = icmp eq i16 %3, 0
  br i1 %tobool.i.not, label %for.body.preheader, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %arrayidx = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 1
  %4 = load i16, ptr %arrayidx, align 2
  %5 = or i16 %4, 32
  store i16 %5, ptr %arrayidx, align 2
  tail call fastcc void @igb_update_flowctl_status(ptr noundef nonnull %core)
  br label %for.body.preheader

for.body.preheader:                               ; preds = %if.then, %land.lhs.true, %entry
  br label %for.body

for.body:                                         ; preds = %for.body.preheader, %for.inc
  %indvars.iv = phi i64 [ %indvars.iv.next, %for.inc ], [ 0, %for.body.preheader ]
  %tx_pkt = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv, i32 5
  %6 = load ptr, ptr %tx_pkt, align 8
  %call6 = tail call zeroext i1 @net_tx_pkt_has_fragments(ptr noundef %6) #15
  br i1 %call6, label %if.then7, label %for.inc

if.then7:                                         ; preds = %for.body
  %skip_cp = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %indvars.iv, i32 4
  store i8 1, ptr %skip_cp, align 1
  br label %for.inc

for.inc:                                          ; preds = %for.body, %if.then7
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 16
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !36

for.end:                                          ; preds = %for.inc
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_update_flowctl_status(ptr nocapture noundef %core) unnamed_addr #0 {
entry:
  %_now.i.i3 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %0 = getelementptr i8, ptr %core, i64 131072
  %core.val = load i16, ptr %0, align 8
  %1 = and i16 %core.val, 4096
  %tobool.i.not = icmp eq i16 %1, 0
  br i1 %tobool.i.not, label %if.else, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  %arrayidx = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 1
  %2 = load i16, ptr %arrayidx, align 2
  %3 = and i16 %2, 32
  %tobool.not = icmp eq i16 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %land.lhs.true
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %4 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %4, 0
  %5 = load i16, ptr @_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %5, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_link_autoneg_flowctl.exit

land.lhs.true5.i.i:                               ; preds = %if.then
  %6 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %6, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_link_autoneg_flowctl.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %7 = load i8, ptr @message_with_timestamp, align 1
  %8 = and i8 %7, 1
  %tobool7.not.i.i = icmp eq i8 %8, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %9 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %10 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.200, i32 noundef %call10.i.i, i64 noundef %9, i64 noundef %10, i32 noundef 1) #15
  br label %trace_e1000e_link_autoneg_flowctl.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.201, i32 noundef 1) #15
  br label %trace_e1000e_link_autoneg_flowctl.exit

trace_e1000e_link_autoneg_flowctl.exit:           ; preds = %if.then, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %11 = load i32, ptr %core, align 8
  %or = or i32 %11, 402653184
  store i32 %or, ptr %core, align 8
  br label %if.end

if.else:                                          ; preds = %land.lhs.true, %entry
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i3)
  %12 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i4 = icmp ne i32 %12, 0
  %13 = load i16, ptr @_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE, align 2
  %tobool4.i.i5 = icmp ne i16 %13, 0
  %or.cond.i.i6 = select i1 %tobool.i.i4, i1 %tobool4.i.i5, i1 false
  br i1 %or.cond.i.i6, label %land.lhs.true5.i.i7, label %trace_e1000e_link_autoneg_flowctl.exit17

land.lhs.true5.i.i7:                              ; preds = %if.else
  %14 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i8 = and i32 %14, 32768
  %cmp.i.not.i.i9 = icmp eq i32 %and.i.i.i8, 0
  br i1 %cmp.i.not.i.i9, label %trace_e1000e_link_autoneg_flowctl.exit17, label %if.then.i.i10

if.then.i.i10:                                    ; preds = %land.lhs.true5.i.i7
  %15 = load i8, ptr @message_with_timestamp, align 1
  %16 = and i8 %15, 1
  %tobool7.not.i.i11 = icmp eq i8 %16, 0
  br i1 %tobool7.not.i.i11, label %if.else.i.i16, label %if.then8.i.i12

if.then8.i.i12:                                   ; preds = %if.then.i.i10
  %call9.i.i13 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i3, ptr noundef null) #15
  %call10.i.i14 = tail call i32 @qemu_get_thread_id() #15
  %17 = load i64, ptr %_now.i.i3, align 8
  %tv_usec.i.i15 = getelementptr inbounds %struct.timeval, ptr %_now.i.i3, i64 0, i32 1
  %18 = load i64, ptr %tv_usec.i.i15, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.200, i32 noundef %call10.i.i14, i64 noundef %17, i64 noundef %18, i32 noundef 0) #15
  br label %trace_e1000e_link_autoneg_flowctl.exit17

if.else.i.i16:                                    ; preds = %if.then.i.i10
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.201, i32 noundef 0) #15
  br label %trace_e1000e_link_autoneg_flowctl.exit17

trace_e1000e_link_autoneg_flowctl.exit17:         ; preds = %if.else, %land.lhs.true5.i.i7, %if.then8.i.i12, %if.else.i.i16
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i3)
  br label %if.end

if.end:                                           ; preds = %trace_e1000e_link_autoneg_flowctl.exit17, %trace_e1000e_link_autoneg_flowctl.exit
  ret void
}

declare zeroext i1 @net_tx_pkt_has_fragments(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local noundef i32 @igb_core_post_load(ptr nocapture noundef readonly %core) local_unnamed_addr #0 {
entry:
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %0 = load ptr, ptr %owner_nic, align 8
  %call = tail call ptr @qemu_get_queue(ptr noundef %0) #15
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 2
  %1 = load i32, ptr %arrayidx, align 8
  %and = lshr i32 %1, 1
  %and.lobit = and i32 %and, 1
  %conv = xor i32 %and.lobit, 1
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i64 0, i32 1
  store i32 %conv, ptr %link_down, align 8
  ret i32 0
}

; Function Attrs: nofree nounwind
declare noundef i32 @gettimeofday(ptr nocapture noundef, ptr nocapture noundef) local_unnamed_addr #2

declare void @qemu_log(ptr noundef, ...) local_unnamed_addr #1

declare i32 @qemu_get_thread_id() local_unnamed_addr #1

; Function Attrs: noreturn nounwind
declare void @__assert_fail(ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc i32 @igb_ring_free_descr_num(ptr nocapture noundef readonly %core, ptr nocapture noundef readonly %r) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %r, i64 0, i32 5
  %0 = load i32, ptr %idx, align 4
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %r, i64 0, i32 2
  %1 = load i32, ptr %dlen, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %r, i64 0, i32 3
  %3 = load i32, ptr %dh, align 4
  %idxprom2 = sext i32 %3 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom2
  %4 = load i32, ptr %arrayidx3, align 4
  %dt = getelementptr inbounds %struct.E1000ERingInfo, ptr %r, i64 0, i32 4
  %5 = load i32, ptr %dt, align 4
  %idxprom5 = sext i32 %5 to i64
  %arrayidx6 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom5
  %6 = load i32, ptr %arrayidx6, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %7 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %7, 0
  %8 = load i16, ptr @_TRACE_E1000E_RING_FREE_SPACE_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %8, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_ring_free_space.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %9 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %9, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_ring_free_space.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %10 = load i8, ptr @message_with_timestamp, align 1
  %11 = and i8 %10, 1
  %tobool7.not.i.i = icmp eq i8 %11, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %12 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %13 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.4, i32 noundef %call10.i.i, i64 noundef %12, i64 noundef %13, i32 noundef %0, i32 noundef %2, i32 noundef %4, i32 noundef %6) #15
  br label %trace_e1000e_ring_free_space.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.5, i32 noundef %0, i32 noundef %2, i32 noundef %4, i32 noundef %6) #15
  br label %trace_e1000e_ring_free_space.exit

trace_e1000e_ring_free_space.exit:                ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %14 = load i32, ptr %dh, align 4
  %idxprom9 = sext i32 %14 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom9
  %15 = load i32, ptr %arrayidx10, align 4
  %16 = load i32, ptr %dt, align 4
  %idxprom13 = sext i32 %16 to i64
  %arrayidx14 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom13
  %17 = load i32, ptr %arrayidx14, align 4
  %cmp.not = icmp ugt i32 %15, %17
  br i1 %cmp.not, label %if.then32, label %return

if.then32:                                        ; preds = %trace_e1000e_ring_free_space.exit
  %18 = load i32, ptr %dlen, align 4
  %idxprom35 = sext i32 %18 to i64
  %arrayidx36 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom35
  %19 = load i32, ptr %arrayidx36, align 4
  %div26 = lshr i32 %19, 4
  %add = add i32 %div26, %17
  br label %return

return:                                           ; preds = %trace_e1000e_ring_free_space.exit, %if.then32
  %.pn = phi i32 [ %add, %if.then32 ], [ %17, %trace_e1000e_ring_free_space.exit ]
  %retval.0 = sub i32 %.pn, %15
  ret i32 %retval.0
}

; Function Attrs: noreturn
declare void @g_assertion_message_expr(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #4

declare i32 @e1000x_rxbufsize(i32 noundef) local_unnamed_addr #1

declare zeroext i1 @e1000x_hw_rx_enabled(ptr noundef) local_unnamed_addr #1

declare void @net_rx_pkt_set_vhdr_iovec(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

declare void @net_rx_pkt_unset_vhdr(ptr noundef) local_unnamed_addr #1

declare i64 @iov_size(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #5

declare void @net_rx_pkt_set_packet_type(ptr noundef, i32 noundef) local_unnamed_addr #1

declare void @net_rx_pkt_set_protocols(ptr noundef, ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

declare void @net_rx_pkt_attach_iovec_ex(ptr noundef, ptr noundef, i32 noundef, i64 noundef, i32 noundef, i16 noundef zeroext, i16 noundef zeroext) local_unnamed_addr #1

declare i64 @net_rx_pkt_get_total_len(ptr noundef) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #6

declare i64 @iov_to_buf_full(ptr noundef, i32 noundef, i64 noundef, ptr noundef, i64 noundef) local_unnamed_addr #1

declare void @e1000x_timestamp(ptr noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

declare zeroext i1 @e1000x_rx_vlan_filter(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_rss_parse_packet(ptr noundef %core, ptr noundef %pkt, i1 noundef zeroext %tx, ptr nocapture noundef %info) unnamed_addr #0 {
entry:
  %_now.i.i34 = alloca %struct.timeval, align 8
  %_now.i.i35.i = alloca %struct.timeval, align 8
  %_now.i.i26.i = alloca %struct.timeval, align 8
  %_now.i.i.i = alloca %struct.timeval, align 8
  %hasip4.i = alloca i8, align 1
  %hasip6.i = alloca i8, align 1
  %l4hdr_proto.i = alloca i32, align 4
  %_now.i.i18 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_STARTED_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_rss_started.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_rss_started.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.16, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6) #15
  br label %trace_e1000e_rx_rss_started.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.17) #15
  br label %trace_e1000e_rx_rss_started.exit

trace_e1000e_rx_rss_started.exit:                 ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  br i1 %tx, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %trace_e1000e_rx_rss_started.exit
  %arrayidx.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5638
  %7 = load i32, ptr %arrayidx.i, align 8
  %and.i = and i32 %7, 3
  %cmp.i = icmp eq i32 %and.i, 2
  br i1 %cmp.i, label %igb_rss_enabled.exit, label %if.then

igb_rss_enabled.exit:                             ; preds = %lor.lhs.false
  %8 = getelementptr i8, ptr %core, i64 20480
  %core.val.i = load i32, ptr %8, align 8
  %9 = and i32 %core.val.i, 8192
  %tobool1.i.i.not = icmp eq i32 %9, 0
  br i1 %tobool1.i.i.not, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %igb_rss_enabled.exit, %trace_e1000e_rx_rss_started.exit
  store i8 0, ptr %info, align 4
  %hash = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 1
  store i32 0, ptr %hash, align 4
  %queue = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 2
  store i32 0, ptr %queue, align 4
  %type = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 3
  store i32 0, ptr %type, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i18)
  %10 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i19 = icmp ne i32 %10, 0
  %11 = load i16, ptr @_TRACE_E1000E_RX_RSS_DISABLED_DSTATE, align 2
  %tobool4.i.i20 = icmp ne i16 %11, 0
  %or.cond.i.i21 = select i1 %tobool.i.i19, i1 %tobool4.i.i20, i1 false
  br i1 %or.cond.i.i21, label %land.lhs.true5.i.i22, label %trace_e1000e_rx_rss_disabled.exit

land.lhs.true5.i.i22:                             ; preds = %if.then
  %12 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i23 = and i32 %12, 32768
  %cmp.i.not.i.i24 = icmp eq i32 %and.i.i.i23, 0
  br i1 %cmp.i.not.i.i24, label %trace_e1000e_rx_rss_disabled.exit, label %if.then.i.i25

if.then.i.i25:                                    ; preds = %land.lhs.true5.i.i22
  %13 = load i8, ptr @message_with_timestamp, align 1
  %14 = and i8 %13, 1
  %tobool7.not.i.i26 = icmp eq i8 %14, 0
  br i1 %tobool7.not.i.i26, label %if.else.i.i31, label %if.then8.i.i27

if.then8.i.i27:                                   ; preds = %if.then.i.i25
  %call9.i.i28 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i18, ptr noundef null) #15
  %call10.i.i29 = tail call i32 @qemu_get_thread_id() #15
  %15 = load i64, ptr %_now.i.i18, align 8
  %tv_usec.i.i30 = getelementptr inbounds %struct.timeval, ptr %_now.i.i18, i64 0, i32 1
  %16 = load i64, ptr %tv_usec.i.i30, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.18, i32 noundef %call10.i.i29, i64 noundef %15, i64 noundef %16) #15
  br label %trace_e1000e_rx_rss_disabled.exit

if.else.i.i31:                                    ; preds = %if.then.i.i25
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.19) #15
  br label %trace_e1000e_rx_rss_disabled.exit

trace_e1000e_rx_rss_disabled.exit:                ; preds = %if.then, %land.lhs.true5.i.i22, %if.then8.i.i27, %if.else.i.i31
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i18)
  br label %return

if.end:                                           ; preds = %igb_rss_enabled.exit
  store i8 1, ptr %info, align 4
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip4.i)
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip6.i)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l4hdr_proto.i)
  %17 = load i32, ptr %arrayidx.i, align 8
  %and.i.i = and i32 %17, 3
  %cmp.i.i = icmp eq i32 %and.i.i, 2
  br i1 %cmp.i.i, label %igb_rss_enabled.exit.i, label %if.else.i

igb_rss_enabled.exit.i:                           ; preds = %if.end
  %core.val.i.i = load i32, ptr %8, align 8
  %18 = and i32 %core.val.i.i, 8192
  %tobool1.i.i.not.i = icmp eq i32 %18, 0
  br i1 %tobool1.i.i.not.i, label %if.else.i, label %if.end.i

if.else.i:                                        ; preds = %igb_rss_enabled.exit.i, %if.end
  tail call void @__assert_fail(ptr noundef nonnull @.str.20, ptr noundef nonnull @.str.3, i32 noundef 314, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_rss_get_hash_type) #16
  unreachable

if.end.i:                                         ; preds = %igb_rss_enabled.exit.i
  call void @net_rx_pkt_get_protocols(ptr noundef %pkt, ptr noundef nonnull %hasip4.i, ptr noundef nonnull %hasip6.i, ptr noundef nonnull %l4hdr_proto.i) #15
  %19 = load i8, ptr %hasip4.i, align 1
  %20 = and i8 %19, 1
  %tobool.not.i = icmp eq i8 %20, 0
  br i1 %tobool.not.i, label %if.else34.i, label %if.then1.i

if.then1.i:                                       ; preds = %if.end.i
  %21 = load i32, ptr %l4hdr_proto.i, align 4
  %22 = load i32, ptr %arrayidx.i, align 8
  %conv.i = zext i32 %22 to i64
  %and.i32 = and i64 %conv.i, 65536
  %and8.i = and i64 %conv.i, 131072
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %23 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %23, 0
  %24 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP4_DSTATE, align 2
  %tobool5.i.i.i = icmp ne i16 %24, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool5.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true6.i.i.i, label %trace_e1000e_rx_rss_ip4.exit.i

land.lhs.true6.i.i.i:                             ; preds = %if.then1.i
  %25 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %25, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %trace_e1000e_rx_rss_ip4.exit.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true6.i.i.i
  %26 = load i8, ptr @message_with_timestamp, align 1
  %27 = and i8 %26, 1
  %tobool8.not.i.i.i = icmp eq i8 %27, 0
  br i1 %tobool8.not.i.i.i, label %if.else.i.i.i, label %if.then9.i.i.i

if.then9.i.i.i:                                   ; preds = %if.then.i.i.i
  %call10.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call11.i.i.i = call i32 @qemu_get_thread_id() #15
  %28 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %29 = load i64, ptr %tv_usec.i.i.i, align 8
  %and.lobit.i = lshr exact i64 %and.i32, 16
  %conv13.i.i.i = trunc i64 %and.lobit.i to i32
  %and8.lobit.i = lshr exact i64 %and8.i, 17
  %conv15.i.i.i = trunc i64 %and8.lobit.i to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.21, i32 noundef %call11.i.i.i, i64 noundef %28, i64 noundef %29, i32 noundef %21, i32 noundef %22, i32 noundef %conv13.i.i.i, i32 noundef %conv15.i.i.i) #15
  br label %trace_e1000e_rx_rss_ip4.exit.i

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  %and.lobit46.i = lshr exact i64 %and.i32, 16
  %conv17.i.i.i = trunc i64 %and.lobit46.i to i32
  %and8.lobit47.i = lshr exact i64 %and8.i, 17
  %conv19.i.i.i = trunc i64 %and8.lobit47.i to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.22, i32 noundef %21, i32 noundef %22, i32 noundef %conv17.i.i.i, i32 noundef %conv19.i.i.i) #15
  br label %trace_e1000e_rx_rss_ip4.exit.i

trace_e1000e_rx_rss_ip4.exit.i:                   ; preds = %if.else.i.i.i, %if.then9.i.i.i, %land.lhs.true6.i.i.i, %if.then1.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  %30 = load i32, ptr %l4hdr_proto.i, align 4
  %.pre.i = load i32, ptr %arrayidx.i, align 8
  switch i32 %30, label %if.end26.i [
    i32 1, label %land.lhs.true.i33
    i32 2, label %land.lhs.true20.i
  ]

land.lhs.true.i33:                                ; preds = %trace_e1000e_rx_rss_ip4.exit.i
  %31 = and i32 %.pre.i, 65536
  %tobool15.not.i = icmp eq i32 %31, 0
  br i1 %tobool15.not.i, label %if.end26.i, label %igb_rss_get_hash_type.exit

land.lhs.true20.i:                                ; preds = %trace_e1000e_rx_rss_ip4.exit.i
  %and23.i = and i32 %.pre.i, 4194304
  %tobool24.not.i = icmp eq i32 %and23.i, 0
  br i1 %tobool24.not.i, label %if.end26.i, label %igb_rss_get_hash_type.exit

if.end26.i:                                       ; preds = %land.lhs.true20.i, %land.lhs.true.i33, %trace_e1000e_rx_rss_ip4.exit.i
  %32 = and i32 %.pre.i, 131072
  %tobool31.not.i = icmp eq i32 %32, 0
  br i1 %tobool31.not.i, label %if.end120.i, label %igb_rss_get_hash_type.exit

if.else34.i:                                      ; preds = %if.end.i
  %33 = load i8, ptr %hasip6.i, align 1
  %34 = and i8 %33, 1
  %tobool35.not.i = icmp eq i8 %34, 0
  br i1 %tobool35.not.i, label %if.end120.i, label %if.then36.i

if.then36.i:                                      ; preds = %if.else34.i
  %call37.i = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %pkt) #15
  %arrayidx39.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5122
  %35 = load i32, ptr %arrayidx39.i, align 8
  %and40.i = and i32 %35, 65536
  %tobool41.not.i = icmp eq i32 %and40.i, 0
  %and44.i = and i32 %35, 131072
  %tobool45.not.i = icmp eq i32 %and44.i, 0
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i26.i)
  %36 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i27.i = icmp ne i32 %36, 0
  %37 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %37, 0
  %or.cond.i.i28.i = select i1 %tobool.i.i27.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i28.i, label %land.lhs.true5.i.i.i, label %trace_e1000e_rx_rss_ip6_rfctl.exit.i

land.lhs.true5.i.i.i:                             ; preds = %if.then36.i
  %38 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i29.i = and i32 %38, 32768
  %cmp.i.not.i.i30.i = icmp eq i32 %and.i.i.i29.i, 0
  br i1 %cmp.i.not.i.i30.i, label %trace_e1000e_rx_rss_ip6_rfctl.exit.i, label %if.then.i.i31.i

if.then.i.i31.i:                                  ; preds = %land.lhs.true5.i.i.i
  %39 = load i8, ptr @message_with_timestamp, align 1
  %40 = and i8 %39, 1
  %tobool7.not.i.i.i = icmp eq i8 %40, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i34.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i31.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i26.i, ptr noundef null) #15
  %call10.i.i32.i = call i32 @qemu_get_thread_id() #15
  %41 = load i64, ptr %_now.i.i26.i, align 8
  %tv_usec.i.i33.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i26.i, i64 0, i32 1
  %42 = load i64, ptr %tv_usec.i.i33.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.23, i32 noundef %call10.i.i32.i, i64 noundef %41, i64 noundef %42, i32 noundef %35) #15
  br label %trace_e1000e_rx_rss_ip6_rfctl.exit.i

if.else.i.i34.i:                                  ; preds = %if.then.i.i31.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.24, i32 noundef %35) #15
  br label %trace_e1000e_rx_rss_ip6_rfctl.exit.i

trace_e1000e_rx_rss_ip6_rfctl.exit.i:             ; preds = %if.else.i.i34.i, %if.then8.i.i.i, %land.lhs.true5.i.i.i, %if.then36.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i26.i)
  %43 = load i32, ptr %l4hdr_proto.i, align 4
  %has_ext_hdrs.i = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call37.i, i64 0, i32 3
  %44 = load i8, ptr %has_ext_hdrs.i, align 8
  %45 = and i8 %44, 1
  %rss_ex_dst_valid.i = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call37.i, i64 0, i32 6
  %46 = load i8, ptr %rss_ex_dst_valid.i, align 2
  %47 = and i8 %46, 1
  %rss_ex_src_valid.i = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call37.i, i64 0, i32 4
  %48 = load i8, ptr %rss_ex_src_valid.i, align 1
  %49 = and i8 %48, 1
  %50 = load i32, ptr %arrayidx.i, align 8
  %conv58.i = zext i32 %50 to i64
  %and59.i = and i64 %conv58.i, 262144
  %and64.i = and i64 %conv58.i, 524288
  %and69.i = and i64 %conv58.i, 1048576
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i35.i)
  %51 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i36.i = icmp ne i32 %51, 0
  %52 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP6_DSTATE, align 2
  %tobool11.i.i.i = icmp ne i16 %52, 0
  %or.cond.i.i37.i = select i1 %tobool.i.i36.i, i1 %tobool11.i.i.i, i1 false
  br i1 %or.cond.i.i37.i, label %land.lhs.true12.i.i.i, label %trace_e1000e_rx_rss_ip6.exit.i

land.lhs.true12.i.i.i:                            ; preds = %trace_e1000e_rx_rss_ip6_rfctl.exit.i
  %53 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i38.i = and i32 %53, 32768
  %cmp.i.not.i.i39.i = icmp eq i32 %and.i.i.i38.i, 0
  br i1 %cmp.i.not.i.i39.i, label %trace_e1000e_rx_rss_ip6.exit.i, label %if.then.i.i40.i

if.then.i.i40.i:                                  ; preds = %land.lhs.true12.i.i.i
  %54 = load i8, ptr @message_with_timestamp, align 1
  %55 = and i8 %54, 1
  %tobool14.not.i.i.i = icmp eq i8 %55, 0
  br i1 %tobool14.not.i.i.i, label %if.else.i.i43.i, label %if.then15.i.i.i

if.then15.i.i.i:                                  ; preds = %if.then.i.i40.i
  %call16.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i35.i, ptr noundef null) #15
  %call17.i.i.i = call i32 @qemu_get_thread_id() #15
  %56 = load i64, ptr %_now.i.i35.i, align 8
  %tv_usec.i.i41.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i35.i, i64 0, i32 1
  %57 = load i64, ptr %tv_usec.i.i41.i, align 8
  %and40.lobit.i = lshr exact i32 %and40.i, 16
  %and44.lobit.i = lshr exact i32 %and44.i, 17
  %conv23.i.i.i = zext nneg i8 %45 to i32
  %conv25.i.i.i = zext nneg i8 %47 to i32
  %conv27.i.i.i = zext nneg i8 %49 to i32
  %and59.lobit.i = lshr exact i64 %and59.i, 18
  %conv29.i.i.i = trunc i64 %and59.lobit.i to i32
  %and64.lobit.i = lshr exact i64 %and64.i, 19
  %conv31.i.i.i = trunc i64 %and64.lobit.i to i32
  %and69.lobit.i = lshr exact i64 %and69.i, 20
  %conv33.i.i.i = trunc i64 %and69.lobit.i to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.25, i32 noundef %call17.i.i.i, i64 noundef %56, i64 noundef %57, i32 noundef %and40.lobit.i, i32 noundef %and44.lobit.i, i32 noundef %43, i32 noundef %conv23.i.i.i, i32 noundef %conv25.i.i.i, i32 noundef %conv27.i.i.i, i32 noundef %50, i32 noundef %conv29.i.i.i, i32 noundef %conv31.i.i.i, i32 noundef %conv33.i.i.i) #15
  br label %trace_e1000e_rx_rss_ip6.exit.i

if.else.i.i43.i:                                  ; preds = %if.then.i.i40.i
  %and40.lobit48.i = lshr exact i32 %and40.i, 16
  %and44.lobit49.i = lshr exact i32 %and44.i, 17
  %conv39.i.i.i = zext nneg i8 %45 to i32
  %conv41.i.i.i = zext nneg i8 %47 to i32
  %conv43.i.i.i = zext nneg i8 %49 to i32
  %and59.lobit50.i = lshr exact i64 %and59.i, 18
  %conv45.i.i.i = trunc i64 %and59.lobit50.i to i32
  %and64.lobit51.i = lshr exact i64 %and64.i, 19
  %conv47.i.i.i = trunc i64 %and64.lobit51.i to i32
  %and69.lobit52.i = lshr exact i64 %and69.i, 20
  %conv49.i.i.i = trunc i64 %and69.lobit52.i to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.26, i32 noundef %and40.lobit48.i, i32 noundef %and44.lobit49.i, i32 noundef %43, i32 noundef %conv39.i.i.i, i32 noundef %conv41.i.i.i, i32 noundef %conv43.i.i.i, i32 noundef %50, i32 noundef %conv45.i.i.i, i32 noundef %conv47.i.i.i, i32 noundef %conv49.i.i.i) #15
  br label %trace_e1000e_rx_rss_ip6.exit.i

trace_e1000e_rx_rss_ip6.exit.i:                   ; preds = %if.else.i.i43.i, %if.then15.i.i.i, %land.lhs.true12.i.i.i, %trace_e1000e_rx_rss_ip6_rfctl.exit.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i35.i)
  br i1 %tobool41.not.i, label %land.lhs.true74.i, label %lor.lhs.false.i

lor.lhs.false.i:                                  ; preds = %trace_e1000e_rx_rss_ip6.exit.i
  %58 = load i8, ptr %has_ext_hdrs.i, align 8
  %59 = and i8 %58, 1
  %tobool73.not.i = icmp eq i8 %59, 0
  br i1 %tobool73.not.i, label %land.lhs.true74.i, label %if.end111.i

land.lhs.true74.i:                                ; preds = %lor.lhs.false.i, %trace_e1000e_rx_rss_ip6.exit.i
  br i1 %tobool45.not.i, label %if.then84.i, label %lor.lhs.false76.i

lor.lhs.false76.i:                                ; preds = %land.lhs.true74.i
  %60 = load i8, ptr %rss_ex_dst_valid.i, align 2
  %61 = and i8 %60, 1
  %tobool78.not.i = icmp eq i8 %61, 0
  br i1 %tobool78.not.i, label %lor.lhs.false80.i, label %if.end111.i

lor.lhs.false80.i:                                ; preds = %lor.lhs.false76.i
  %62 = load i8, ptr %rss_ex_src_valid.i, align 1
  %63 = and i8 %62, 1
  %tobool82.not.i = icmp eq i8 %63, 0
  br i1 %tobool82.not.i, label %if.then84.i, label %if.end111.i

if.then84.i:                                      ; preds = %lor.lhs.false80.i, %land.lhs.true74.i
  %64 = load i32, ptr %l4hdr_proto.i, align 4
  %.pre53.i = load i32, ptr %arrayidx.i, align 8
  switch i32 %64, label %if.end103.i [
    i32 1, label %land.lhs.true87.i
    i32 2, label %land.lhs.true97.i
  ]

land.lhs.true87.i:                                ; preds = %if.then84.i
  %65 = and i32 %.pre53.i, 262144
  %tobool92.not.i = icmp eq i32 %65, 0
  br i1 %tobool92.not.i, label %if.end103.i, label %igb_rss_get_hash_type.exit

land.lhs.true97.i:                                ; preds = %if.then84.i
  %and100.i = and i32 %.pre53.i, 8388608
  %tobool101.not.i = icmp eq i32 %and100.i, 0
  br i1 %tobool101.not.i, label %if.end103.i, label %igb_rss_get_hash_type.exit

if.end103.i:                                      ; preds = %land.lhs.true97.i, %land.lhs.true87.i, %if.then84.i
  %66 = and i32 %.pre53.i, 524288
  %tobool108.not.i = icmp eq i32 %66, 0
  br i1 %tobool108.not.i, label %if.end111.i, label %igb_rss_get_hash_type.exit

if.end111.i:                                      ; preds = %if.end103.i, %lor.lhs.false80.i, %lor.lhs.false76.i, %lor.lhs.false.i
  %67 = load i32, ptr %arrayidx.i, align 8
  %68 = and i32 %67, 1048576
  %tobool116.not.i = icmp eq i32 %68, 0
  br i1 %tobool116.not.i, label %if.end120.i, label %igb_rss_get_hash_type.exit

if.end120.i:                                      ; preds = %if.end111.i, %if.else34.i, %if.end26.i
  br label %igb_rss_get_hash_type.exit

igb_rss_get_hash_type.exit:                       ; preds = %land.lhs.true.i33, %land.lhs.true20.i, %if.end26.i, %land.lhs.true87.i, %land.lhs.true97.i, %if.end103.i, %if.end111.i, %if.end120.i
  %retval.0.i = phi i32 [ 0, %if.end120.i ], [ 1, %land.lhs.true.i33 ], [ 7, %land.lhs.true20.i ], [ 2, %if.end26.i ], [ 3, %land.lhs.true87.i ], [ 8, %land.lhs.true97.i ], [ 4, %if.end103.i ], [ 5, %if.end111.i ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip4.i)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip6.i)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l4hdr_proto.i)
  %type3 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 3
  store i32 %retval.0.i, ptr %type3, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i34)
  %69 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i35 = icmp ne i32 %69, 0
  %70 = load i16, ptr @_TRACE_E1000E_RX_RSS_TYPE_DSTATE, align 2
  %tobool4.i.i36 = icmp ne i16 %70, 0
  %or.cond.i.i37 = select i1 %tobool.i.i35, i1 %tobool4.i.i36, i1 false
  br i1 %or.cond.i.i37, label %land.lhs.true5.i.i38, label %trace_e1000e_rx_rss_type.exit

land.lhs.true5.i.i38:                             ; preds = %igb_rss_get_hash_type.exit
  %71 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i39 = and i32 %71, 32768
  %cmp.i.not.i.i40 = icmp eq i32 %and.i.i.i39, 0
  br i1 %cmp.i.not.i.i40, label %trace_e1000e_rx_rss_type.exit, label %if.then.i.i41

if.then.i.i41:                                    ; preds = %land.lhs.true5.i.i38
  %72 = load i8, ptr @message_with_timestamp, align 1
  %73 = and i8 %72, 1
  %tobool7.not.i.i42 = icmp eq i8 %73, 0
  br i1 %tobool7.not.i.i42, label %if.else.i.i47, label %if.then8.i.i43

if.then8.i.i43:                                   ; preds = %if.then.i.i41
  %call9.i.i44 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i34, ptr noundef null) #15
  %call10.i.i45 = call i32 @qemu_get_thread_id() #15
  %74 = load i64, ptr %_now.i.i34, align 8
  %tv_usec.i.i46 = getelementptr inbounds %struct.timeval, ptr %_now.i.i34, i64 0, i32 1
  %75 = load i64, ptr %tv_usec.i.i46, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.27, i32 noundef %call10.i.i45, i64 noundef %74, i64 noundef %75, i32 noundef %retval.0.i) #15
  br label %trace_e1000e_rx_rss_type.exit

if.else.i.i47:                                    ; preds = %if.then.i.i41
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.28, i32 noundef %retval.0.i) #15
  br label %trace_e1000e_rx_rss_type.exit

trace_e1000e_rx_rss_type.exit:                    ; preds = %igb_rss_get_hash_type.exit, %land.lhs.true5.i.i38, %if.then8.i.i43, %if.else.i.i47
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i34)
  %76 = load i32, ptr %type3, align 4
  %cmp = icmp eq i32 %76, 0
  br i1 %cmp, label %if.then6, label %if.end9

if.then6:                                         ; preds = %trace_e1000e_rx_rss_type.exit
  %hash7 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 1
  store i32 0, ptr %hash7, align 4
  %queue8 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 2
  store i32 0, ptr %queue8, align 4
  br label %return

if.end9:                                          ; preds = %trace_e1000e_rx_rss_type.exit
  %77 = load i32, ptr %arrayidx.i, align 8
  %and.i.i49 = and i32 %77, 3
  %cmp.i.i50 = icmp eq i32 %and.i.i49, 2
  br i1 %cmp.i.i50, label %igb_rss_enabled.exit.i52, label %if.else.i51

igb_rss_enabled.exit.i52:                         ; preds = %if.end9
  %core.val.i.i53 = load i32, ptr %8, align 8
  %78 = and i32 %core.val.i.i53, 8192
  %tobool1.i.i.not.i54 = icmp eq i32 %78, 0
  br i1 %tobool1.i.i.not.i54, label %if.else.i51, label %if.end.i55

if.else.i51:                                      ; preds = %igb_rss_enabled.exit.i52, %if.end9
  call void @__assert_fail(ptr noundef nonnull @.str.20, ptr noundef nonnull @.str.3, i32 noundef 393, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_rss_calc_hash) #16
  unreachable

if.end.i55:                                       ; preds = %igb_rss_enabled.exit.i52
  %switch.tableidx = add i32 %76, -1
  %79 = icmp ult i32 %76, 9
  br i1 %79, label %switch.hole_check, label %sw.default.i

sw.default.i:                                     ; preds = %switch.hole_check, %if.end.i55
  call void @__assert_fail(ptr noundef nonnull @.str.29, ptr noundef nonnull @.str.3, i32 noundef 418, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_rss_calc_hash) #16
  unreachable

switch.hole_check:                                ; preds = %if.end.i55
  %switch.maskindex = trunc i32 %switch.tableidx to i8
  %switch.shifted = lshr i8 -33, %switch.maskindex
  %80 = and i8 %switch.shifted, 1
  %switch.lobit.not = icmp eq i8 %80, 0
  br i1 %switch.lobit.not, label %sw.default.i, label %switch.lookup

switch.lookup:                                    ; preds = %switch.hole_check
  %81 = sext i32 %switch.tableidx to i64
  %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.igb_rss_parse_packet, i64 0, i64 %81
  %switch.load = load i32, ptr %switch.gep, align 4
  %arrayidx.i56 = getelementptr [32768 x i32], ptr %core, i64 0, i64 5920
  %call8.i = call i32 @net_rx_pkt_calc_rss_hash(ptr noundef %pkt, i32 noundef %switch.load, ptr noundef %arrayidx.i56) #15
  %hash11 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 1
  store i32 %call8.i, ptr %hash11, align 4
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5888
  %82 = and i32 %call8.i, 127
  %and = zext nneg i32 %82 to i64
  %arrayidx13 = getelementptr i8, ptr %arrayidx, i64 %and
  %83 = load i8, ptr %arrayidx13, align 1
  %84 = and i8 %83, 15
  %and15 = zext nneg i8 %84 to i32
  %queue16 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %info, i64 0, i32 2
  store i32 %and15, ptr %queue16, align 4
  br label %return

return:                                           ; preds = %switch.lookup, %if.then6, %trace_e1000e_rx_rss_disabled.exit
  ret void
}

declare zeroext i1 @e1000x_rx_group_filter(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i16 @llvm.bswap.i16(i16) #7

declare void @net_rx_pkt_get_protocols(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

declare ptr @net_rx_pkt_get_ip6_info(ptr noundef) local_unnamed_addr #1

declare i32 @net_rx_pkt_calc_rss_hash(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

declare i32 @net_rx_pkt_get_packet_type(ptr noundef) local_unnamed_addr #1

declare ptr @net_rx_pkt_get_vhdr(ptr noundef) local_unnamed_addr #1

declare zeroext i1 @net_rx_pkt_fix_l4_csum(ptr noundef) local_unnamed_addr #1

declare ptr @net_rx_pkt_get_iovec(ptr noundef) local_unnamed_addr #1

declare ptr @pcie_sriov_get_vf_at_index(ptr noundef, i32 noundef) local_unnamed_addr #1

declare ptr @net_rx_pkt_get_ip4_info(ptr noundef) local_unnamed_addr #1

declare i64 @net_rx_pkt_get_l5_hdr_offset(ptr noundef) local_unnamed_addr #1

declare i64 @net_rx_pkt_get_l4_hdr_offset(ptr noundef) local_unnamed_addr #1

declare i32 @address_space_rw(ptr noundef, i64 noundef, i32, ptr noundef, i64 noundef, i1 noundef zeroext) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_write_adv_rx_descr(ptr nocapture noundef readonly %core, ptr nocapture noundef %desc, ptr noundef %pkt, ptr nocapture noundef readonly %rss_info, i16 noundef zeroext %etqf, i1 noundef zeroext %ts, i16 noundef zeroext %length) unnamed_addr #0 {
entry:
  %_now.i.i53 = alloca %struct.timeval, align 8
  %hasip4.i43 = alloca i8, align 1
  %hasip6.i44 = alloca i8, align 1
  %l4hdr_proto.i45 = alloca i32, align 4
  %_now.i.i27 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %_now.i.i89.i = alloca %struct.timeval, align 8
  %_now.i.i75.i = alloca %struct.timeval, align 8
  %_now.i.i59.i = alloca %struct.timeval, align 8
  %_now.i.i37.i.i = alloca %struct.timeval, align 8
  %_now.i.i23.i.i = alloca %struct.timeval, align 8
  %_now.i.i7.i.i = alloca %struct.timeval, align 8
  %_now.i.i.i.i = alloca %struct.timeval, align 8
  %csum_valid.i.i = alloca i8, align 1
  %_now.i.i45.i = alloca %struct.timeval, align 8
  %_now.i.i31.i = alloca %struct.timeval, align 8
  %_now.i.i22.i = alloca %struct.timeval, align 8
  %_now.i.i.i = alloca %struct.timeval, align 8
  %hasip4.i = alloca i8, align 1
  %hasip6.i = alloca i8, align 1
  %csum_valid.i = alloca i8, align 1
  %l4hdr_proto.i = alloca i32, align 4
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %cmp.not = icmp eq ptr %pkt, null
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %desc, i8 0, i64 16, i1 false)
  %upper = getelementptr inbounds %struct.anon.4, ptr %desc, i64 0, i32 1
  %length2 = getelementptr inbounds %struct.anon.4, ptr %desc, i64 0, i32 1, i32 1
  store i16 %length, ptr %length2, align 4
  %vlan = getelementptr inbounds %struct.anon.4, ptr %desc, i64 0, i32 1, i32 2
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip4.i)
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip6.i)
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %csum_valid.i)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l4hdr_proto.i)
  store i32 1, ptr %upper, align 4
  br i1 %cmp.not, label %func_exit.i, label %if.end.i

if.end.i:                                         ; preds = %entry
  store i32 3, ptr %upper, align 4
  call void @net_rx_pkt_get_protocols(ptr noundef nonnull %pkt, ptr noundef nonnull %hasip4.i, ptr noundef nonnull %hasip6.i, ptr noundef nonnull %l4hdr_proto.i) #15
  %0 = load i8, ptr %hasip4.i, align 1
  %1 = and i8 %0, 1
  %2 = load i8, ptr %hasip6.i, align 1
  %3 = and i8 %2, 1
  %4 = load i32, ptr %l4hdr_proto.i, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %5 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %5, 0
  %6 = load i16, ptr @_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE, align 2
  %tobool5.i.i.i = icmp ne i16 %6, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool5.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true6.i.i.i, label %trace_e1000e_rx_metadata_protocols.exit.i

land.lhs.true6.i.i.i:                             ; preds = %if.end.i
  %7 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %7, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %trace_e1000e_rx_metadata_protocols.exit.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true6.i.i.i
  %8 = load i8, ptr @message_with_timestamp, align 1
  %9 = and i8 %8, 1
  %tobool8.not.i.i.i = icmp eq i8 %9, 0
  br i1 %tobool8.not.i.i.i, label %if.else.i.i.i, label %if.then9.i.i.i

if.then9.i.i.i:                                   ; preds = %if.then.i.i.i
  %call10.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call11.i.i.i = call i32 @qemu_get_thread_id() #15
  %10 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %11 = load i64, ptr %tv_usec.i.i.i, align 8
  %conv13.i.i.i = zext nneg i8 %1 to i32
  %conv15.i.i.i = zext nneg i8 %3 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.47, i32 noundef %call11.i.i.i, i64 noundef %10, i64 noundef %11, i32 noundef %conv13.i.i.i, i32 noundef %conv15.i.i.i, i32 noundef %4) #15
  br label %trace_e1000e_rx_metadata_protocols.exit.i

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  %conv17.i.i.i = zext nneg i8 %1 to i32
  %conv19.i.i.i = zext nneg i8 %3 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.48, i32 noundef %conv17.i.i.i, i32 noundef %conv19.i.i.i, i32 noundef %4) #15
  br label %trace_e1000e_rx_metadata_protocols.exit.i

trace_e1000e_rx_metadata_protocols.exit.i:        ; preds = %if.else.i.i.i, %if.then9.i.i.i, %land.lhs.true6.i.i.i, %if.end.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  %call.i = call zeroext i1 @net_rx_pkt_is_vlan_stripped(ptr noundef nonnull %pkt) #15
  br i1 %call.i, label %if.then3.i, label %if.end7.i

if.then3.i:                                       ; preds = %trace_e1000e_rx_metadata_protocols.exit.i
  %12 = load i32, ptr %upper, align 4
  %or4.i = or i32 %12, 8
  store i32 %or4.i, ptr %upper, align 4
  %call5.i = call zeroext i16 @net_rx_pkt_get_vlan_tag(ptr noundef nonnull %pkt) #15
  store i16 %call5.i, ptr %vlan, align 2
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i22.i)
  %13 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i23.i = icmp ne i32 %13, 0
  %14 = load i16, ptr @_TRACE_E1000E_RX_METADATA_VLAN_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %14, 0
  %or.cond.i.i24.i = select i1 %tobool.i.i23.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i24.i, label %land.lhs.true5.i.i.i, label %trace_e1000e_rx_metadata_vlan.exit.i

land.lhs.true5.i.i.i:                             ; preds = %if.then3.i
  %15 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i25.i = and i32 %15, 32768
  %cmp.i.not.i.i26.i = icmp eq i32 %and.i.i.i25.i, 0
  br i1 %cmp.i.not.i.i26.i, label %trace_e1000e_rx_metadata_vlan.exit.i, label %if.then.i.i27.i

if.then.i.i27.i:                                  ; preds = %land.lhs.true5.i.i.i
  %16 = load i8, ptr @message_with_timestamp, align 1
  %17 = and i8 %16, 1
  %tobool7.not.i.i.i = icmp eq i8 %17, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i30.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i27.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i22.i, ptr noundef null) #15
  %call10.i.i28.i = call i32 @qemu_get_thread_id() #15
  %18 = load i64, ptr %_now.i.i22.i, align 8
  %tv_usec.i.i29.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i22.i, i64 0, i32 1
  %19 = load i64, ptr %tv_usec.i.i29.i, align 8
  %conv11.i.i.i = zext i16 %call5.i to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.49, i32 noundef %call10.i.i28.i, i64 noundef %18, i64 noundef %19, i32 noundef %conv11.i.i.i) #15
  br label %trace_e1000e_rx_metadata_vlan.exit.i

if.else.i.i30.i:                                  ; preds = %if.then.i.i27.i
  %conv12.i.i.i = zext i16 %call5.i to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.50, i32 noundef %conv12.i.i.i) #15
  br label %trace_e1000e_rx_metadata_vlan.exit.i

trace_e1000e_rx_metadata_vlan.exit.i:             ; preds = %if.else.i.i30.i, %if.then8.i.i.i, %land.lhs.true5.i.i.i, %if.then3.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i22.i)
  br label %if.end7.i

if.end7.i:                                        ; preds = %trace_e1000e_rx_metadata_vlan.exit.i, %trace_e1000e_rx_metadata_protocols.exit.i
  %20 = load i8, ptr %hasip6.i, align 1
  %21 = and i8 %20, 1
  %tobool8.not.i = icmp eq i8 %21, 0
  br i1 %tobool8.not.i, label %if.end11.i, label %land.lhs.true.i

land.lhs.true.i:                                  ; preds = %if.end7.i
  %arrayidx.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5122
  %22 = load i32, ptr %arrayidx.i, align 8
  %and.i = and i32 %22, 2048
  %tobool9.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool9.not.i, label %if.end11.i, label %if.then10.i

if.then10.i:                                      ; preds = %land.lhs.true.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i31.i)
  %23 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i32.i = icmp ne i32 %23, 0
  %24 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE, align 2
  %tobool4.i.i33.i = icmp ne i16 %24, 0
  %or.cond.i.i34.i = select i1 %tobool.i.i32.i, i1 %tobool4.i.i33.i, i1 false
  br i1 %or.cond.i.i34.i, label %land.lhs.true5.i.i35.i, label %trace_e1000e_rx_metadata_ipv6_sum_disabled.exit.i

land.lhs.true5.i.i35.i:                           ; preds = %if.then10.i
  %25 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i36.i = and i32 %25, 32768
  %cmp.i.not.i.i37.i = icmp eq i32 %and.i.i.i36.i, 0
  br i1 %cmp.i.not.i.i37.i, label %trace_e1000e_rx_metadata_ipv6_sum_disabled.exit.i, label %if.then.i.i38.i

if.then.i.i38.i:                                  ; preds = %land.lhs.true5.i.i35.i
  %26 = load i8, ptr @message_with_timestamp, align 1
  %27 = and i8 %26, 1
  %tobool7.not.i.i39.i = icmp eq i8 %27, 0
  br i1 %tobool7.not.i.i39.i, label %if.else.i.i44.i, label %if.then8.i.i40.i

if.then8.i.i40.i:                                 ; preds = %if.then.i.i38.i
  %call9.i.i41.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i31.i, ptr noundef null) #15
  %call10.i.i42.i = call i32 @qemu_get_thread_id() #15
  %28 = load i64, ptr %_now.i.i31.i, align 8
  %tv_usec.i.i43.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i31.i, i64 0, i32 1
  %29 = load i64, ptr %tv_usec.i.i43.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.51, i32 noundef %call10.i.i42.i, i64 noundef %28, i64 noundef %29) #15
  br label %trace_e1000e_rx_metadata_ipv6_sum_disabled.exit.i

if.else.i.i44.i:                                  ; preds = %if.then.i.i38.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.52) #15
  br label %trace_e1000e_rx_metadata_ipv6_sum_disabled.exit.i

trace_e1000e_rx_metadata_ipv6_sum_disabled.exit.i: ; preds = %if.else.i.i44.i, %if.then8.i.i40.i, %land.lhs.true5.i.i35.i, %if.then10.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i31.i)
  br label %func_exit.i

if.end11.i:                                       ; preds = %land.lhs.true.i, %if.end7.i
  %call12.i = call ptr @net_rx_pkt_get_vhdr(ptr noundef nonnull %pkt) #15
  %30 = load i8, ptr %call12.i, align 2
  %31 = and i8 %30, 3
  %or.cond.i = icmp eq i8 %31, 0
  br i1 %or.cond.i, label %if.then20.i, label %if.end21.i

if.then20.i:                                      ; preds = %if.end11.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i45.i)
  %32 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i46.i = icmp ne i32 %32, 0
  %33 = load i16, ptr @_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE, align 2
  %tobool4.i.i47.i = icmp ne i16 %33, 0
  %or.cond.i.i48.i = select i1 %tobool.i.i46.i, i1 %tobool4.i.i47.i, i1 false
  br i1 %or.cond.i.i48.i, label %land.lhs.true5.i.i49.i, label %trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i

land.lhs.true5.i.i49.i:                           ; preds = %if.then20.i
  %34 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i50.i = and i32 %34, 32768
  %cmp.i.not.i.i51.i = icmp eq i32 %and.i.i.i50.i, 0
  br i1 %cmp.i.not.i.i51.i, label %trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i, label %if.then.i.i52.i

if.then.i.i52.i:                                  ; preds = %land.lhs.true5.i.i49.i
  %35 = load i8, ptr @message_with_timestamp, align 1
  %36 = and i8 %35, 1
  %tobool7.not.i.i53.i = icmp eq i8 %36, 0
  br i1 %tobool7.not.i.i53.i, label %if.else.i.i58.i, label %if.then8.i.i54.i

if.then8.i.i54.i:                                 ; preds = %if.then.i.i52.i
  %call9.i.i55.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i45.i, ptr noundef null) #15
  %call10.i.i56.i = call i32 @qemu_get_thread_id() #15
  %37 = load i64, ptr %_now.i.i45.i, align 8
  %tv_usec.i.i57.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i45.i, i64 0, i32 1
  %38 = load i64, ptr %tv_usec.i.i57.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.53, i32 noundef %call10.i.i56.i, i64 noundef %37, i64 noundef %38) #15
  br label %trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i

if.else.i.i58.i:                                  ; preds = %if.then.i.i52.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.54) #15
  br label %trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i

trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i: ; preds = %if.else.i.i58.i, %if.then8.i.i54.i, %land.lhs.true5.i.i49.i, %if.then20.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i45.i)
  %39 = load i32, ptr %l4hdr_proto.i, align 4
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %csum_valid.i.i)
  %40 = getelementptr i8, ptr %core, i64 20480
  %core.val.i.i = load i32, ptr %40, align 8
  %and.i.i.i = and i32 %core.val.i.i, 256
  %tobool.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool.i.not.i.i, label %if.else4.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i
  %call1.i.i = call zeroext i1 @net_rx_pkt_validate_l3_csum(ptr noundef nonnull %pkt, ptr noundef nonnull %csum_valid.i.i) #15
  br i1 %call1.i.i, label %if.else.i.i, label %if.then2.i.i

if.then2.i.i:                                     ; preds = %if.then.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i.i)
  %41 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i.i = icmp ne i32 %41, 0
  %42 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %tobool4.i.i.i.i = icmp ne i16 %42, 0
  %or.cond.i.i.i.i = select i1 %tobool.i.i.i.i, i1 %tobool4.i.i.i.i, i1 false
  br i1 %or.cond.i.i.i.i, label %land.lhs.true5.i.i.i.i, label %trace_e1000e_rx_metadata_l3_csum_validation_failed.exit.i.i

land.lhs.true5.i.i.i.i:                           ; preds = %if.then2.i.i
  %43 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i.i = and i32 %43, 32768
  %cmp.i.not.i.i.i.i = icmp eq i32 %and.i.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i.i, label %trace_e1000e_rx_metadata_l3_csum_validation_failed.exit.i.i, label %if.then.i.i.i.i

if.then.i.i.i.i:                                  ; preds = %land.lhs.true5.i.i.i.i
  %44 = load i8, ptr @message_with_timestamp, align 1
  %45 = and i8 %44, 1
  %tobool7.not.i.i.i.i = icmp eq i8 %45, 0
  br i1 %tobool7.not.i.i.i.i, label %if.else.i.i.i.i, label %if.then8.i.i.i.i

if.then8.i.i.i.i:                                 ; preds = %if.then.i.i.i.i
  %call9.i.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i.i, ptr noundef null) #15
  %call10.i.i.i.i = call i32 @qemu_get_thread_id() #15
  %46 = load i64, ptr %_now.i.i.i.i, align 8
  %tv_usec.i.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i.i, i64 0, i32 1
  %47 = load i64, ptr %tv_usec.i.i.i.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.55, i32 noundef %call10.i.i.i.i, i64 noundef %46, i64 noundef %47) #15
  br label %trace_e1000e_rx_metadata_l3_csum_validation_failed.exit.i.i

if.else.i.i.i.i:                                  ; preds = %if.then.i.i.i.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.56) #15
  br label %trace_e1000e_rx_metadata_l3_csum_validation_failed.exit.i.i

trace_e1000e_rx_metadata_l3_csum_validation_failed.exit.i.i: ; preds = %if.else.i.i.i.i, %if.then8.i.i.i.i, %land.lhs.true5.i.i.i.i, %if.then2.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i.i)
  br label %if.end5.i.i

if.else.i.i:                                      ; preds = %if.then.i.i
  %48 = load i8, ptr %csum_valid.i.i, align 1
  %49 = and i8 %48, 1
  %50 = zext nneg i8 %49 to i32
  %51 = shl nuw nsw i32 %50, 30
  %or.i.i = xor i32 %51, 1073741888
  %52 = load i32, ptr %upper, align 4
  %or3.i.i = or i32 %or.i.i, %52
  store i32 %or3.i.i, ptr %upper, align 4
  br label %if.end5.i.i

if.else4.i.i:                                     ; preds = %trace_e1000e_rx_metadata_virthdr_no_csum_info.exit.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i7.i.i)
  %53 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i8.i.i = icmp ne i32 %53, 0
  %54 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE, align 2
  %tobool4.i.i9.i.i = icmp ne i16 %54, 0
  %or.cond.i.i10.i.i = select i1 %tobool.i.i8.i.i, i1 %tobool4.i.i9.i.i, i1 false
  br i1 %or.cond.i.i10.i.i, label %land.lhs.true5.i.i11.i.i, label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i.i

land.lhs.true5.i.i11.i.i:                         ; preds = %if.else4.i.i
  %55 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i12.i.i = and i32 %55, 32768
  %cmp.i.not.i.i13.i.i = icmp eq i32 %and.i.i.i12.i.i, 0
  br i1 %cmp.i.not.i.i13.i.i, label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i.i, label %if.then.i.i14.i.i

if.then.i.i14.i.i:                                ; preds = %land.lhs.true5.i.i11.i.i
  %56 = load i8, ptr @message_with_timestamp, align 1
  %57 = and i8 %56, 1
  %tobool7.not.i.i15.i.i = icmp eq i8 %57, 0
  br i1 %tobool7.not.i.i15.i.i, label %if.else.i.i20.i.i, label %if.then8.i.i16.i.i

if.then8.i.i16.i.i:                               ; preds = %if.then.i.i14.i.i
  %call9.i.i17.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i7.i.i, ptr noundef null) #15
  %call10.i.i18.i.i = call i32 @qemu_get_thread_id() #15
  %58 = load i64, ptr %_now.i.i7.i.i, align 8
  %tv_usec.i.i19.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i7.i.i, i64 0, i32 1
  %59 = load i64, ptr %tv_usec.i.i19.i.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.57, i32 noundef %call10.i.i18.i.i, i64 noundef %58, i64 noundef %59) #15
  br label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i.i

if.else.i.i20.i.i:                                ; preds = %if.then.i.i14.i.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.58) #15
  br label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i.i

trace_e1000e_rx_metadata_l3_cso_disabled.exit.i.i: ; preds = %if.else.i.i20.i.i, %if.then8.i.i16.i.i, %land.lhs.true5.i.i11.i.i, %if.else4.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i7.i.i)
  br label %if.end5.i.i

if.end5.i.i:                                      ; preds = %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i.i, %if.else.i.i, %trace_e1000e_rx_metadata_l3_csum_validation_failed.exit.i.i
  %core.val6.i.i = load i32, ptr %40, align 8
  %and.i21.i.i = and i32 %core.val6.i.i, 512
  %tobool.i22.not.i.i = icmp eq i32 %and.i21.i.i, 0
  br i1 %tobool.i22.not.i.i, label %if.then7.i.i, label %if.end8.i.i

if.then7.i.i:                                     ; preds = %if.end5.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i23.i.i)
  %60 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i24.i.i = icmp ne i32 %60, 0
  %61 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE, align 2
  %tobool4.i.i25.i.i = icmp ne i16 %61, 0
  %or.cond.i.i26.i.i = select i1 %tobool.i.i24.i.i, i1 %tobool4.i.i25.i.i, i1 false
  br i1 %or.cond.i.i26.i.i, label %land.lhs.true5.i.i27.i.i, label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i.i

land.lhs.true5.i.i27.i.i:                         ; preds = %if.then7.i.i
  %62 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i28.i.i = and i32 %62, 32768
  %cmp.i.not.i.i29.i.i = icmp eq i32 %and.i.i.i28.i.i, 0
  br i1 %cmp.i.not.i.i29.i.i, label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i.i, label %if.then.i.i30.i.i

if.then.i.i30.i.i:                                ; preds = %land.lhs.true5.i.i27.i.i
  %63 = load i8, ptr @message_with_timestamp, align 1
  %64 = and i8 %63, 1
  %tobool7.not.i.i31.i.i = icmp eq i8 %64, 0
  br i1 %tobool7.not.i.i31.i.i, label %if.else.i.i36.i.i, label %if.then8.i.i32.i.i

if.then8.i.i32.i.i:                               ; preds = %if.then.i.i30.i.i
  %call9.i.i33.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i23.i.i, ptr noundef null) #15
  %call10.i.i34.i.i = call i32 @qemu_get_thread_id() #15
  %65 = load i64, ptr %_now.i.i23.i.i, align 8
  %tv_usec.i.i35.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i23.i.i, i64 0, i32 1
  %66 = load i64, ptr %tv_usec.i.i35.i.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.61, i32 noundef %call10.i.i34.i.i, i64 noundef %65, i64 noundef %66) #15
  br label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i.i

if.else.i.i36.i.i:                                ; preds = %if.then.i.i30.i.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.62) #15
  br label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i.i

trace_e1000e_rx_metadata_l4_cso_disabled.exit.i.i: ; preds = %if.else.i.i36.i.i, %if.then8.i.i32.i.i, %land.lhs.true5.i.i27.i.i, %if.then7.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i23.i.i)
  br label %igb_verify_csum_in_sw.exit.i

if.end8.i.i:                                      ; preds = %if.end5.i.i
  %call9.i.i = call zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef nonnull %pkt, ptr noundef nonnull %csum_valid.i.i) #15
  br i1 %call9.i.i, label %if.end11.i.i, label %if.then10.i.i

if.then10.i.i:                                    ; preds = %if.end8.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i37.i.i)
  %67 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i38.i.i = icmp ne i32 %67, 0
  %68 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %tobool4.i.i39.i.i = icmp ne i16 %68, 0
  %or.cond.i.i40.i.i = select i1 %tobool.i.i38.i.i, i1 %tobool4.i.i39.i.i, i1 false
  br i1 %or.cond.i.i40.i.i, label %land.lhs.true5.i.i41.i.i, label %trace_e1000e_rx_metadata_l4_csum_validation_failed.exit.i.i

land.lhs.true5.i.i41.i.i:                         ; preds = %if.then10.i.i
  %69 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i42.i.i = and i32 %69, 32768
  %cmp.i.not.i.i43.i.i = icmp eq i32 %and.i.i.i42.i.i, 0
  br i1 %cmp.i.not.i.i43.i.i, label %trace_e1000e_rx_metadata_l4_csum_validation_failed.exit.i.i, label %if.then.i.i44.i.i

if.then.i.i44.i.i:                                ; preds = %land.lhs.true5.i.i41.i.i
  %70 = load i8, ptr @message_with_timestamp, align 1
  %71 = and i8 %70, 1
  %tobool7.not.i.i45.i.i = icmp eq i8 %71, 0
  br i1 %tobool7.not.i.i45.i.i, label %if.else.i.i50.i.i, label %if.then8.i.i46.i.i

if.then8.i.i46.i.i:                               ; preds = %if.then.i.i44.i.i
  %call9.i.i47.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i37.i.i, ptr noundef null) #15
  %call10.i.i48.i.i = call i32 @qemu_get_thread_id() #15
  %72 = load i64, ptr %_now.i.i37.i.i, align 8
  %tv_usec.i.i49.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i37.i.i, i64 0, i32 1
  %73 = load i64, ptr %tv_usec.i.i49.i.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.59, i32 noundef %call10.i.i48.i.i, i64 noundef %72, i64 noundef %73) #15
  br label %trace_e1000e_rx_metadata_l4_csum_validation_failed.exit.i.i

if.else.i.i50.i.i:                                ; preds = %if.then.i.i44.i.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.60) #15
  br label %trace_e1000e_rx_metadata_l4_csum_validation_failed.exit.i.i

trace_e1000e_rx_metadata_l4_csum_validation_failed.exit.i.i: ; preds = %if.else.i.i50.i.i, %if.then8.i.i46.i.i, %land.lhs.true5.i.i41.i.i, %if.then10.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i37.i.i)
  br label %igb_verify_csum_in_sw.exit.i

if.end11.i.i:                                     ; preds = %if.end8.i.i
  %74 = load i8, ptr %csum_valid.i.i, align 1
  %75 = and i8 %74, 1
  %76 = zext nneg i8 %75 to i32
  %77 = shl nuw nsw i32 %76, 29
  %or14.i.i = xor i32 %77, 536870944
  %78 = load i32, ptr %upper, align 4
  %or15.i.i = or i32 %or14.i.i, %78
  store i32 %or15.i.i, ptr %upper, align 4
  %cmp.i.i = icmp eq i32 %39, 2
  br i1 %cmp.i.i, label %if.then16.i.i, label %igb_verify_csum_in_sw.exit.i

if.then16.i.i:                                    ; preds = %if.end11.i.i
  %or17.i.i = or i32 %or15.i.i, 16
  store i32 %or17.i.i, ptr %upper, align 4
  br label %igb_verify_csum_in_sw.exit.i

igb_verify_csum_in_sw.exit.i:                     ; preds = %if.then16.i.i, %if.end11.i.i, %trace_e1000e_rx_metadata_l4_csum_validation_failed.exit.i.i, %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i.i
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %csum_valid.i.i)
  br label %func_exit.i

if.end21.i:                                       ; preds = %if.end11.i
  %79 = getelementptr i8, ptr %core, i64 20480
  %core.val.i = load i32, ptr %79, align 8
  %and.i.i = and i32 %core.val.i, 256
  %tobool.i.not.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.i.not.i, label %if.else.i, label %if.then23.i

if.then23.i:                                      ; preds = %if.end21.i
  %80 = load i8, ptr %hasip4.i, align 1
  %81 = shl i8 %80, 6
  %82 = and i8 %81, 64
  %cond.i = zext nneg i8 %82 to i32
  %83 = load i32, ptr %upper, align 4
  %or26.i = or i32 %83, %cond.i
  store i32 %or26.i, ptr %upper, align 4
  br label %if.end27.i

if.else.i:                                        ; preds = %if.end21.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i59.i)
  %84 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i60.i = icmp ne i32 %84, 0
  %85 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE, align 2
  %tobool4.i.i61.i = icmp ne i16 %85, 0
  %or.cond.i.i62.i = select i1 %tobool.i.i60.i, i1 %tobool4.i.i61.i, i1 false
  br i1 %or.cond.i.i62.i, label %land.lhs.true5.i.i63.i, label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i

land.lhs.true5.i.i63.i:                           ; preds = %if.else.i
  %86 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i64.i = and i32 %86, 32768
  %cmp.i.not.i.i65.i = icmp eq i32 %and.i.i.i64.i, 0
  br i1 %cmp.i.not.i.i65.i, label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i, label %if.then.i.i66.i

if.then.i.i66.i:                                  ; preds = %land.lhs.true5.i.i63.i
  %87 = load i8, ptr @message_with_timestamp, align 1
  %88 = and i8 %87, 1
  %tobool7.not.i.i67.i = icmp eq i8 %88, 0
  br i1 %tobool7.not.i.i67.i, label %if.else.i.i72.i, label %if.then8.i.i68.i

if.then8.i.i68.i:                                 ; preds = %if.then.i.i66.i
  %call9.i.i69.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i59.i, ptr noundef null) #15
  %call10.i.i70.i = call i32 @qemu_get_thread_id() #15
  %89 = load i64, ptr %_now.i.i59.i, align 8
  %tv_usec.i.i71.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i59.i, i64 0, i32 1
  %90 = load i64, ptr %tv_usec.i.i71.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.57, i32 noundef %call10.i.i70.i, i64 noundef %89, i64 noundef %90) #15
  br label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i

if.else.i.i72.i:                                  ; preds = %if.then.i.i66.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.58) #15
  br label %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i

trace_e1000e_rx_metadata_l3_cso_disabled.exit.i:  ; preds = %if.else.i.i72.i, %if.then8.i.i68.i, %land.lhs.true5.i.i63.i, %if.else.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i59.i)
  br label %if.end27.i

if.end27.i:                                       ; preds = %trace_e1000e_rx_metadata_l3_cso_disabled.exit.i, %if.then23.i
  %core.val21.i = load i32, ptr %79, align 8
  %and.i73.i = and i32 %core.val21.i, 512
  %tobool.i74.not.i = icmp eq i32 %and.i73.i, 0
  br i1 %tobool.i74.not.i, label %if.else41.i, label %if.then29.i

if.then29.i:                                      ; preds = %if.end27.i
  %91 = load i32, ptr %l4hdr_proto.i, align 4
  switch i32 %91, label %func_exit.i [
    i32 3, label %sw.bb.i
    i32 1, label %if.then29.sw.bb37_crit_edge.i
    i32 2, label %sw.bb39.i
  ]

if.then29.sw.bb37_crit_edge.i:                    ; preds = %if.then29.i
  %.pre.i = load i32, ptr %upper, align 4
  br label %sw.bb37.i

sw.bb.i:                                          ; preds = %if.then29.i
  %call30.i = call zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef nonnull %pkt, ptr noundef nonnull %csum_valid.i) #15
  br i1 %call30.i, label %if.end32.i, label %if.then31.i

if.then31.i:                                      ; preds = %sw.bb.i
  call fastcc void @trace_e1000e_rx_metadata_l4_csum_validation_failed()
  br label %func_exit.i

if.end32.i:                                       ; preds = %sw.bb.i
  %92 = load i8, ptr %csum_valid.i, align 1
  %93 = and i8 %92, 1
  %tobool33.not.i = icmp eq i8 %93, 0
  %.pre103.i = load i32, ptr %upper, align 4
  %or35.i = or i32 %.pre103.i, 536870912
  %spec.select.i = select i1 %tobool33.not.i, i32 %or35.i, i32 %.pre103.i
  br label %sw.bb37.i

sw.bb37.i:                                        ; preds = %if.end32.i, %if.then29.sw.bb37_crit_edge.i
  %94 = phi i32 [ %.pre.i, %if.then29.sw.bb37_crit_edge.i ], [ %spec.select.i, %if.end32.i ]
  %or38.i = or i32 %94, 32
  store i32 %or38.i, ptr %upper, align 4
  br label %func_exit.i

sw.bb39.i:                                        ; preds = %if.then29.i
  %95 = load i32, ptr %upper, align 4
  %or40.i = or i32 %95, 48
  store i32 %or40.i, ptr %upper, align 4
  br label %func_exit.i

if.else41.i:                                      ; preds = %if.end27.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i75.i)
  %96 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i76.i = icmp ne i32 %96, 0
  %97 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE, align 2
  %tobool4.i.i77.i = icmp ne i16 %97, 0
  %or.cond.i.i78.i = select i1 %tobool.i.i76.i, i1 %tobool4.i.i77.i, i1 false
  br i1 %or.cond.i.i78.i, label %land.lhs.true5.i.i79.i, label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i

land.lhs.true5.i.i79.i:                           ; preds = %if.else41.i
  %98 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i80.i = and i32 %98, 32768
  %cmp.i.not.i.i81.i = icmp eq i32 %and.i.i.i80.i, 0
  br i1 %cmp.i.not.i.i81.i, label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i, label %if.then.i.i82.i

if.then.i.i82.i:                                  ; preds = %land.lhs.true5.i.i79.i
  %99 = load i8, ptr @message_with_timestamp, align 1
  %100 = and i8 %99, 1
  %tobool7.not.i.i83.i = icmp eq i8 %100, 0
  br i1 %tobool7.not.i.i83.i, label %if.else.i.i88.i, label %if.then8.i.i84.i

if.then8.i.i84.i:                                 ; preds = %if.then.i.i82.i
  %call9.i.i85.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i75.i, ptr noundef null) #15
  %call10.i.i86.i = call i32 @qemu_get_thread_id() #15
  %101 = load i64, ptr %_now.i.i75.i, align 8
  %tv_usec.i.i87.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i75.i, i64 0, i32 1
  %102 = load i64, ptr %tv_usec.i.i87.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.61, i32 noundef %call10.i.i86.i, i64 noundef %101, i64 noundef %102) #15
  br label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i

if.else.i.i88.i:                                  ; preds = %if.then.i.i82.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.62) #15
  br label %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i

trace_e1000e_rx_metadata_l4_cso_disabled.exit.i:  ; preds = %if.else.i.i88.i, %if.then8.i.i84.i, %land.lhs.true5.i.i79.i, %if.else41.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i75.i)
  br label %func_exit.i

func_exit.i:                                      ; preds = %trace_e1000e_rx_metadata_l4_cso_disabled.exit.i, %sw.bb39.i, %sw.bb37.i, %if.then31.i, %if.then29.i, %igb_verify_csum_in_sw.exit.i, %trace_e1000e_rx_metadata_ipv6_sum_disabled.exit.i, %entry
  %103 = load i32, ptr %upper, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i89.i)
  %104 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i90.i = icmp ne i32 %104, 0
  %105 = load i16, ptr @_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE, align 2
  %tobool4.i.i91.i = icmp ne i16 %105, 0
  %or.cond.i.i92.i = select i1 %tobool.i.i90.i, i1 %tobool4.i.i91.i, i1 false
  br i1 %or.cond.i.i92.i, label %land.lhs.true5.i.i93.i, label %igb_build_rx_metadata_common.exit

land.lhs.true5.i.i93.i:                           ; preds = %func_exit.i
  %106 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i94.i = and i32 %106, 32768
  %cmp.i.not.i.i95.i = icmp eq i32 %and.i.i.i94.i, 0
  br i1 %cmp.i.not.i.i95.i, label %igb_build_rx_metadata_common.exit, label %if.then.i.i96.i

if.then.i.i96.i:                                  ; preds = %land.lhs.true5.i.i93.i
  %107 = load i8, ptr @message_with_timestamp, align 1
  %108 = and i8 %107, 1
  %tobool7.not.i.i97.i = icmp eq i8 %108, 0
  br i1 %tobool7.not.i.i97.i, label %if.else.i.i102.i, label %if.then8.i.i98.i

if.then8.i.i98.i:                                 ; preds = %if.then.i.i96.i
  %call9.i.i99.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i89.i, ptr noundef null) #15
  %call10.i.i100.i = call i32 @qemu_get_thread_id() #15
  %109 = load i64, ptr %_now.i.i89.i, align 8
  %tv_usec.i.i101.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i89.i, i64 0, i32 1
  %110 = load i64, ptr %tv_usec.i.i101.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.63, i32 noundef %call10.i.i100.i, i64 noundef %109, i64 noundef %110, i32 noundef %103) #15
  br label %igb_build_rx_metadata_common.exit

if.else.i.i102.i:                                 ; preds = %if.then.i.i96.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.64, i32 noundef %103) #15
  br label %igb_build_rx_metadata_common.exit

igb_build_rx_metadata_common.exit:                ; preds = %func_exit.i, %land.lhs.true5.i.i93.i, %if.then8.i.i98.i, %if.else.i.i102.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i89.i)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip4.i)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip6.i)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %csum_valid.i)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l4hdr_proto.i)
  br i1 %cmp.not, label %return, label %if.end

if.end:                                           ; preds = %igb_build_rx_metadata_common.exit
  call void @net_rx_pkt_get_protocols(ptr noundef nonnull %pkt, ptr noundef nonnull %hasip4, ptr noundef nonnull %hasip6, ptr noundef nonnull %l4hdr_proto) #15
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5120
  %111 = load i32, ptr %arrayidx, align 8
  %and = and i32 %111, 8192
  %cmp6.not = icmp eq i32 %and, 0
  br i1 %cmp6.not, label %if.else, label %if.then7

if.then7:                                         ; preds = %if.end
  %112 = load i8, ptr %rss_info, align 4
  %113 = and i8 %112, 1
  %tobool8.not = icmp eq i8 %113, 0
  br i1 %tobool8.not, label %if.end24, label %if.then9

if.then9:                                         ; preds = %if.then7
  %hash = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %rss_info, i64 0, i32 1
  %114 = load i32, ptr %hash, align 4
  %hi_dword = getelementptr inbounds %struct.anon.5, ptr %desc, i64 0, i32 1
  store i32 %114, ptr %hi_dword, align 4
  %type = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %rss_info, i64 0, i32 3
  %115 = load i32, ptr %type, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %116 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %116, 0
  %117 = load i16, ptr @_TRACE_IGB_RX_METADATA_RSS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %117, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_rx_metadata_rss.exit

land.lhs.true5.i.i:                               ; preds = %if.then9
  %118 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i23 = and i32 %118, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i23, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_rx_metadata_rss.exit, label %if.then.i.i24

if.then.i.i24:                                    ; preds = %land.lhs.true5.i.i
  %119 = load i8, ptr @message_with_timestamp, align 1
  %120 = and i8 %119, 1
  %tobool7.not.i.i = icmp eq i8 %120, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i26, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i24
  %call9.i.i25 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = call i32 @qemu_get_thread_id() #15
  %121 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %122 = load i64, ptr %tv_usec.i.i, align 8
  %conv11.i.i = and i32 %115, 65535
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.65, i32 noundef %call10.i.i, i64 noundef %121, i64 noundef %122, i32 noundef %114, i32 noundef %conv11.i.i) #15
  br label %trace_igb_rx_metadata_rss.exit

if.else.i.i26:                                    ; preds = %if.then.i.i24
  %conv12.i.i = and i32 %115, 65535
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.66, i32 noundef %114, i32 noundef %conv12.i.i) #15
  br label %trace_igb_rx_metadata_rss.exit

trace_igb_rx_metadata_rss.exit:                   ; preds = %if.then9, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i26
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %123 = and i32 %115, 65535
  br label %if.end24

if.else:                                          ; preds = %if.end
  %124 = load i8, ptr %hasip4, align 1
  %125 = and i8 %124, 1
  %tobool14.not = icmp eq i8 %125, 0
  br i1 %tobool14.not, label %if.end24, label %if.then15

if.then15:                                        ; preds = %if.else
  %call16 = call zeroext i16 @net_rx_pkt_get_ip_id(ptr noundef nonnull %pkt) #15
  %hi_dword19 = getelementptr inbounds %struct.anon.5, ptr %desc, i64 0, i32 1
  store i16 %call16, ptr %hi_dword19, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i27)
  %126 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i28 = icmp ne i32 %126, 0
  %127 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE, align 2
  %tobool4.i.i29 = icmp ne i16 %127, 0
  %or.cond.i.i30 = select i1 %tobool.i.i28, i1 %tobool4.i.i29, i1 false
  br i1 %or.cond.i.i30, label %land.lhs.true5.i.i31, label %trace_e1000e_rx_metadata_ip_id.exit

land.lhs.true5.i.i31:                             ; preds = %if.then15
  %128 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i32 = and i32 %128, 32768
  %cmp.i.not.i.i33 = icmp eq i32 %and.i.i.i32, 0
  br i1 %cmp.i.not.i.i33, label %trace_e1000e_rx_metadata_ip_id.exit, label %if.then.i.i34

if.then.i.i34:                                    ; preds = %land.lhs.true5.i.i31
  %129 = load i8, ptr @message_with_timestamp, align 1
  %130 = and i8 %129, 1
  %tobool7.not.i.i35 = icmp eq i8 %130, 0
  br i1 %tobool7.not.i.i35, label %if.else.i.i41, label %if.then8.i.i36

if.then8.i.i36:                                   ; preds = %if.then.i.i34
  %call9.i.i37 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i27, ptr noundef null) #15
  %call10.i.i38 = call i32 @qemu_get_thread_id() #15
  %131 = load i64, ptr %_now.i.i27, align 8
  %tv_usec.i.i39 = getelementptr inbounds %struct.timeval, ptr %_now.i.i27, i64 0, i32 1
  %132 = load i64, ptr %tv_usec.i.i39, align 8
  %conv11.i.i40 = zext i16 %call16 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.67, i32 noundef %call10.i.i38, i64 noundef %131, i64 noundef %132, i32 noundef %conv11.i.i40) #15
  br label %trace_e1000e_rx_metadata_ip_id.exit

if.else.i.i41:                                    ; preds = %if.then.i.i34
  %conv12.i.i42 = zext i16 %call16 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.68, i32 noundef %conv12.i.i42) #15
  br label %trace_e1000e_rx_metadata_ip_id.exit

trace_e1000e_rx_metadata_ip_id.exit:              ; preds = %if.then15, %land.lhs.true5.i.i31, %if.then8.i.i36, %if.else.i.i41
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i27)
  br label %if.end24

if.end24:                                         ; preds = %if.else, %trace_e1000e_rx_metadata_ip_id.exit, %if.then7, %trace_igb_rx_metadata_rss.exit
  %rss_type.0 = phi i32 [ %123, %trace_igb_rx_metadata_rss.exit ], [ 0, %if.then7 ], [ 0, %trace_e1000e_rx_metadata_ip_id.exit ], [ 0, %if.else ]
  %adv_desc_status_error.0 = phi i32 [ 0, %trace_igb_rx_metadata_rss.exit ], [ 0, %if.then7 ], [ 512, %trace_e1000e_rx_metadata_ip_id.exit ], [ 0, %if.else ]
  %133 = or disjoint i32 %adv_desc_status_error.0, 65536
  %spec.select = select i1 %ts, i32 %133, i32 %adv_desc_status_error.0
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip4.i43)
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %hasip6.i44)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %l4hdr_proto.i45)
  %cmp.i = icmp ult i16 %etqf, 8
  br i1 %cmp.i, label %if.then.i, label %if.end.i46

if.then.i:                                        ; preds = %if.end24
  %134 = or disjoint i16 %etqf, 2048
  br label %igb_rx_desc_get_packet_type.exit

if.end.i46:                                       ; preds = %if.end24
  call void @net_rx_pkt_get_protocols(ptr noundef nonnull %pkt, ptr noundef nonnull %hasip4.i43, ptr noundef nonnull %hasip6.i44, ptr noundef nonnull %l4hdr_proto.i45) #15
  %135 = load i8, ptr %hasip6.i44, align 1
  %136 = and i8 %135, 1
  %tobool.not.i = icmp eq i8 %136, 0
  br i1 %tobool.not.i, label %if.else.i50, label %land.lhs.true.i47

land.lhs.true.i47:                                ; preds = %if.end.i46
  %arrayidx.i48 = getelementptr [32768 x i32], ptr %core, i64 0, i64 5122
  %137 = load i32, ptr %arrayidx.i48, align 8
  %and.i49 = and i32 %137, 1024
  %tobool5.not.i = icmp eq i32 %and.i49, 0
  br i1 %tobool5.not.i, label %if.then6.i, label %if.else.i50

if.then6.i:                                       ; preds = %land.lhs.true.i47
  %call.i52 = call ptr @net_rx_pkt_get_ip6_info(ptr noundef nonnull %pkt) #15
  %has_ext_hdrs.i = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call.i52, i64 0, i32 3
  %138 = load i8, ptr %has_ext_hdrs.i, align 8
  %139 = and i8 %138, 1
  %tobool7.not.i = icmp eq i8 %139, 0
  %conv9.i = select i1 %tobool7.not.i, i16 4, i16 8
  br label %if.end14.i

if.else.i50:                                      ; preds = %land.lhs.true.i47, %if.end.i46
  %140 = load i8, ptr %hasip4.i43, align 1
  %141 = and i8 %140, 1
  %..i = zext nneg i8 %141 to i16
  br label %if.end14.i

if.end14.i:                                       ; preds = %if.else.i50, %if.then6.i
  %pkt_type.0.i = phi i16 [ %conv9.i, %if.then6.i ], [ %..i, %if.else.i50 ]
  %142 = load i32, ptr %l4hdr_proto.i45, align 4
  switch i32 %142, label %igb_rx_desc_get_packet_type.exit [
    i32 1, label %sw.bb.i51
    i32 2, label %sw.bb18.i
    i32 3, label %sw.bb22.i
  ]

sw.bb.i51:                                        ; preds = %if.end14.i
  %143 = or disjoint i16 %pkt_type.0.i, 16
  br label %igb_rx_desc_get_packet_type.exit

sw.bb18.i:                                        ; preds = %if.end14.i
  %144 = or disjoint i16 %pkt_type.0.i, 32
  br label %igb_rx_desc_get_packet_type.exit

sw.bb22.i:                                        ; preds = %if.end14.i
  %145 = or disjoint i16 %pkt_type.0.i, 64
  br label %igb_rx_desc_get_packet_type.exit

igb_rx_desc_get_packet_type.exit:                 ; preds = %if.then.i, %if.end14.i, %sw.bb.i51, %sw.bb18.i, %sw.bb22.i
  %retval.0.i = phi i16 [ %134, %if.then.i ], [ %pkt_type.0.i, %if.end14.i ], [ %145, %sw.bb22.i ], [ %144, %sw.bb18.i ], [ %143, %sw.bb.i51 ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip4.i43)
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %hasip6.i44)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %l4hdr_proto.i45)
  %conv32 = zext nneg i16 %retval.0.i to i32
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i53)
  %146 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i54 = icmp ne i32 %146, 0
  %147 = load i16, ptr @_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE, align 2
  %tobool4.i.i55 = icmp ne i16 %147, 0
  %or.cond.i.i56 = select i1 %tobool.i.i54, i1 %tobool4.i.i55, i1 false
  br i1 %or.cond.i.i56, label %land.lhs.true5.i.i57, label %trace_e1000e_rx_metadata_pkt_type.exit

land.lhs.true5.i.i57:                             ; preds = %igb_rx_desc_get_packet_type.exit
  %148 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i58 = and i32 %148, 32768
  %cmp.i.not.i.i59 = icmp eq i32 %and.i.i.i58, 0
  br i1 %cmp.i.not.i.i59, label %trace_e1000e_rx_metadata_pkt_type.exit, label %if.then.i.i60

if.then.i.i60:                                    ; preds = %land.lhs.true5.i.i57
  %149 = load i8, ptr @message_with_timestamp, align 1
  %150 = and i8 %149, 1
  %tobool7.not.i.i61 = icmp eq i8 %150, 0
  br i1 %tobool7.not.i.i61, label %if.else.i.i66, label %if.then8.i.i62

if.then8.i.i62:                                   ; preds = %if.then.i.i60
  %call9.i.i63 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i53, ptr noundef null) #15
  %call10.i.i64 = call i32 @qemu_get_thread_id() #15
  %151 = load i64, ptr %_now.i.i53, align 8
  %tv_usec.i.i65 = getelementptr inbounds %struct.timeval, ptr %_now.i.i53, i64 0, i32 1
  %152 = load i64, ptr %tv_usec.i.i65, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.69, i32 noundef %call10.i.i64, i64 noundef %151, i64 noundef %152, i32 noundef %conv32) #15
  br label %trace_e1000e_rx_metadata_pkt_type.exit

if.else.i.i66:                                    ; preds = %if.then.i.i60
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.70, i32 noundef %conv32) #15
  br label %trace_e1000e_rx_metadata_pkt_type.exit

trace_e1000e_rx_metadata_pkt_type.exit:           ; preds = %igb_rx_desc_get_packet_type.exit, %land.lhs.true5.i.i57, %if.then8.i.i62, %if.else.i.i66
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i53)
  %shl = shl nuw nsw i32 %conv32, 4
  %or35 = or i32 %shl, %rss_type.0
  %conv36 = trunc i32 %or35 to i16
  store i16 %conv36, ptr %desc, align 8
  %153 = load i32, ptr %upper, align 8
  %or42 = or i32 %153, %spec.select
  store i32 %or42, ptr %upper, align 8
  br label %return

return:                                           ; preds = %igb_build_rx_metadata_common.exit, %trace_e1000e_rx_metadata_pkt_type.exit
  ret void
}

declare zeroext i1 @net_rx_pkt_is_vlan_stripped(ptr noundef) local_unnamed_addr #1

declare zeroext i16 @net_rx_pkt_get_vlan_tag(ptr noundef) local_unnamed_addr #1

declare zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @trace_e1000e_rx_metadata_l4_csum_validation_failed() unnamed_addr #0 {
entry:
  %_now.i = alloca %struct.timeval, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %tobool4.i = icmp ne i16 %1, 0
  %or.cond.i = select i1 %tobool.i, i1 %tobool4.i, i1 false
  br i1 %or.cond.i, label %land.lhs.true5.i, label %_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed.exit

land.lhs.true5.i:                                 ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i = and i32 %2, 32768
  %cmp.i.not.i = icmp eq i32 %and.i.i, 0
  br i1 %cmp.i.not.i, label %_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed.exit, label %if.then.i

if.then.i:                                        ; preds = %land.lhs.true5.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i, label %if.else.i, label %if.then8.i

if.then8.i:                                       ; preds = %if.then.i
  %call9.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i, ptr noundef null) #15
  %call10.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i, align 8
  %tv_usec.i = getelementptr inbounds %struct.timeval, ptr %_now.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.59, i32 noundef %call10.i, i64 noundef %5, i64 noundef %6) #15
  br label %_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed.exit

if.else.i:                                        ; preds = %if.then.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.60) #15
  br label %_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed.exit

_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed.exit: ; preds = %entry, %land.lhs.true5.i, %if.then8.i, %if.else.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i)
  ret void
}

declare zeroext i1 @net_rx_pkt_validate_l3_csum(ptr noundef, ptr noundef) local_unnamed_addr #1

declare zeroext i16 @net_rx_pkt_get_ip_id(ptr noundef) local_unnamed_addr #1

declare void @e1000x_update_rx_total_stats(ptr noundef, i32 noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

declare i32 @msix_enabled(ptr noundef) local_unnamed_addr #1

declare void @msix_notify(ptr noundef, i32 noundef) local_unnamed_addr #1

declare zeroext i1 @msi_enabled(ptr noundef) local_unnamed_addr #1

declare void @msi_notify(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_msix_notify(ptr nocapture noundef %core, i32 noundef %cause) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %0 = load ptr, ptr %owner, align 8
  %add = add i32 %cause, 2
  %div = udiv i32 %add, 3
  %rem = urem i32 %add, 3
  %conv = sub nsw i32 8, %div
  %conv1 = and i32 %conv, 65535
  %call = tail call zeroext i16 @pcie_sriov_num_vfs(ptr noundef %0) #15
  %conv3 = zext i16 %call to i32
  %cmp = icmp ult i32 %conv1, %conv3
  br i1 %cmp, label %if.then, label %if.else10

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %owner, align 8
  %call7 = tail call ptr @pcie_sriov_get_vf_at_index(ptr noundef %1, i32 noundef %conv1) #15
  %tobool.not = icmp eq ptr %call7, null
  br i1 %tobool.not, label %if.else, label %if.end22

if.else:                                          ; preds = %if.then
  tail call void @__assert_fail(ptr noundef nonnull @.str.83, ptr noundef nonnull @.str.3, i32 noundef 125, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_msix_notify) #16
  unreachable

if.else10:                                        ; preds = %entry
  %cmp11 = icmp ugt i32 %cause, 9
  br i1 %cmp11, label %do.body, label %if.end22

do.body:                                          ; preds = %if.else10
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %2, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %return, label %if.then18

if.then18:                                        ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.84) #15
  br label %return

if.end22:                                         ; preds = %if.then, %if.else10
  %dev.0 = phi ptr [ %0, %if.else10 ], [ %call7, %if.then ]
  %vector.0 = phi i32 [ %cause, %if.else10 ], [ %rem, %if.then ]
  tail call void @msix_notify(ptr noundef %dev.0, i32 noundef %vector.0) #15
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1376
  %3 = load i32, ptr %arrayidx, align 8
  %arrayidx24 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1355
  %4 = load i32, ptr %arrayidx24, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %5 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %5, 0
  %6 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %6, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_icr_clear_eiac.exit

land.lhs.true5.i.i:                               ; preds = %if.end22
  %7 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %7, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_icr_clear_eiac.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %8 = load i8, ptr @message_with_timestamp, align 1
  %9 = and i8 %8, 1
  %tobool7.not.i.i = icmp eq i8 %9, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %10 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %11 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.85, i32 noundef %call10.i.i, i64 noundef %10, i64 noundef %11, i32 noundef %3, i32 noundef %4) #15
  br label %trace_e1000e_irq_icr_clear_eiac.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.86, i32 noundef %3, i32 noundef %4) #15
  br label %trace_e1000e_irq_icr_clear_eiac.exit

trace_e1000e_irq_icr_clear_eiac.exit:             ; preds = %if.end22, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %12 = load i32, ptr %arrayidx24, align 4
  %sh_prom = zext nneg i32 %cause to i64
  %shl = shl nuw i64 1, %sh_prom
  %13 = trunc i64 %shl to i32
  %conv28 = and i32 %12, %13
  %not = xor i32 %conv28, -1
  %14 = load i32, ptr %arrayidx, align 8
  %and31 = and i32 %14, %not
  store i32 %and31, ptr %arrayidx, align 8
  br label %return

return:                                           ; preds = %if.then18, %do.body, %trace_e1000e_irq_icr_clear_eiac.exit
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_intrmgr_rearm_timer(ptr nocapture noundef %timer) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %core = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %timer, i64 0, i32 4
  %0 = load ptr, ptr %core, align 8
  %delay_reg = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %timer, i64 0, i32 2
  %1 = load i32, ptr %delay_reg, align 4
  %idxprom = zext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %0, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %2 to i64
  %delay_resolution_ns = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %timer, i64 0, i32 3
  %3 = load i32, ptr %delay_resolution_ns, align 8
  %conv1 = zext i32 %3 to i64
  %mul = mul nuw i64 %conv1, %conv
  %shl = shl i32 %1, 2
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %4 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %4, 0
  %5 = load i16, ptr @_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %5, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_rearm_timer.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %6 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %6, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_rearm_timer.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %7 = load i8, ptr @message_with_timestamp, align 1
  %8 = and i8 %7, 1
  %tobool7.not.i.i = icmp eq i8 %8, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %9 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %10 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.81, i32 noundef %call10.i.i, i64 noundef %9, i64 noundef %10, i32 noundef %shl, i64 noundef %mul) #15
  br label %trace_e1000e_irq_rearm_timer.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.82, i32 noundef %shl, i64 noundef %mul) #15
  br label %trace_e1000e_irq_rearm_timer.exit

trace_e1000e_irq_rearm_timer.exit:                ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %11 = load ptr, ptr %timer, align 8
  %call = tail call i64 @qemu_clock_get_ns(i32 noundef 1) #15
  %add = add i64 %call, %mul
  tail call void @timer_mod(ptr noundef %11, i64 noundef %add) #15
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %timer, i64 0, i32 1
  store i8 1, ptr %running, align 8
  ret void
}

declare void @timer_mod(ptr noundef, i64 noundef) local_unnamed_addr #1

declare i64 @qemu_clock_get_ns(i32 noundef) local_unnamed_addr #1

declare zeroext i16 @pcie_sriov_num_vfs(ptr noundef) local_unnamed_addr #1

declare void @pci_set_irq(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ctrl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i36 = alloca %struct.timeval, align 8
  %_now.i.i22 = alloca %struct.timeval, align 8
  %_now.i.i14 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %conv = sext i32 %index to i64
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_core_ctrl_write.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_core_ctrl_write.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.98, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i64 noundef %conv, i32 noundef %val) #15
  br label %trace_e1000e_core_ctrl_write.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.99, i64 noundef %conv, i32 noundef %val) #15
  br label %trace_e1000e_core_ctrl_write.exit

trace_e1000e_core_ctrl_write.exit:                ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and = and i32 %val, -67108865
  store i32 %and, ptr %core, align 8
  %arrayidx4 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1
  store i32 %and, ptr %arrayidx4, align 4
  %and5 = and i32 %val, 32
  %and7 = lshr i32 %val, 8
  %shr = and i32 %and7, 3
  %and8 = and i32 %val, 2048
  %and12 = and i32 %val, 4096
  %and16 = and i32 %val, 134217728
  %and20 = and i32 %val, 268435456
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i14)
  %7 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i15 = icmp ne i32 %7, 0
  %8 = load i16, ptr @_TRACE_E1000E_LINK_SET_PARAMS_DSTATE, align 2
  %tobool8.i.i = icmp ne i16 %8, 0
  %or.cond.i.i16 = select i1 %tobool.i.i15, i1 %tobool8.i.i, i1 false
  br i1 %or.cond.i.i16, label %land.lhs.true9.i.i, label %trace_e1000e_link_set_params.exit

land.lhs.true9.i.i:                               ; preds = %trace_e1000e_core_ctrl_write.exit
  %9 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i17 = and i32 %9, 32768
  %cmp.i.not.i.i18 = icmp eq i32 %and.i.i.i17, 0
  br i1 %cmp.i.not.i.i18, label %trace_e1000e_link_set_params.exit, label %if.then.i.i19

if.then.i.i19:                                    ; preds = %land.lhs.true9.i.i
  %10 = load i8, ptr @message_with_timestamp, align 1
  %11 = and i8 %10, 1
  %tobool11.not.i.i = icmp eq i8 %11, 0
  br i1 %tobool11.not.i.i, label %if.else.i.i21, label %if.then12.i.i

if.then12.i.i:                                    ; preds = %if.then.i.i19
  %call13.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i14, ptr noundef null) #15
  %call14.i.i = tail call i32 @qemu_get_thread_id() #15
  %12 = load i64, ptr %_now.i.i14, align 8
  %tv_usec.i.i20 = getelementptr inbounds %struct.timeval, ptr %_now.i.i14, i64 0, i32 1
  %13 = load i64, ptr %tv_usec.i.i20, align 8
  %and5.lobit = lshr exact i32 %and5, 5
  %and8.lobit = lshr exact i32 %and8, 11
  %and12.lobit = lshr exact i32 %and12, 12
  %and16.lobit = lshr exact i32 %and16, 27
  %and20.lobit = lshr exact i32 %and20, 28
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.100, i32 noundef %call14.i.i, i64 noundef %12, i64 noundef %13, i32 noundef %and5.lobit, i32 noundef %shr, i32 noundef %and8.lobit, i32 noundef %and12.lobit, i32 noundef %and16.lobit, i32 noundef %and20.lobit) #15
  br label %trace_e1000e_link_set_params.exit

if.else.i.i21:                                    ; preds = %if.then.i.i19
  %and5.lobit50 = lshr exact i32 %and5, 5
  %and8.lobit51 = lshr exact i32 %and8, 11
  %and12.lobit52 = lshr exact i32 %and12, 12
  %and16.lobit53 = lshr exact i32 %and16, 27
  %and20.lobit54 = lshr exact i32 %and20, 28
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.101, i32 noundef %and5.lobit50, i32 noundef %shr, i32 noundef %and8.lobit51, i32 noundef %and12.lobit52, i32 noundef %and16.lobit53, i32 noundef %and20.lobit54) #15
  br label %trace_e1000e_link_set_params.exit

trace_e1000e_link_set_params.exit:                ; preds = %trace_e1000e_core_ctrl_write.exit, %land.lhs.true9.i.i, %if.then12.i.i, %if.else.i.i21
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i14)
  %and24 = and i32 %val, 67108864
  %tobool25.not = icmp eq i32 %and24, 0
  br i1 %tobool25.not, label %if.end, label %if.then

if.then:                                          ; preds = %trace_e1000e_link_set_params.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i22)
  %14 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i23 = icmp ne i32 %14, 0
  %15 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE, align 2
  %tobool4.i.i24 = icmp ne i16 %15, 0
  %or.cond.i.i25 = select i1 %tobool.i.i23, i1 %tobool4.i.i24, i1 false
  br i1 %or.cond.i.i25, label %land.lhs.true5.i.i26, label %trace_e1000e_core_ctrl_sw_reset.exit

land.lhs.true5.i.i26:                             ; preds = %if.then
  %16 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i27 = and i32 %16, 32768
  %cmp.i.not.i.i28 = icmp eq i32 %and.i.i.i27, 0
  br i1 %cmp.i.not.i.i28, label %trace_e1000e_core_ctrl_sw_reset.exit, label %if.then.i.i29

if.then.i.i29:                                    ; preds = %land.lhs.true5.i.i26
  %17 = load i8, ptr @message_with_timestamp, align 1
  %18 = and i8 %17, 1
  %tobool7.not.i.i30 = icmp eq i8 %18, 0
  br i1 %tobool7.not.i.i30, label %if.else.i.i35, label %if.then8.i.i31

if.then8.i.i31:                                   ; preds = %if.then.i.i29
  %call9.i.i32 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i22, ptr noundef null) #15
  %call10.i.i33 = tail call i32 @qemu_get_thread_id() #15
  %19 = load i64, ptr %_now.i.i22, align 8
  %tv_usec.i.i34 = getelementptr inbounds %struct.timeval, ptr %_now.i.i22, i64 0, i32 1
  %20 = load i64, ptr %tv_usec.i.i34, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.102, i32 noundef %call10.i.i33, i64 noundef %19, i64 noundef %20) #15
  br label %trace_e1000e_core_ctrl_sw_reset.exit

if.else.i.i35:                                    ; preds = %if.then.i.i29
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.103) #15
  br label %trace_e1000e_core_ctrl_sw_reset.exit

trace_e1000e_core_ctrl_sw_reset.exit:             ; preds = %if.then, %land.lhs.true5.i.i26, %if.then8.i.i31, %if.else.i.i35
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i22)
  tail call fastcc void @igb_reset(ptr noundef nonnull %core, i1 noundef zeroext true)
  br label %if.end

if.end:                                           ; preds = %trace_e1000e_core_ctrl_sw_reset.exit, %trace_e1000e_link_set_params.exit
  %tobool27.not = icmp sgt i32 %val, -1
  br i1 %tobool27.not, label %if.end31, label %if.then28

if.then28:                                        ; preds = %if.end
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i36)
  %21 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i37 = icmp ne i32 %21, 0
  %22 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE, align 2
  %tobool4.i.i38 = icmp ne i16 %22, 0
  %or.cond.i.i39 = select i1 %tobool.i.i37, i1 %tobool4.i.i38, i1 false
  br i1 %or.cond.i.i39, label %land.lhs.true5.i.i40, label %trace_e1000e_core_ctrl_phy_reset.exit

land.lhs.true5.i.i40:                             ; preds = %if.then28
  %23 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i41 = and i32 %23, 32768
  %cmp.i.not.i.i42 = icmp eq i32 %and.i.i.i41, 0
  br i1 %cmp.i.not.i.i42, label %trace_e1000e_core_ctrl_phy_reset.exit, label %if.then.i.i43

if.then.i.i43:                                    ; preds = %land.lhs.true5.i.i40
  %24 = load i8, ptr @message_with_timestamp, align 1
  %25 = and i8 %24, 1
  %tobool7.not.i.i44 = icmp eq i8 %25, 0
  br i1 %tobool7.not.i.i44, label %if.else.i.i49, label %if.then8.i.i45

if.then8.i.i45:                                   ; preds = %if.then.i.i43
  %call9.i.i46 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i36, ptr noundef null) #15
  %call10.i.i47 = tail call i32 @qemu_get_thread_id() #15
  %26 = load i64, ptr %_now.i.i36, align 8
  %tv_usec.i.i48 = getelementptr inbounds %struct.timeval, ptr %_now.i.i36, i64 0, i32 1
  %27 = load i64, ptr %tv_usec.i.i48, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.104, i32 noundef %call10.i.i47, i64 noundef %26, i64 noundef %27) #15
  br label %trace_e1000e_core_ctrl_phy_reset.exit

if.else.i.i49:                                    ; preds = %if.then.i.i43
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.105) #15
  br label %trace_e1000e_core_ctrl_phy_reset.exit

trace_e1000e_core_ctrl_phy_reset.exit:            ; preds = %if.then28, %land.lhs.true5.i.i40, %if.then8.i.i45, %if.else.i.i49
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i36)
  %arrayidx30 = getelementptr [32768 x i32], ptr %core, i64 0, i64 2
  %28 = load i32, ptr %arrayidx30, align 8
  %or = or i32 %28, 1024
  store i32 %or, ptr %arrayidx30, align 8
  br label %if.end31

if.end31:                                         ; preds = %trace_e1000e_core_ctrl_phy_reset.exit, %if.end
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_set_status(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #8 {
entry:
  %and = and i32 %val, 1024
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  %and1 = and i32 %0, -1025
  store i32 %and1, ptr %arrayidx, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_set_eecd(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #8 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 4
  %0 = load i32, ptr %arrayidx, align 8
  %and = and i32 %0, 31488
  %and1 = and i32 %val, -31489
  %or = or disjoint i32 %and, %and1
  store i32 %or, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_set_eerd(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #8 {
entry:
  %shr = lshr i32 %val, 2
  %0 = and i32 %shr, 16383
  %cmp = icmp ugt i32 %0, 1023
  %1 = and i32 %val, 1
  %tobool.not = icmp eq i32 %1, 0
  %or.cond = or i1 %tobool.not, %cmp
  br i1 %or.cond, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %idxprom = zext nneg i32 %0 to i64
  %arrayidx = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 2, i64 %idxprom
  %2 = load i16, ptr %arrayidx, align 2
  %conv5 = zext i16 %2 to i32
  %3 = shl nuw i32 %conv5, 16
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %flags.0 = phi i32 [ 2, %if.then ], [ 0, %entry ]
  %data.0 = phi i32 [ %3, %if.then ], [ 0, %entry ]
  %shl = shl nuw nsw i32 %0, 2
  %or = or disjoint i32 %flags.0, %shl
  %or7 = or disjoint i32 %or, %data.0
  %arrayidx8 = getelementptr [32768 x i32], ptr %core, i64 0, i64 5
  store i32 %or7, ptr %arrayidx8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ctrlext(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %and = and i32 %val, 4096
  %and2 = and i32 %val, 32768
  %and6 = and i32 %val, 16384
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_IGB_LINK_SET_EXT_PARAMS_DSTATE, align 2
  %tobool6.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool6.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true7.i.i, label %trace_igb_link_set_ext_params.exit

land.lhs.true7.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_link_set_ext_params.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true7.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool9.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool9.not.i.i, label %if.else.i.i, label %if.then10.i.i

if.then10.i.i:                                    ; preds = %if.then.i.i
  %call11.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call12.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 12
  %and2.lobit = lshr exact i32 %and2, 15
  %and6.lobit = lshr exact i32 %and6, 14
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.106, i32 noundef %call12.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %and.lobit, i32 noundef %and2.lobit, i32 noundef %and6.lobit) #15
  br label %trace_igb_link_set_ext_params.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit11 = lshr exact i32 %and, 12
  %and2.lobit12 = lshr exact i32 %and2, 15
  %and6.lobit13 = lshr exact i32 %and6, 14
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.107, i32 noundef %and.lobit11, i32 noundef %and2.lobit12, i32 noundef %and6.lobit13) #15
  br label %trace_igb_link_set_ext_params.exit

trace_igb_link_set_ext_params.exit:               ; preds = %entry, %land.lhs.true7.i.i, %if.then10.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and10 = and i32 %val, -12289
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 6
  store i32 %and10, ptr %arrayidx, align 8
  %tobool14.not = icmp eq i32 %and6, 0
  br i1 %tobool14.not, label %if.end, label %for.body

for.body:                                         ; preds = %trace_igb_link_set_ext_params.exit, %for.body
  %indvars.iv = phi i64 [ %indvars.iv.next, %for.body ], [ 0, %trace_igb_link_set_ext_params.exit ]
  %7 = or disjoint i64 %indvars.iv, 784
  %arrayidx16 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %7
  %8 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %8, -193
  %or = or disjoint i32 %and17, 128
  store i32 %or, ptr %arrayidx16, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 8
  br i1 %exitcond.not, label %if.end, label %for.body, !llvm.loop !37

if.end:                                           ; preds = %for.body, %trace_igb_link_set_ext_params.exit
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_mac_writereg(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #9 {
entry:
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_mdic(ptr noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i52 = alloca %struct.timeval, align 8
  %_now.i.i38 = alloca %struct.timeval, align 8
  %_now.i.i24 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %and = and i32 %val, 65535
  %and1 = lshr i32 %val, 16
  %shr = and i32 %and1, 31
  %0 = and i32 %val, 65011712
  %cmp.not = icmp eq i32 %0, 2097152
  br i1 %cmp.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 8
  %1 = load i32, ptr %arrayidx, align 8
  %or = or i32 %1, 1073741824
  br label %if.end32

if.else:                                          ; preds = %entry
  %and4 = and i32 %val, 134217728
  %tobool.not = icmp eq i32 %and4, 0
  br i1 %tobool.not, label %if.else16, label %if.then5

if.then5:                                         ; preds = %if.else
  %idxprom = zext nneg i32 %shr to i64
  %2 = lshr i64 4260395008, %idxprom
  %3 = and i64 %2, 1
  %tobool8.not.not = icmp eq i64 %3, 0
  br i1 %tobool8.not.not, label %if.else11, label %if.then9

if.then9:                                         ; preds = %if.then5
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %4 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %4, 0
  %5 = load i16, ptr @_TRACE_IGB_CORE_MDIC_READ_UNHANDLED_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %5, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_core_mdic_read_unhandled.exit

land.lhs.true5.i.i:                               ; preds = %if.then9
  %6 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %6, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_core_mdic_read_unhandled.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %7 = load i8, ptr @message_with_timestamp, align 1
  %8 = and i8 %7, 1
  %tobool7.not.i.i = icmp eq i8 %8, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %9 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %10 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.108, i32 noundef %call10.i.i, i64 noundef %9, i64 noundef %10, i32 noundef %shr) #15
  br label %trace_igb_core_mdic_read_unhandled.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.109, i32 noundef %shr) #15
  br label %trace_igb_core_mdic_read_unhandled.exit

trace_igb_core_mdic_read_unhandled.exit:          ; preds = %if.then9, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %or10 = or i32 %val, 1073741824
  br label %if.end32

if.else11:                                        ; preds = %if.then5
  %xor = and i32 %val, -62980096
  %arrayidx13 = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 %idxprom
  %11 = load i16, ptr %arrayidx13, align 2
  %conv14 = zext i16 %11 to i32
  %or15 = or disjoint i32 %xor, %conv14
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i24)
  %12 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i25 = icmp ne i32 %12, 0
  %13 = load i16, ptr @_TRACE_IGB_CORE_MDIC_READ_DSTATE, align 2
  %tobool4.i.i26 = icmp ne i16 %13, 0
  %or.cond.i.i27 = select i1 %tobool.i.i25, i1 %tobool4.i.i26, i1 false
  br i1 %or.cond.i.i27, label %land.lhs.true5.i.i28, label %trace_igb_core_mdic_read.exit

land.lhs.true5.i.i28:                             ; preds = %if.else11
  %14 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i29 = and i32 %14, 32768
  %cmp.i.not.i.i30 = icmp eq i32 %and.i.i.i29, 0
  br i1 %cmp.i.not.i.i30, label %trace_igb_core_mdic_read.exit, label %if.then.i.i31

if.then.i.i31:                                    ; preds = %land.lhs.true5.i.i28
  %15 = load i8, ptr @message_with_timestamp, align 1
  %16 = and i8 %15, 1
  %tobool7.not.i.i32 = icmp eq i8 %16, 0
  br i1 %tobool7.not.i.i32, label %if.else.i.i37, label %if.then8.i.i33

if.then8.i.i33:                                   ; preds = %if.then.i.i31
  %call9.i.i34 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i24, ptr noundef null) #15
  %call10.i.i35 = tail call i32 @qemu_get_thread_id() #15
  %17 = load i64, ptr %_now.i.i24, align 8
  %tv_usec.i.i36 = getelementptr inbounds %struct.timeval, ptr %_now.i.i24, i64 0, i32 1
  %18 = load i64, ptr %tv_usec.i.i36, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.110, i32 noundef %call10.i.i35, i64 noundef %17, i64 noundef %18, i32 noundef %shr, i32 noundef %or15) #15
  br label %trace_igb_core_mdic_read.exit

if.else.i.i37:                                    ; preds = %if.then.i.i31
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.111, i32 noundef %shr, i32 noundef %or15) #15
  br label %trace_igb_core_mdic_read.exit

trace_igb_core_mdic_read.exit:                    ; preds = %if.else11, %land.lhs.true5.i.i28, %if.then8.i.i33, %if.else.i.i37
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i24)
  br label %if.end32

if.else16:                                        ; preds = %if.else
  %and17 = and i32 %val, 67108864
  %tobool18.not = icmp eq i32 %and17, 0
  br i1 %tobool18.not, label %if.end32, label %if.then19

if.then19:                                        ; preds = %if.else16
  %idxprom20 = zext nneg i32 %shr to i64
  %19 = lshr i64 2113600878, %idxprom20
  %20 = and i64 %19, 1
  %tobool24.not.not = icmp eq i64 %20, 0
  br i1 %tobool24.not.not, label %if.else27, label %if.then25

if.then25:                                        ; preds = %if.then19
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i38)
  %21 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i39 = icmp ne i32 %21, 0
  %22 = load i16, ptr @_TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED_DSTATE, align 2
  %tobool4.i.i40 = icmp ne i16 %22, 0
  %or.cond.i.i41 = select i1 %tobool.i.i39, i1 %tobool4.i.i40, i1 false
  br i1 %or.cond.i.i41, label %land.lhs.true5.i.i42, label %trace_igb_core_mdic_write_unhandled.exit

land.lhs.true5.i.i42:                             ; preds = %if.then25
  %23 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i43 = and i32 %23, 32768
  %cmp.i.not.i.i44 = icmp eq i32 %and.i.i.i43, 0
  br i1 %cmp.i.not.i.i44, label %trace_igb_core_mdic_write_unhandled.exit, label %if.then.i.i45

if.then.i.i45:                                    ; preds = %land.lhs.true5.i.i42
  %24 = load i8, ptr @message_with_timestamp, align 1
  %25 = and i8 %24, 1
  %tobool7.not.i.i46 = icmp eq i8 %25, 0
  br i1 %tobool7.not.i.i46, label %if.else.i.i51, label %if.then8.i.i47

if.then8.i.i47:                                   ; preds = %if.then.i.i45
  %call9.i.i48 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i38, ptr noundef null) #15
  %call10.i.i49 = tail call i32 @qemu_get_thread_id() #15
  %26 = load i64, ptr %_now.i.i38, align 8
  %tv_usec.i.i50 = getelementptr inbounds %struct.timeval, ptr %_now.i.i38, i64 0, i32 1
  %27 = load i64, ptr %tv_usec.i.i50, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.112, i32 noundef %call10.i.i49, i64 noundef %26, i64 noundef %27, i32 noundef %shr) #15
  br label %trace_igb_core_mdic_write_unhandled.exit

if.else.i.i51:                                    ; preds = %if.then.i.i45
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.113, i32 noundef %shr) #15
  br label %trace_igb_core_mdic_write_unhandled.exit

trace_igb_core_mdic_write_unhandled.exit:         ; preds = %if.then25, %land.lhs.true5.i.i42, %if.then8.i.i47, %if.else.i.i51
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i38)
  %or26 = or i32 %val, 1073741824
  br label %if.end32

if.else27:                                        ; preds = %if.then19
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i52)
  %28 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i53 = icmp ne i32 %28, 0
  %29 = load i16, ptr @_TRACE_IGB_CORE_MDIC_WRITE_DSTATE, align 2
  %tobool4.i.i54 = icmp ne i16 %29, 0
  %or.cond.i.i55 = select i1 %tobool.i.i53, i1 %tobool4.i.i54, i1 false
  br i1 %or.cond.i.i55, label %land.lhs.true5.i.i56, label %trace_igb_core_mdic_write.exit

land.lhs.true5.i.i56:                             ; preds = %if.else27
  %30 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i57 = and i32 %30, 32768
  %cmp.i.not.i.i58 = icmp eq i32 %and.i.i.i57, 0
  br i1 %cmp.i.not.i.i58, label %trace_igb_core_mdic_write.exit, label %if.then.i.i59

if.then.i.i59:                                    ; preds = %land.lhs.true5.i.i56
  %31 = load i8, ptr @message_with_timestamp, align 1
  %32 = and i8 %31, 1
  %tobool7.not.i.i60 = icmp eq i8 %32, 0
  br i1 %tobool7.not.i.i60, label %if.else.i.i65, label %if.then8.i.i61

if.then8.i.i61:                                   ; preds = %if.then.i.i59
  %call9.i.i62 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i52, ptr noundef null) #15
  %call10.i.i63 = tail call i32 @qemu_get_thread_id() #15
  %33 = load i64, ptr %_now.i.i52, align 8
  %tv_usec.i.i64 = getelementptr inbounds %struct.timeval, ptr %_now.i.i52, i64 0, i32 1
  %34 = load i64, ptr %tv_usec.i.i64, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.114, i32 noundef %call10.i.i63, i64 noundef %33, i64 noundef %34, i32 noundef %shr, i32 noundef %and) #15
  br label %trace_igb_core_mdic_write.exit

if.else.i.i65:                                    ; preds = %if.then.i.i59
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.115, i32 noundef %shr, i32 noundef %and) #15
  br label %trace_igb_core_mdic_write.exit

trace_igb_core_mdic_write.exit:                   ; preds = %if.else27, %land.lhs.true5.i.i56, %if.then8.i.i61, %if.else.i.i65
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i52)
  %conv28 = trunc i32 %val to i16
  %cmp1.i = icmp eq i32 %shr, 0
  br i1 %cmp1.i, label %if.then2.i, label %if.else3.i

if.then2.i:                                       ; preds = %trace_igb_core_mdic_write.exit
  %and.i.i = and i16 %conv28, 32192
  %phy.i.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 1
  store i16 %and.i.i, ptr %phy.i.i, align 8
  %35 = and i16 %conv28, 4608
  %or.cond.i.i66 = icmp eq i16 %35, 4608
  br i1 %or.cond.i.i66, label %if.then.i.i67, label %if.end32

if.then.i.i67:                                    ; preds = %if.then2.i
  %autoneg_timer.i.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 4
  %36 = load ptr, ptr %autoneg_timer.i.i, align 8
  tail call void @e1000x_restart_autoneg(ptr noundef nonnull %core, ptr noundef nonnull %phy.i.i, ptr noundef %36) #15
  br label %if.end32

if.else3.i:                                       ; preds = %trace_igb_core_mdic_write.exit
  %arrayidx.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 1, i64 %idxprom20
  store i16 %conv28, ptr %arrayidx.i, align 2
  br label %if.end32

if.end32:                                         ; preds = %if.else3.i, %if.then.i.i67, %if.then2.i, %trace_igb_core_mdic_read.exit, %trace_igb_core_mdic_read_unhandled.exit, %trace_igb_core_mdic_write_unhandled.exit, %if.else16, %if.then
  %val.addr.0 = phi i32 [ %or, %if.then ], [ %or15, %trace_igb_core_mdic_read.exit ], [ %or10, %trace_igb_core_mdic_read_unhandled.exit ], [ %or26, %trace_igb_core_mdic_write_unhandled.exit ], [ %val, %if.else16 ], [ %val, %if.then2.i ], [ %val, %if.then.i.i67 ], [ %val, %if.else3.i ]
  %or33 = or i32 %val.addr.0, 268435456
  %arrayidx35 = getelementptr [32768 x i32], ptr %core, i64 0, i64 8
  store i32 %or33, ptr %arrayidx35, align 8
  %and36 = and i32 %val.addr.0, 536870912
  %tobool37.not = icmp eq i32 %and36, 0
  br i1 %tobool37.not, label %if.end39, label %if.then38

if.then38:                                        ; preds = %if.end32
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 48, i32 noundef 512)
  br label %if.end39

if.end39:                                         ; preds = %if.then38, %if.end32
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_16bit(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #9 {
entry:
  %0 = and i32 %val, 65535
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_icr(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %arrayidx.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx.i, align 4
  %and.i = and i32 %0, 1
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.then.i

lor.lhs.false.i:                                  ; preds = %entry
  %arrayidx2.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 52
  %1 = load i32, ptr %arrayidx2.i, align 8
  %tobool3.not.i = icmp eq i32 %1, 0
  br i1 %tobool3.not.i, label %igb_nsicr.exit, label %land.lhs.true.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i
  %arrayidx5.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 48
  %2 = load i32, ptr %arrayidx5.i, align 8
  %tobool7.not.i = icmp sgt i32 %2, -1
  br i1 %tobool7.not.i, label %igb_nsicr.exit, label %if.then.i

if.then.i:                                        ; preds = %land.lhs.true.i, %entry
  %arrayidx9.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 56
  %3 = load i32, ptr %arrayidx9.i, align 8
  tail call fastcc void @igb_lower_interrupts(ptr noundef nonnull %core, i64 noundef 52, i32 noundef %3)
  br label %igb_nsicr.exit

igb_nsicr.exit:                                   ; preds = %lor.lhs.false.i, %land.lhs.true.i, %if.then.i
  tail call fastcc void @igb_lower_interrupts(ptr noundef nonnull %core, i64 noundef 48, i32 noundef %val)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ics(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_write_ics.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_write_ics.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.121, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %val) #15
  br label %trace_e1000e_irq_write_ics.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.122, i32 noundef %val) #15
  br label %trace_e1000e_irq_write_ics.exit

trace_e1000e_irq_write_ics.exit:                  ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  tail call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 48, i32 noundef %val)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ims(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %and = and i32 %val, 2010446845
  tail call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 52, i32 noundef %and)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_imc(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_ims_clear_set_imc.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_ims_clear_set_imc.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.123, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %val) #15
  br label %trace_e1000e_irq_ims_clear_set_imc.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.124, i32 noundef %val) #15
  br label %trace_e1000e_irq_ims_clear_set_imc.exit

trace_e1000e_irq_ims_clear_set_imc.exit:          ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  tail call fastcc void @igb_lower_interrupts(ptr noundef %core, i64 noundef 52, i32 noundef %val)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rx_control(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i.i = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 64
  store i32 %val, ptr %arrayidx, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RCTL_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_set_rctl.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_set_rctl.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.126, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %val) #15
  br label %trace_e1000e_rx_set_rctl.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.127, i32 noundef %val) #15
  br label %trace_e1000e_rx_set_rctl.exit

trace_e1000e_rx_set_rctl.exit:                    ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and = and i32 %val, 3072
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end6, label %do.body

do.body:                                          ; preds = %trace_e1000e_rx_set_rctl.exit
  %7 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %7, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %if.end6, label %if.then5

if.then5:                                         ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.125) #15
  br label %if.end6

if.end6:                                          ; preds = %if.then5, %do.body, %trace_e1000e_rx_set_rctl.exit
  %and7 = and i32 %val, 2
  %tobool8.not = icmp eq i32 %and7, 0
  br i1 %tobool8.not, label %if.end10, label %if.then9

if.then9:                                         ; preds = %if.end6
  %rx_desc_len1.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 3
  store i8 16, ptr %rx_desc_len1.i, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %8 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %8, 0
  %9 = load i16, ptr @_TRACE_E1000E_RX_DESC_LEN_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %9, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %igb_calc_rxdesclen.exit

land.lhs.true5.i.i.i:                             ; preds = %if.then9
  %10 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %10, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %igb_calc_rxdesclen.exit, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true5.i.i.i
  %11 = load i8, ptr @message_with_timestamp, align 1
  %12 = and i8 %11, 1
  %tobool7.not.i.i.i = icmp eq i8 %12, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call10.i.i.i = tail call i32 @qemu_get_thread_id() #15
  %13 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %14 = load i64, ptr %tv_usec.i.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.128, i32 noundef %call10.i.i.i, i64 noundef %13, i64 noundef %14, i32 noundef 16) #15
  br label %igb_calc_rxdesclen.exit

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.129, i32 noundef 16) #15
  br label %igb_calc_rxdesclen.exit

igb_calc_rxdesclen.exit:                          ; preds = %if.then9, %land.lhs.true5.i.i.i, %if.then8.i.i.i, %if.else.i.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  tail call void @igb_start_recv(ptr noundef nonnull %core)
  br label %if.end10

if.end10:                                         ; preds = %igb_calc_rxdesclen.exit, %if.end6
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_pfmailbox(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %conv = add i32 %index, 64768
  %conv1 = and i32 %conv, 65535
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_IGB_SET_PFMAILBOX_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_set_pfmailbox.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_set_pfmailbox.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.130, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %conv1, i32 noundef %val) #15
  br label %trace_igb_set_pfmailbox.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.131, i32 noundef %conv1, i32 noundef %val) #15
  br label %trace_igb_set_pfmailbox.exit

trace_igb_set_pfmailbox.exit:                     ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and = and i32 %val, 1
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %trace_igb_set_pfmailbox.exit
  %add = add nuw nsw i32 %conv1, 784
  %idxprom = zext nneg i32 %add to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %7 = load i32, ptr %arrayidx, align 4
  %or = or i32 %7, 16
  store i32 %or, ptr %arrayidx, align 4
  %add.i = add nuw nsw i32 %conv1, 17864
  %idxprom.i = zext nneg i32 %add.i to i64
  %arrayidx.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i
  %8 = load i32, ptr %arrayidx.i, align 4
  %and.i = and i32 %8, 128
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end, label %if.then.i

if.then.i:                                        ; preds = %if.then
  %and1.i = and i32 %8, 3
  %mul.neg.i = mul nsw i32 %conv1, -3
  %sub.i = add nsw i32 %mul.neg.i, 22
  %shl.i = shl nuw nsw i32 %and1.i, %sub.i
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 1376, i32 noundef %shl.i)
  br label %if.end

if.end:                                           ; preds = %if.then.i, %if.then, %trace_igb_set_pfmailbox.exit
  %and3 = and i32 %val, 2
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end12, label %if.then5

if.then5:                                         ; preds = %if.end
  %add8 = add nuw nsw i32 %conv1, 784
  %idxprom9 = zext nneg i32 %add8 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom9
  %9 = load i32, ptr %arrayidx10, align 4
  %or11 = or i32 %9, 32
  store i32 %or11, ptr %arrayidx10, align 4
  %add.i28 = add nuw nsw i32 %conv1, 17864
  %idxprom.i29 = zext nneg i32 %add.i28 to i64
  %arrayidx.i30 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i29
  %10 = load i32, ptr %arrayidx.i30, align 4
  %and.i31 = and i32 %10, 128
  %tobool.not.i32 = icmp eq i32 %and.i31, 0
  br i1 %tobool.not.i32, label %if.end12, label %if.then.i33

if.then.i33:                                      ; preds = %if.then5
  %and1.i34 = and i32 %10, 3
  %mul.neg.i35 = mul nsw i32 %conv1, -3
  %sub.i36 = add nsw i32 %mul.neg.i35, 22
  %shl.i37 = shl nuw nsw i32 %and1.i34, %sub.i36
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 1376, i32 noundef %shl.i37)
  br label %if.end12

if.end12:                                         ; preds = %if.then.i33, %if.then5, %if.end
  %and13 = and i32 %val, 8
  %tobool14.not = icmp eq i32 %and13, 0
  %idxprom34 = sext i32 %index to i64
  %arrayidx35 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom34
  %11 = load i32, ptr %arrayidx35, align 4
  br i1 %tobool14.not, label %if.else, label %if.then15

if.then15:                                        ; preds = %if.end12
  %and19 = and i32 %11, 4
  %tobool20.not = icmp eq i32 %and19, 0
  br i1 %tobool20.not, label %if.then21, label %if.end43

if.then21:                                        ; preds = %if.then15
  %or25 = or i32 %11, 8
  store i32 %or25, ptr %arrayidx35, align 4
  %add28 = add nuw nsw i32 %conv1, 784
  %idxprom29 = zext nneg i32 %add28 to i64
  %arrayidx30 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom29
  %12 = load i32, ptr %arrayidx30, align 4
  %or31 = or i32 %12, 8
  store i32 %or31, ptr %arrayidx30, align 4
  br label %if.end43

if.else:                                          ; preds = %if.end12
  %and36 = and i32 %11, -9
  store i32 %and36, ptr %arrayidx35, align 4
  %add39 = add nuw nsw i32 %conv1, 784
  %idxprom40 = zext nneg i32 %add39 to i64
  %arrayidx41 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom40
  %13 = load i32, ptr %arrayidx41, align 4
  %and42 = and i32 %13, -9
  store i32 %and42, ptr %arrayidx41, align 4
  br label %if.end43

if.end43:                                         ; preds = %if.then15, %if.then21, %if.else
  %and44 = and i32 %val, 16
  %tobool45.not = icmp eq i32 %and44, 0
  br i1 %tobool45.not, label %if.end60, label %if.then46

if.then46:                                        ; preds = %if.end43
  %add49 = add nuw nsw i32 %conv1, 784
  %idxprom50 = zext nneg i32 %add49 to i64
  %arrayidx51 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom50
  %14 = load i32, ptr %arrayidx51, align 4
  %and52 = and i32 %14, -5
  store i32 %and52, ptr %arrayidx51, align 4
  %or56 = shl i32 65537, %conv1
  %not = xor i32 %or56, -1
  %arrayidx58 = getelementptr [32768 x i32], ptr %core, i64 0, i64 800
  %15 = load i32, ptr %arrayidx58, align 8
  %and59 = and i32 %15, %not
  store i32 %and59, ptr %arrayidx58, align 8
  br label %if.end60

if.end60:                                         ; preds = %if.then46, %if.end43
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vfmailbox(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %conv = add i32 %index, 64752
  %conv1 = and i32 %conv, 65535
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_IGB_SET_VFMAILBOX_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_set_vfmailbox.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_set_vfmailbox.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.132, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %conv1, i32 noundef %val) #15
  br label %trace_igb_set_vfmailbox.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.133, i32 noundef %conv1, i32 noundef %val) #15
  br label %trace_igb_set_vfmailbox.exit

trace_igb_set_vfmailbox.exit:                     ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and = and i32 %val, 1
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %trace_igb_set_vfmailbox.exit
  %shl = shl nuw i32 1, %conv1
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 800
  %7 = load i32, ptr %arrayidx, align 8
  %or = or i32 %7, %shl
  store i32 %or, ptr %arrayidx, align 8
  tail call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 48, i32 noundef 256)
  br label %if.end

if.end:                                           ; preds = %if.then, %trace_igb_set_vfmailbox.exit
  %and3 = and i32 %val, 2
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end11, label %if.then5

if.then5:                                         ; preds = %if.end
  %shl7 = shl i32 65536, %conv1
  %arrayidx9 = getelementptr [32768 x i32], ptr %core, i64 0, i64 800
  %8 = load i32, ptr %arrayidx9, align 8
  %or10 = or i32 %8, %shl7
  store i32 %or10, ptr %arrayidx9, align 8
  tail call fastcc void @igb_raise_interrupts(ptr noundef %core, i64 noundef 48, i32 noundef 256)
  br label %if.end11

if.end11:                                         ; preds = %if.then5, %if.end
  %and12 = and i32 %val, 4
  %tobool13.not = icmp eq i32 %and12, 0
  %idxprom31 = sext i32 %index to i64
  %arrayidx32 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom31
  %9 = load i32, ptr %arrayidx32, align 4
  br i1 %tobool13.not, label %if.else, label %if.then14

if.then14:                                        ; preds = %if.end11
  %and17 = and i32 %9, 8
  %tobool18.not = icmp eq i32 %and17, 0
  br i1 %tobool18.not, label %if.then19, label %if.end40

if.then19:                                        ; preds = %if.then14
  %or23 = or i32 %9, 4
  store i32 %or23, ptr %arrayidx32, align 4
  %add = add nuw nsw i32 %conv1, 768
  %idxprom26 = zext nneg i32 %add to i64
  %arrayidx27 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom26
  %10 = load i32, ptr %arrayidx27, align 4
  %or28 = or i32 %10, 4
  store i32 %or28, ptr %arrayidx27, align 4
  br label %if.end40

if.else:                                          ; preds = %if.end11
  %and33 = and i32 %9, -5
  store i32 %and33, ptr %arrayidx32, align 4
  %add36 = add nuw nsw i32 %conv1, 768
  %idxprom37 = zext nneg i32 %add36 to i64
  %arrayidx38 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom37
  %11 = load i32, ptr %arrayidx38, align 4
  %and39 = and i32 %11, -5
  store i32 %and39, ptr %arrayidx38, align 4
  br label %if.end40

if.end40:                                         ; preds = %if.then14, %if.then19, %if.else
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_w1c(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #8 {
entry:
  %not = xor i32 %val, -1
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, %not
  store i32 %and, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eics(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, 16
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EICS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_write_eics.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_write_eics.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.134, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %val, i32 noundef %and.lobit) #15
  br label %trace_igb_irq_write_eics.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit4 = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.135, i32 noundef %val, i32 noundef %and.lobit4) #15
  br label %trace_igb_irq_write_eics.exit

trace_igb_irq_write_eics.exit:                    ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  %tobool.not = icmp eq i32 %and, 0
  %cond = select i1 %tobool.not, i32 1073807359, i32 33554431
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and4 = and i32 %cond, %val
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 1376, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eims(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, 16
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIMS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_write_eims.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_write_eims.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.136, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %val, i32 noundef %and.lobit) #15
  br label %trace_igb_irq_write_eims.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit4 = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.137, i32 noundef %val, i32 noundef %and.lobit4) #15
  br label %trace_igb_irq_write_eims.exit

trace_igb_irq_write_eims.exit:                    ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  %tobool.not = icmp eq i32 %and, 0
  %cond = select i1 %tobool.not, i32 1073807359, i32 33554431
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and4 = and i32 %cond, %val
  tail call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 1353, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eimc(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, 16
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIMC_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_write_eimc.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_write_eimc.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.138, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %val, i32 noundef %and.lobit) #15
  br label %trace_igb_irq_write_eimc.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit4 = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.139, i32 noundef %val, i32 noundef %and.lobit4) #15
  br label %trace_igb_irq_write_eimc.exit

trace_igb_irq_write_eimc.exit:                    ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  %tobool.not = icmp eq i32 %and, 0
  %cond = select i1 %tobool.not, i32 1073807359, i32 33554431
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and4 = and i32 %cond, %val
  tail call fastcc void @igb_lower_interrupts(ptr noundef nonnull %core, i64 noundef 1353, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eiac(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, 16
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIAC_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_write_eiac.exit

land.lhs.true5.i.i:                               ; preds = %if.then
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_write_eiac.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.140, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %val) #15
  br label %trace_igb_irq_write_eiac.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.141, i32 noundef %val) #15
  br label %trace_igb_irq_write_eiac.exit

trace_igb_irq_write_eiac.exit:                    ; preds = %if.then, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and3 = and i32 %val, 33554431
  %arrayidx5 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1355
  %8 = load i32, ptr %arrayidx5, align 4
  %or = or i32 %8, %and3
  store i32 %or, ptr %arrayidx5, align 4
  br label %if.end

if.end:                                           ; preds = %trace_igb_irq_write_eiac.exit, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eiam(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, 16
  %tobool.not = icmp eq i32 %and, 0
  %cond = select i1 %tobool.not, i32 1073807359, i32 33554431
  %and3 = and i32 %cond, %val
  %not = xor i32 %and3, -1
  %arrayidx5 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1356
  %1 = load i32, ptr %arrayidx5, align 8
  %or = or i32 %1, %not
  store i32 %or, ptr %arrayidx5, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %2 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %2, 0
  %3 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIAM_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %3, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_write_eiam.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %4 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %4, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_write_eiam.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %5 = load i8, ptr @message_with_timestamp, align 1
  %6 = and i8 %5, 1
  %tobool7.not.i.i = icmp eq i8 %6, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %7 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %8 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.142, i32 noundef %call10.i.i, i64 noundef %7, i64 noundef %8, i32 noundef %val, i32 noundef %and.lobit) #15
  br label %trace_igb_irq_write_eiam.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit4 = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.143, i32 noundef %val, i32 noundef %and.lobit4) #15
  br label %trace_igb_irq_write_eiam.exit

trace_igb_irq_write_eiam.exit:                    ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eicr(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, 16
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EICR_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_write_eicr.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_write_eicr.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.144, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %val, i32 noundef %and.lobit) #15
  br label %trace_igb_irq_write_eicr.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit4 = lshr exact i32 %and, 4
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.145, i32 noundef %val, i32 noundef %and.lobit4) #15
  br label %trace_igb_irq_write_eicr.exit

trace_igb_irq_write_eicr.exit:                    ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  %tobool.not = icmp eq i32 %and, 0
  %cond = select i1 %tobool.not, i32 1073807359, i32 33554431
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and4 = and i32 %cond, %val
  tail call fastcc void @igb_lower_interrupts(ptr noundef nonnull %core, i64 noundef 1376, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eitr(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %sub = add i32 %index, -1440
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_IGB_IRQ_EITR_SET_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_eitr_set.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_eitr_set.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.146, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %sub, i32 noundef %val) #15
  br label %trace_igb_irq_eitr_set.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.147, i32 noundef %sub, i32 noundef %val) #15
  br label %trace_igb_irq_eitr_set.exit

trace_igb_irq_eitr_set.exit:                      ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and = and i32 %val, 2147483647
  %idxprom = zext i32 %sub to i64
  %arrayidx = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 11, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %and1 = and i32 %val, 32766
  %idxprom2 = sext i32 %index to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom2
  store i32 %and1, ptr %arrayidx3, align 4
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_fcrtl(ptr nocapture noundef writeonly %core, i32 %index, i32 noundef %val) #9 {
entry:
  %and = and i32 %val, -2147418120
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 2136
  store i32 %and, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_fcrth(ptr nocapture noundef writeonly %core, i32 %index, i32 noundef %val) #9 {
entry:
  %and = and i32 %val, 65528
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 2138
  store i32 %and, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_13bit(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #9 {
entry:
  %0 = and i32 %val, 8191
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rxcsum(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5120
  store i32 %val, ptr %arrayidx, align 8
  tail call fastcc void @igb_update_rx_offloads(ptr noundef %core)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rfctl(ptr nocapture noundef writeonly %core, i32 %index, i32 noundef %val) #0 {
entry:
  %_now.i.i33 = alloca %struct.timeval, align 8
  %_now.i.i19 = alloca %struct.timeval, align 8
  %_now.i.i5 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RFCTL_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_set_rfctl.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_set_rfctl.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.148, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %val) #15
  br label %trace_e1000e_rx_set_rfctl.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.149, i32 noundef %val) #15
  br label %trace_e1000e_rx_set_rfctl.exit

trace_e1000e_rx_set_rfctl.exit:                   ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %and = and i32 %val, 1
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %trace_e1000e_rx_set_rfctl.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i5)
  %7 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i6 = icmp ne i32 %7, 0
  %8 = load i16, ptr @_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %tobool4.i.i7 = icmp ne i16 %8, 0
  %or.cond.i.i8 = select i1 %tobool.i.i6, i1 %tobool4.i.i7, i1 false
  br i1 %or.cond.i.i8, label %land.lhs.true5.i.i9, label %trace_e1000e_wrn_iscsi_filtering_not_supported.exit

land.lhs.true5.i.i9:                              ; preds = %if.then
  %9 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i10 = and i32 %9, 32768
  %cmp.i.not.i.i11 = icmp eq i32 %and.i.i.i10, 0
  br i1 %cmp.i.not.i.i11, label %trace_e1000e_wrn_iscsi_filtering_not_supported.exit, label %if.then.i.i12

if.then.i.i12:                                    ; preds = %land.lhs.true5.i.i9
  %10 = load i8, ptr @message_with_timestamp, align 1
  %11 = and i8 %10, 1
  %tobool7.not.i.i13 = icmp eq i8 %11, 0
  br i1 %tobool7.not.i.i13, label %if.else.i.i18, label %if.then8.i.i14

if.then8.i.i14:                                   ; preds = %if.then.i.i12
  %call9.i.i15 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i5, ptr noundef null) #15
  %call10.i.i16 = tail call i32 @qemu_get_thread_id() #15
  %12 = load i64, ptr %_now.i.i5, align 8
  %tv_usec.i.i17 = getelementptr inbounds %struct.timeval, ptr %_now.i.i5, i64 0, i32 1
  %13 = load i64, ptr %tv_usec.i.i17, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.150, i32 noundef %call10.i.i16, i64 noundef %12, i64 noundef %13) #15
  br label %trace_e1000e_wrn_iscsi_filtering_not_supported.exit

if.else.i.i18:                                    ; preds = %if.then.i.i12
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.151) #15
  br label %trace_e1000e_wrn_iscsi_filtering_not_supported.exit

trace_e1000e_wrn_iscsi_filtering_not_supported.exit: ; preds = %if.then, %land.lhs.true5.i.i9, %if.then8.i.i14, %if.else.i.i18
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i5)
  br label %if.end

if.end:                                           ; preds = %trace_e1000e_wrn_iscsi_filtering_not_supported.exit, %trace_e1000e_rx_set_rfctl.exit
  %and1 = and i32 %val, 64
  %tobool2.not = icmp eq i32 %and1, 0
  br i1 %tobool2.not, label %if.then3, label %if.end4

if.then3:                                         ; preds = %if.end
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i19)
  %14 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i20 = icmp ne i32 %14, 0
  %15 = load i16, ptr @_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %tobool4.i.i21 = icmp ne i16 %15, 0
  %or.cond.i.i22 = select i1 %tobool.i.i20, i1 %tobool4.i.i21, i1 false
  br i1 %or.cond.i.i22, label %land.lhs.true5.i.i23, label %trace_e1000e_wrn_nfsw_filtering_not_supported.exit

land.lhs.true5.i.i23:                             ; preds = %if.then3
  %16 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i24 = and i32 %16, 32768
  %cmp.i.not.i.i25 = icmp eq i32 %and.i.i.i24, 0
  br i1 %cmp.i.not.i.i25, label %trace_e1000e_wrn_nfsw_filtering_not_supported.exit, label %if.then.i.i26

if.then.i.i26:                                    ; preds = %land.lhs.true5.i.i23
  %17 = load i8, ptr @message_with_timestamp, align 1
  %18 = and i8 %17, 1
  %tobool7.not.i.i27 = icmp eq i8 %18, 0
  br i1 %tobool7.not.i.i27, label %if.else.i.i32, label %if.then8.i.i28

if.then8.i.i28:                                   ; preds = %if.then.i.i26
  %call9.i.i29 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i19, ptr noundef null) #15
  %call10.i.i30 = tail call i32 @qemu_get_thread_id() #15
  %19 = load i64, ptr %_now.i.i19, align 8
  %tv_usec.i.i31 = getelementptr inbounds %struct.timeval, ptr %_now.i.i19, i64 0, i32 1
  %20 = load i64, ptr %tv_usec.i.i31, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.152, i32 noundef %call10.i.i30, i64 noundef %19, i64 noundef %20) #15
  br label %trace_e1000e_wrn_nfsw_filtering_not_supported.exit

if.else.i.i32:                                    ; preds = %if.then.i.i26
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.153) #15
  br label %trace_e1000e_wrn_nfsw_filtering_not_supported.exit

trace_e1000e_wrn_nfsw_filtering_not_supported.exit: ; preds = %if.then3, %land.lhs.true5.i.i23, %if.then8.i.i28, %if.else.i.i32
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i19)
  br label %if.end4

if.end4:                                          ; preds = %trace_e1000e_wrn_nfsw_filtering_not_supported.exit, %if.end
  %and5 = and i32 %val, 128
  %tobool6.not = icmp eq i32 %and5, 0
  br i1 %tobool6.not, label %if.then7, label %if.end8

if.then7:                                         ; preds = %if.end4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i33)
  %21 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i34 = icmp ne i32 %21, 0
  %22 = load i16, ptr @_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %tobool4.i.i35 = icmp ne i16 %22, 0
  %or.cond.i.i36 = select i1 %tobool.i.i34, i1 %tobool4.i.i35, i1 false
  br i1 %or.cond.i.i36, label %land.lhs.true5.i.i37, label %trace_e1000e_wrn_nfsr_filtering_not_supported.exit

land.lhs.true5.i.i37:                             ; preds = %if.then7
  %23 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i38 = and i32 %23, 32768
  %cmp.i.not.i.i39 = icmp eq i32 %and.i.i.i38, 0
  br i1 %cmp.i.not.i.i39, label %trace_e1000e_wrn_nfsr_filtering_not_supported.exit, label %if.then.i.i40

if.then.i.i40:                                    ; preds = %land.lhs.true5.i.i37
  %24 = load i8, ptr @message_with_timestamp, align 1
  %25 = and i8 %24, 1
  %tobool7.not.i.i41 = icmp eq i8 %25, 0
  br i1 %tobool7.not.i.i41, label %if.else.i.i46, label %if.then8.i.i42

if.then8.i.i42:                                   ; preds = %if.then.i.i40
  %call9.i.i43 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i33, ptr noundef null) #15
  %call10.i.i44 = tail call i32 @qemu_get_thread_id() #15
  %26 = load i64, ptr %_now.i.i33, align 8
  %tv_usec.i.i45 = getelementptr inbounds %struct.timeval, ptr %_now.i.i33, i64 0, i32 1
  %27 = load i64, ptr %tv_usec.i.i45, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.154, i32 noundef %call10.i.i44, i64 noundef %26, i64 noundef %27) #15
  br label %trace_e1000e_wrn_nfsr_filtering_not_supported.exit

if.else.i.i46:                                    ; preds = %if.then.i.i40
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.155) #15
  br label %trace_e1000e_wrn_nfsr_filtering_not_supported.exit

trace_e1000e_wrn_nfsr_filtering_not_supported.exit: ; preds = %if.then7, %land.lhs.true5.i.i37, %if.then8.i.i42, %if.else.i.i46
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i33)
  br label %if.end8

if.end8:                                          ; preds = %trace_e1000e_wrn_nfsr_filtering_not_supported.exit, %if.end4
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5122
  store i32 %val, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_mac_setmacaddr(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %macaddr = alloca [2 x i32], align 8
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %arrayidx2 = getelementptr [32768 x i32], ptr %core, i64 0, i64 5376
  %arrayidx7 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 1
  %0 = load <2 x i32>, ptr %arrayidx2, align 8
  store <2 x i32> %0, ptr %macaddr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %1 = load ptr, ptr %owner_nic, align 8
  %call8 = tail call ptr @qemu_get_queue(ptr noundef %1) #15
  call void @qemu_format_nic_info_str(ptr noundef %call8, ptr noundef nonnull %macaddr) #15
  %2 = load i8, ptr %macaddr, align 8
  %arrayidx12 = getelementptr inbounds i8, ptr %macaddr, i64 1
  %3 = load i8, ptr %arrayidx12, align 1
  %arrayidx14 = getelementptr inbounds i8, ptr %macaddr, i64 2
  %4 = load i8, ptr %arrayidx14, align 2
  %arrayidx16 = getelementptr inbounds i8, ptr %macaddr, i64 3
  %5 = load i8, ptr %arrayidx16, align 1
  %6 = load i8, ptr %arrayidx7, align 4
  %arrayidx20 = getelementptr inbounds i8, ptr %macaddr, i64 5
  %7 = load i8, ptr %arrayidx20, align 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %8 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %8, 0
  %9 = load i16, ptr @_TRACE_E1000E_MAC_SET_SW_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %9, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_mac_set_sw.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %10 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %10, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_mac_set_sw.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %11 = load i8, ptr @message_with_timestamp, align 1
  %12 = and i8 %11, 1
  %tobool7.not.i.i = icmp eq i8 %12, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = call i32 @qemu_get_thread_id() #15
  %13 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %14 = load i64, ptr %tv_usec.i.i, align 8
  %conv11.i.i = zext i8 %2 to i32
  %conv12.i.i = zext i8 %3 to i32
  %conv13.i.i = zext i8 %4 to i32
  %conv14.i.i = zext i8 %5 to i32
  %conv15.i.i = zext i8 %6 to i32
  %conv16.i.i = zext i8 %7 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.156, i32 noundef %call10.i.i, i64 noundef %13, i64 noundef %14, i32 noundef %conv11.i.i, i32 noundef %conv12.i.i, i32 noundef %conv13.i.i, i32 noundef %conv14.i.i, i32 noundef %conv15.i.i, i32 noundef %conv16.i.i) #15
  br label %trace_e1000e_mac_set_sw.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %conv17.i.i = zext i8 %2 to i32
  %conv18.i.i = zext i8 %3 to i32
  %conv19.i.i = zext i8 %4 to i32
  %conv20.i.i = zext i8 %5 to i32
  %conv21.i.i = zext i8 %6 to i32
  %conv22.i.i = zext i8 %7 to i32
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.157, i32 noundef %conv17.i.i, i32 noundef %conv18.i.i, i32 noundef %conv19.i.i, i32 noundef %conv20.i.i, i32 noundef %conv21.i.i, i32 noundef %conv22.i.i) #15
  br label %trace_e1000e_mac_set_sw.exit

trace_e1000e_mac_set_sw.exit:                     ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_set_gcr(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #8 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5824
  %0 = load i32, ptr %arrayidx, align 8
  %and = and i32 %0, 109051904
  %and1 = and i32 %val, -109051905
  %or = or disjoint i32 %and, %and1
  store i32 %or, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_pbaclr(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %0 = and i32 %val, 31
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5850
  store i32 %0, ptr %arrayidx, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %1 = load ptr, ptr %owner, align 8
  %call = tail call i32 @msix_enabled(ptr noundef %1) #15
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.end, label %for.body

for.body:                                         ; preds = %entry, %for.inc
  %indvars.iv = phi i64 [ %indvars.iv.next, %for.inc ], [ 0, %entry ]
  %2 = load i32, ptr %arrayidx, align 8
  %conv5 = zext i32 %2 to i64
  %shl = shl nuw nsw i64 1, %indvars.iv
  %and6 = and i64 %shl, %conv5
  %tobool7.not = icmp eq i64 %and6, 0
  br i1 %tobool7.not, label %for.inc, label %if.then8

if.then8:                                         ; preds = %for.body
  %3 = load ptr, ptr %owner, align 8
  %4 = trunc i64 %indvars.iv to i32
  tail call void @msix_clr_pending(ptr noundef %3, i32 noundef %4) #15
  br label %for.inc

for.inc:                                          ; preds = %for.body, %if.then8
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond.not = icmp eq i64 %indvars.iv.next, 25
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !38

for.end:                                          ; preds = %for.inc, %entry
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_4bit(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #9 {
entry:
  %0 = and i32 %val, 15
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_timinca(ptr noundef %core, i32 %index, i32 noundef %val) #0 {
entry:
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 16
  tail call void @e1000x_set_timinca(ptr noundef %core, ptr noundef nonnull %timadj, i32 noundef %val) #15
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_set_timadjh(ptr nocapture noundef %core, i32 %index, i32 noundef %val) #8 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 11652
  store i32 %val, ptr %arrayidx, align 8
  %arrayidx2 = getelementptr [32768 x i32], ptr %core, i64 0, i64 11651
  %0 = load i32, ptr %arrayidx2, align 4
  %conv = zext i32 %0 to i64
  %conv5 = zext i32 %val to i64
  %shl = shl nuw i64 %conv5, 32
  %or = or disjoint i64 %shl, %conv
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 16
  %1 = load i64, ptr %timadj, align 8
  %add = add i64 %or, %1
  store i64 %add, ptr %timadj, align 8
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_dbal(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #9 {
entry:
  %0 = and i32 %val, -32
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable
define internal void @igb_set_dlen(ptr nocapture noundef writeonly %core, i32 noundef %index, i32 noundef %val) #9 {
entry:
  %and = and i32 %val, 1048560
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rdt(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %and = and i32 %val, 65535
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %sub.i = add i32 %index, -12294
  %div.i = sdiv i32 %sub.i, 16
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RDT_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_rx_set_rdt.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_rx_set_rdt.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.158, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %div.i, i32 noundef %val) #15
  br label %trace_e1000e_rx_set_rdt.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.159, i32 noundef %div.i, i32 noundef %val) #15
  br label %trace_e1000e_rx_set_rdt.exit

trace_e1000e_rx_set_rdt.exit:                     ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  tail call void @igb_start_recv(ptr noundef nonnull %core)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_tdt(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %buffer.i.i = alloca i32, align 4
  %context.i.i.i.i = alloca %struct.IGBTxPktVmdqCallbackContext, align 8
  %_now.i.i31.i = alloca %struct.timeval, align 8
  %_now.i.i.i = alloca %struct.timeval, align 8
  %desc.i = alloca %union.e1000_adv_tx_desc, align 8
  %sub.i = add i32 %index, -14342
  %div.i = sdiv i32 %sub.i, 16
  %and = and i32 %val, 65535
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %cmp.i = icmp ult i32 %div.i, 16
  br i1 %cmp.i, label %igb_tx_ring_init.exit, label %if.else.i

if.else.i:                                        ; preds = %entry
  tail call void @__assert_fail(ptr noundef nonnull @.str.2, ptr noundef nonnull @.str.3, i32 noundef 810, ptr noundef nonnull @__PRETTY_FUNCTION__.igb_tx_ring_init) #16
  unreachable

igb_tx_ring_init.exit:                            ; preds = %entry
  %conv.i = zext nneg i32 %div.i to i64
  %arrayidx.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_tx_ring_init.i, i64 0, i64 %conv.i
  %arrayidx3.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %desc.i)
  %0 = getelementptr i8, ptr %arrayidx.i, i64 20
  %.val.i = load i32, ptr %0, align 4
  %conv2.i.i = and i32 %.val.i, 7
  %arrayidx4.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 256
  %1 = load i32, ptr %arrayidx4.i.i, align 8
  %and5.i.i = and i32 %1, 2
  %tobool6.not.i.i = icmp eq i32 %and5.i.i, 0
  br i1 %tobool6.not.i.i, label %if.then.i, label %land.lhs.true.i.i

land.lhs.true.i.i:                                ; preds = %igb_tx_ring_init.exit
  %arrayidx.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 5638
  %2 = load i32, ptr %arrayidx.i.i, align 8
  %and.i.i = and i32 %2, 1
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %igb_tx_enabled.exit.i, label %lor.lhs.false.i.i

lor.lhs.false.i.i:                                ; preds = %land.lhs.true.i.i
  %arrayidx9.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 804
  %3 = load i32, ptr %arrayidx9.i.i, align 8
  %conv10.i.i = zext i32 %3 to i64
  %sh_prom.i.i = zext nneg i32 %conv2.i.i to i64
  %shl.i.i = shl nuw nsw i64 1, %sh_prom.i.i
  %and12.i.i = and i64 %shl.i.i, %conv10.i.i
  %tobool13.not.i.i = icmp eq i64 %and12.i.i, 0
  br i1 %tobool13.not.i.i, label %if.then.i, label %igb_tx_enabled.exit.i

igb_tx_enabled.exit.i:                            ; preds = %lor.lhs.false.i.i, %land.lhs.true.i.i
  %conv1.i.i = shl i32 %.val.i, 4
  %mul.i.i = and i32 %conv1.i.i, 1048560
  %add.i.i = add nuw nsw i32 %mul.i.i, 14346
  %idxprom.i.i = zext nneg i32 %add.i.i to i64
  %arrayidx16.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i.i
  %4 = load i32, ptr %arrayidx16.i.i, align 4
  %and17.i.i = and i32 %4, 33554432
  %tobool18.i.not.i = icmp eq i32 %and17.i.i, 0
  br i1 %tobool18.i.not.i, label %if.then.i, label %if.end.i

if.then.i:                                        ; preds = %igb_tx_enabled.exit.i, %lor.lhs.false.i.i, %igb_tx_ring_init.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %5 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %5, 0
  %6 = load i16, ptr @_TRACE_E1000E_TX_DISABLED_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %6, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %trace_e1000e_tx_disabled.exit.i

land.lhs.true5.i.i.i:                             ; preds = %if.then.i
  %7 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %7, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %trace_e1000e_tx_disabled.exit.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true5.i.i.i
  %8 = load i8, ptr @message_with_timestamp, align 1
  %9 = and i8 %8, 1
  %tobool7.not.i.i.i = icmp eq i8 %9, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call10.i.i.i = tail call i32 @qemu_get_thread_id() #15
  %10 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %11 = load i64, ptr %tv_usec.i.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.160, i32 noundef %call10.i.i.i, i64 noundef %10, i64 noundef %11) #15
  br label %trace_e1000e_tx_disabled.exit.i

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.161) #15
  br label %trace_e1000e_tx_disabled.exit.i

trace_e1000e_tx_disabled.exit.i:                  ; preds = %if.else.i.i.i, %if.then8.i.i.i, %land.lhs.true5.i.i.i, %if.then.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  br label %igb_start_xmit.exit

if.end.i:                                         ; preds = %igb_tx_enabled.exit.i
  %owner.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %12 = load ptr, ptr %owner.i, align 8
  %rem.i = srem i32 %.val.i, 8
  %call1.i = tail call ptr @pcie_sriov_get_vf_at_index(ptr noundef %12, i32 noundef %rem.i) #15
  %tobool.not.i = icmp eq ptr %call1.i, null
  br i1 %tobool.not.i, label %if.then2.i, label %if.end4.i

if.then2.i:                                       ; preds = %if.end.i
  %13 = load ptr, ptr %owner.i, align 8
  br label %if.end4.i

if.end4.i:                                        ; preds = %if.then2.i, %if.end.i
  %d.0.i = phi ptr [ %call1.i, %if.end.i ], [ %13, %if.then2.i ]
  %dh.i.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_tx_ring_init.i, i64 0, i64 %conv.i, i32 3
  %dt.i.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_tx_ring_init.i, i64 0, i64 %conv.i, i32 4
  %14 = load i32, ptr %dh.i.i, align 4
  %idxprom.i2489.i = sext i32 %14 to i64
  %arrayidx.i2590.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i2489.i
  %15 = load i32, ptr %arrayidx.i2590.i, align 4
  %16 = load i32, ptr %dt.i.i, align 8
  %idxprom2.i91.i = sext i32 %16 to i64
  %arrayidx3.i92.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom2.i91.i
  %17 = load i32, ptr %arrayidx3.i92.i, align 4
  %cmp.i93.i = icmp eq i32 %15, %17
  br i1 %cmp.i93.i, label %if.end12.i, label %igb_ring_empty.exit.lr.ph.i

igb_ring_empty.exit.lr.ph.i:                      ; preds = %if.end4.i
  %dlen.i.i = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_tx_ring_init.i, i64 0, i64 %conv.i, i32 2
  %18 = getelementptr i8, ptr %arrayidx.i, i64 4
  %bus_master_as.i.i.i.i = getelementptr inbounds %struct.PCIDevice, ptr %d.0.i, i64 0, i32 12
  %cmd_type_len.i = getelementptr inbounds %struct.anon.15, ptr %desc.i, i64 0, i32 1
  %status.i = getelementptr inbounds %struct.anon.16, ptr %desc.i, i64 0, i32 2
  %tv_usec.i.i43.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i31.i, i64 0, i32 1
  %arrayidx28.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 14
  %arrayidx73.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 11653
  %timadj.i.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 16
  %max_queue_num.i.i.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 8
  %owner_nic.i.i.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 13
  %arrayidx.i.i.i.i.i = getelementptr i32, ptr %core, i64 4158
  %phy.i.i.i = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 1
  %arrayidx2.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 64
  %arrayidx2.i.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 3392
  %nc8.i.i.i.i = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %context.i.i.i.i, i64 0, i32 1
  %arrayidx.i.i53.i.i = getelementptr i32, ptr %core, i64 4149
  %arrayidx.i15.i.i.i = getelementptr i32, ptr %core, i64 4146
  %arrayidx2.i.i55.i.i = getelementptr i32, ptr %core, i64 4147
  %arrayidx.i21.i.i.i = getelementptr i32, ptr %core, i64 4156
  %arrayidx.i16.i.i.i = getelementptr i32, ptr %core, i64 4157
  %arrayidx.i26.i.i.i = getelementptr i32, ptr %core, i64 4128
  %arrayidx.i31.i.i.i = getelementptr i32, ptr %core, i64 4132
  %arrayidx2.i33.i.i.i = getelementptr i32, ptr %core, i64 4133
  %19 = load i32, ptr %dlen.i.i, align 8
  %idxprom9.i.i = sext i32 %19 to i64
  %arrayidx10.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom9.i.i
  %first.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i, i32 3
  %first_cmd_type_len.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i, i32 1
  %first_olinfo_status.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i, i32 2
  %skip_cp.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i, i32 4
  %tx_pkt.i.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i, i32 5
  %20 = or disjoint i32 %conv2.i.i, 3520
  %idxprom.i.i54.i = zext nneg i32 %20 to i64
  %arrayidx4.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i.i54.i
  %conv21.i.i.i = shl nsw i32 %rem.i, 6
  %mul.i.i.i = and i32 %conv21.i.i.i, 4194240
  %add22.i.i.i = add nuw nsw i32 %mul.i.i.i, 16397
  %idxprom.i61.i.i = zext nneg i32 %add22.i.i.i to i64
  %arrayidx23.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i61.i.i
  %add30.i.i.i = add nuw nsw i32 %mul.i.i.i, 16389
  %idxprom31.i.i.i = zext nneg i32 %add30.i.i.i to i64
  %arrayidx32.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom31.i.i.i
  %mul.i67.i = shl i32 %.val.i, 6
  %add.i68.i = add i32 %mul.i67.i, 57400
  %shr.i69.i = ashr exact i32 %add.i68.i, 2
  %idxprom.i70.i = sext i32 %shr.i69.i to i64
  %arrayidx.i71.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i70.i
  %add5.i.i = add i32 %mul.i67.i, 57404
  %shr6.i.i = ashr exact i32 %add5.i.i, 2
  %idxprom7.i.i = sext i32 %shr6.i.i to i64
  %arrayidx8.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom7.i.i
  %conv.i.i77.i = trunc i32 %.val.i to i8
  %cmp.i.i.i.i = icmp ult i8 %conv.i.i77.i, 8
  %mul.i.i.i.i = shl i8 %conv.i.i77.i, 2
  %add.i.i.i.i = or disjoint i8 %mul.i.i.i.i, 1
  %add5.i.i.i.i = add i8 %mul.i.i.i.i, -29
  %cond.i.i.i.i = select i1 %cmp.i.i.i.i, i8 %add.i.i.i.i, i8 %add5.i.i.i.i
  %conv1.i.i.i = zext i8 %cond.i.i.i.i to i32
  %div3.i.i.i = lshr i32 %conv1.i.i.i, 2
  %add.i.i78.i = or disjoint i32 %div3.i.i.i, 1472
  %idxprom.i.i79.i = zext nneg i32 %add.i.i78.i to i64
  %arrayidx.i.i80.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i.i79.i
  %rem.i.i81.i = shl nuw nsw i32 %conv1.i.i.i, 3
  %mul.i.i82.i = and i32 %rem.i.i81.i, 24
  br label %igb_ring_empty.exit.i

igb_ring_empty.exit.i:                            ; preds = %igb_txdesc_writeback.exit.i, %igb_ring_empty.exit.lr.ph.i
  %21 = phi i32 [ %17, %igb_ring_empty.exit.lr.ph.i ], [ %106, %igb_txdesc_writeback.exit.i ]
  %22 = phi i32 [ %15, %igb_ring_empty.exit.lr.ph.i ], [ %105, %igb_txdesc_writeback.exit.i ]
  %eic.094.i = phi i32 [ 0, %igb_ring_empty.exit.lr.ph.i ], [ %or.i, %igb_txdesc_writeback.exit.i ]
  %23 = load i32, ptr %arrayidx10.i.i, align 4
  %div7.i.i = lshr i32 %23, 4
  %cmp11.i.not.i = icmp ult i32 %21, %div7.i.i
  br i1 %cmp11.i.not.i, label %while.body.i, label %while.end.i

while.body.i:                                     ; preds = %igb_ring_empty.exit.i
  %r.val.i.i = load i32, ptr %arrayidx.i, align 8
  %r.val3.i.i = load i32, ptr %18, align 4
  %idxprom.i.i.i = sext i32 %r.val.i.i to i64
  %arrayidx.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom.i.i.i
  %24 = load i32, ptr %arrayidx.i.i.i, align 4
  %conv.i.i.i = zext i32 %24 to i64
  %idxprom2.i.i.i = sext i32 %r.val3.i.i to i64
  %arrayidx3.i.i.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom2.i.i.i
  %25 = load i32, ptr %arrayidx3.i.i.i, align 4
  %conv4.i.i.i = zext i32 %25 to i64
  %shl.i.i.i = shl nuw i64 %conv.i.i.i, 32
  %add.i.i.i = or disjoint i64 %shl.i.i.i, %conv4.i.i.i
  %mul.i29.i = shl i32 %22, 4
  %conv.i.i = zext i32 %mul.i29.i to i64
  %add.i30.i = add i64 %add.i.i.i, %conv.i.i
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i, i64 noundef %add.i30.i, i32 1, ptr noundef nonnull %desc.i, i64 noundef 16, i1 noundef zeroext false) #15
  %26 = load i64, ptr %desc.i, align 8
  %27 = inttoptr i64 %26 to ptr
  %28 = load i32, ptr %cmd_type_len.i, align 8
  %29 = load i32, ptr %status.i, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i31.i)
  %30 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i32.i = icmp ne i32 %30, 0
  %31 = load i16, ptr @_TRACE_E1000E_TX_DESCR_DSTATE, align 2
  %tobool4.i.i33.i = icmp ne i16 %31, 0
  %or.cond.i.i34.i = select i1 %tobool.i.i32.i, i1 %tobool4.i.i33.i, i1 false
  br i1 %or.cond.i.i34.i, label %land.lhs.true5.i.i35.i, label %trace_e1000e_tx_descr.exit.i

land.lhs.true5.i.i35.i:                           ; preds = %while.body.i
  %32 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i36.i = and i32 %32, 32768
  %cmp.i.not.i.i37.i = icmp eq i32 %and.i.i.i36.i, 0
  br i1 %cmp.i.not.i.i37.i, label %trace_e1000e_tx_descr.exit.i, label %if.then.i.i38.i

if.then.i.i38.i:                                  ; preds = %land.lhs.true5.i.i35.i
  %33 = load i8, ptr @message_with_timestamp, align 1
  %34 = and i8 %33, 1
  %tobool7.not.i.i39.i = icmp eq i8 %34, 0
  br i1 %tobool7.not.i.i39.i, label %if.else.i.i44.i, label %if.then8.i.i40.i

if.then8.i.i40.i:                                 ; preds = %if.then.i.i38.i
  %call9.i.i41.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i31.i, ptr noundef null) #15
  %call10.i.i42.i = call i32 @qemu_get_thread_id() #15
  %35 = load i64, ptr %_now.i.i31.i, align 8
  %36 = load i64, ptr %tv_usec.i.i43.i, align 8
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.162, i32 noundef %call10.i.i42.i, i64 noundef %35, i64 noundef %36, ptr noundef %27, i32 noundef %28, i32 noundef %29) #15
  br label %trace_e1000e_tx_descr.exit.i

if.else.i.i44.i:                                  ; preds = %if.then.i.i38.i
  call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.163, ptr noundef %27, i32 noundef %28, i32 noundef %29) #15
  br label %trace_e1000e_tx_descr.exit.i

trace_e1000e_tx_descr.exit.i:                     ; preds = %if.else.i.i44.i, %if.then8.i.i40.i, %land.lhs.true5.i.i35.i, %while.body.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i31.i)
  %37 = load i32, ptr %cmd_type_len.i, align 8
  %and.i45.i = and i32 %37, 536870912
  %tobool.not.i46.i = icmp eq i32 %and.i45.i, 0
  br i1 %tobool.not.i46.i, label %if.end34.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %trace_e1000e_tx_descr.exit.i
  %and2.i.i = and i32 %37, 3145728
  %cmp.i47.i = icmp eq i32 %and2.i.i, 3145728
  br i1 %cmp.i47.i, label %if.then3.i.i, label %if.else.i.i

if.then3.i.i:                                     ; preds = %if.then.i.i
  %38 = load i8, ptr %first.i.i, align 8
  %39 = and i8 %38, 1
  %tobool4.not.i.i = icmp eq i8 %39, 0
  br i1 %tobool4.not.i.i, label %if.end34.i.i, label %if.then5.i.i

if.then5.i.i:                                     ; preds = %if.then3.i.i
  store i32 %37, ptr %first_cmd_type_len.i.i, align 8
  %40 = load i32, ptr %status.i, align 4
  store i32 %40, ptr %first_olinfo_status.i.i, align 4
  store i8 0, ptr %first.i.i, align 8
  br label %if.end34.i.i

if.else.i.i:                                      ; preds = %if.then.i.i
  %and8.i.i = and i32 %37, 2097152
  %cmp9.not.i.i = icmp eq i32 %and8.i.i, 0
  br i1 %cmp9.not.i.i, label %igb_process_tx_desc.exit.i, label %if.then10.i.i

if.then10.i.i:                                    ; preds = %if.else.i.i
  %41 = load i32, ptr %status.i, align 4
  %shr.i.i = lshr i32 %41, 4
  %and12.i48.i = and i32 %shr.i.i, 1
  %idxprom.i49.i = zext nneg i32 %and12.i48.i to i64
  %arrayidx.i50.i = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %arrayidx3.i, i64 0, i64 %idxprom.i49.i
  %42 = load <2 x i32>, ptr %desc.i, align 8
  store <2 x i32> %42, ptr %arrayidx.i50.i, align 8
  %type_tucmd_mlhl24.i.i = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %arrayidx3.i, i64 0, i64 %idxprom.i49.i, i32 2
  store i32 %37, ptr %type_tucmd_mlhl24.i.i, align 8
  %mss_l4len_idx30.i.i = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %arrayidx3.i, i64 0, i64 %idxprom.i49.i, i32 3
  store i32 %41, ptr %mss_l4len_idx30.i.i, align 4
  br label %igb_process_tx_desc.exit.i

if.end34.i.i:                                     ; preds = %if.then5.i.i, %if.then3.i.i, %trace_e1000e_tx_descr.exit.i
  %43 = load i8, ptr %skip_cp.i.i, align 1
  %44 = and i8 %43, 1
  %tobool38.not.i.i = icmp eq i8 %44, 0
  br i1 %tobool38.not.i.i, label %if.then39.i.i, label %if.end45.i.i

if.then39.i.i:                                    ; preds = %if.end34.i.i
  %45 = load i64, ptr %desc.i, align 8
  %46 = load ptr, ptr %tx_pkt.i.i, align 8
  %47 = and i32 %37, 65535
  %conv40.i.i = zext nneg i32 %47 to i64
  %call41.i.i = call zeroext i1 @net_tx_pkt_add_raw_fragment_pci(ptr noundef %46, ptr noundef %d.0.i, i64 noundef %45, i64 noundef %conv40.i.i) #15
  br i1 %call41.i.i, label %if.end45.i.i, label %if.then42.i.i

if.then42.i.i:                                    ; preds = %if.then39.i.i
  store i8 1, ptr %skip_cp.i.i, align 1
  br label %if.end45.i.i

if.end45.i.i:                                     ; preds = %if.then42.i.i, %if.then39.i.i, %if.end34.i.i
  %and46.i.i = and i32 %37, 16777216
  %tobool47.not.i.i = icmp eq i32 %and46.i.i, 0
  br i1 %tobool47.not.i.i, label %igb_process_tx_desc.exit.i, label %if.then48.i.i

if.then48.i.i:                                    ; preds = %if.end45.i.i
  %48 = load i8, ptr %skip_cp.i.i, align 1
  %49 = and i8 %48, 1
  %tobool50.not.i.i = icmp eq i8 %49, 0
  br i1 %tobool50.not.i.i, label %land.lhs.true.i51.i, label %if.end90.i.i

land.lhs.true.i51.i:                              ; preds = %if.then48.i.i
  %50 = load ptr, ptr %tx_pkt.i.i, align 8
  %call52.i.i = call zeroext i1 @net_tx_pkt_parse(ptr noundef %50) #15
  br i1 %call52.i.i, label %if.then54.i.i, label %if.end90.i.i

if.then54.i.i:                                    ; preds = %land.lhs.true.i51.i
  %51 = load i32, ptr %first_olinfo_status.i.i, align 4
  %shr56.i.i = lshr i32 %51, 4
  %and57.i.i = and i32 %shr56.i.i, 1
  %idxprom60.i.i = zext nneg i32 %and57.i.i to i64
  %arrayidx61.i.i = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %arrayidx3.i, i64 0, i64 %idxprom60.i.i
  %52 = load i32, ptr %arrayidx61.i.i, align 8
  %shr63.i.i = lshr i32 %52, 16
  %53 = load i32, ptr %first_cmd_type_len.i.i, align 8
  %and66.i.i = and i32 %53, 1073741824
  %tobool67.i.i = icmp ne i32 %and66.i.i, 0
  %54 = load i32, ptr %arrayidx.i.i, align 8
  %and.i.i.i = and i32 %54, 1
  %tobool.not.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool.not.i.i.i, label %if.end24.i.i.i, label %if.then.i.i53.i

if.then.i.i53.i:                                  ; preds = %if.then54.i.i
  %55 = load i32, ptr %arrayidx4.i.i.i, align 4
  %and5.i.i.i = and i32 %55, 1073741824
  %tobool6.not.i.i.i = icmp eq i32 %and5.i.i.i, 0
  br i1 %tobool6.not.i.i.i, label %if.else.i.i57.i, label %if.then26.i.i.i

if.else.i.i57.i:                                  ; preds = %if.then.i.i53.i
  %tobool21.not.i.i.i = icmp sgt i32 %55, -1
  %spec.select.i.i.i = and i1 %tobool67.i.i, %tobool21.not.i.i.i
  br i1 %spec.select.i.i.i, label %if.then26.i.i.i, label %igb_tx_insert_vlan.exit.i.i

if.end24.i.i.i:                                   ; preds = %if.then54.i.i
  br i1 %tobool67.i.i, label %if.then26.i.i.i, label %igb_tx_insert_vlan.exit.i.i

if.then26.i.i.i:                                  ; preds = %if.end24.i.i.i, %if.else.i.i57.i, %if.then.i.i53.i
  %vlan.addr.09.i.in.i.i = phi i32 [ %shr63.i.i, %if.end24.i.i.i ], [ %shr63.i.i, %if.else.i.i57.i ], [ %55, %if.then.i.i53.i ]
  %vlan.addr.09.i.i.i = trunc i32 %vlan.addr.09.i.in.i.i to i16
  %56 = load ptr, ptr %tx_pkt.i.i, align 8
  %57 = load i32, ptr %arrayidx28.i.i.i, align 8
  %conv30.i.i.i = trunc i32 %57 to i16
  call void @net_tx_pkt_setup_vlan_header_ex(ptr noundef %56, i16 noundef zeroext %vlan.addr.09.i.i.i, i16 noundef zeroext %conv30.i.i.i) #15
  %.pre.i.i = load i32, ptr %first_cmd_type_len.i.i, align 8
  br label %igb_tx_insert_vlan.exit.i.i

igb_tx_insert_vlan.exit.i.i:                      ; preds = %if.then26.i.i.i, %if.end24.i.i.i, %if.else.i.i57.i
  %58 = phi i32 [ %53, %if.else.i.i57.i ], [ %53, %if.end24.i.i.i ], [ %.pre.i.i, %if.then26.i.i.i ]
  %and70.i.i = and i32 %58, 524288
  %tobool71.not.i.i = icmp eq i32 %and70.i.i, 0
  br i1 %tobool71.not.i.i, label %if.end85.i.i, label %land.lhs.true72.i.i

land.lhs.true72.i.i:                              ; preds = %igb_tx_insert_vlan.exit.i.i
  %59 = load i32, ptr %arrayidx73.i.i, align 4
  %60 = and i32 %59, 17
  %or.cond.i.i = icmp eq i32 %60, 16
  br i1 %or.cond.i.i, label %if.then81.i.i, label %if.end85.i.i

if.then81.i.i:                                    ; preds = %land.lhs.true72.i.i
  %or.i.i = or disjoint i32 %59, 1
  store i32 %or.i.i, ptr %arrayidx73.i.i, align 4
  %61 = load i64, ptr %timadj.i.i, align 8
  call void @e1000x_timestamp(ptr noundef nonnull %core, i64 noundef %61, i64 noundef 11654, i64 noundef 11655) #15
  br label %if.end85.i.i

if.end85.i.i:                                     ; preds = %if.then81.i.i, %land.lhs.true72.i.i, %igb_tx_insert_vlan.exit.i.i
  %62 = load i32, ptr %max_queue_num.i.i.i, align 4
  %cond.i.i.i = call i32 @llvm.smin.i32(i32 %62, i32 %.val.i)
  %63 = load ptr, ptr %owner_nic.i.i.i, align 8
  %call.i.i.i = call ptr @qemu_get_subqueue(ptr noundef %63, i32 noundef %cond.i.i.i) #15
  %64 = load i32, ptr %first_olinfo_status.i.i, align 4
  %shr.i.i.i.i = lshr i32 %64, 4
  %and.i.i.i55.i = and i32 %shr.i.i.i.i, 1
  %65 = load i32, ptr %first_cmd_type_len.i.i, align 8
  %tobool.not.i.i.i.i = icmp sgt i32 %65, -1
  br i1 %tobool.not.i.i.i.i, label %if.end5.i.i.i.i, label %if.then.i.i.i.i

if.then.i.i.i.i:                                  ; preds = %if.end85.i.i
  %idxprom.i.i.i.i = zext nneg i32 %and.i.i.i55.i to i64
  %mss_l4len_idx.i.i.i.i = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %arrayidx3.i, i64 0, i64 %idxprom.i.i.i.i, i32 3
  %66 = load i32, ptr %mss_l4len_idx.i.i.i.i, align 4
  %shr2.i.i.i.i = lshr i32 %66, 16
  %67 = load ptr, ptr %tx_pkt.i.i, align 8
  %call.i.i.i.i = call zeroext i1 @net_tx_pkt_build_vheader(ptr noundef %67, i1 noundef zeroext true, i1 noundef zeroext true, i32 noundef %shr2.i.i.i.i) #15
  br i1 %call.i.i.i.i, label %if.end.i.i.i.i, label %if.end90.i.i

if.end.i.i.i.i:                                   ; preds = %if.then.i.i.i.i
  %68 = load ptr, ptr %tx_pkt.i.i, align 8
  call void @net_tx_pkt_update_ip_checksums(ptr noundef %68) #15
  %69 = load i32, ptr %arrayidx.i.i.i.i.i, align 4
  %cmp.not.i.i.i.i.i = icmp eq i32 %69, -1
  br i1 %cmp.not.i.i.i.i.i, label %if.end.i.i.i, label %if.then.i.i.i.i.i

if.then.i.i.i.i.i:                                ; preds = %if.end.i.i.i.i
  %inc.i.i.i.i.i = add nuw i32 %69, 1
  store i32 %inc.i.i.i.i.i, ptr %arrayidx.i.i.i.i.i, align 4
  br label %if.end.i.i.i

if.end5.i.i.i.i:                                  ; preds = %if.end85.i.i
  %and7.i.i.i.i = and i32 %64, 512
  %tobool8.not.i.i.i.i = icmp eq i32 %and7.i.i.i.i, 0
  br i1 %tobool8.not.i.i.i.i, label %if.end19.i.i.i.i, label %land.lhs.true.i.i.i.i

land.lhs.true.i.i.i.i:                            ; preds = %if.end5.i.i.i.i
  %idxprom10.i.i.i.i = zext nneg i32 %and.i.i.i55.i to i64
  %type_tucmd_mlhl.i.i.i.i = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %arrayidx3.i, i64 0, i64 %idxprom10.i.i.i.i, i32 2
  %70 = load i32, ptr %type_tucmd_mlhl.i.i.i.i, align 8
  %and12.i.i.i.i = and i32 %70, 4096
  %tobool13.not.i.i.i.i = icmp eq i32 %and12.i.i.i.i, 0
  %71 = load ptr, ptr %tx_pkt.i.i, align 8
  br i1 %tobool13.not.i.i.i.i, label %cond.false.i.i.i.i, label %cond.true.i.i.i.i

cond.true.i.i.i.i:                                ; preds = %land.lhs.true.i.i.i.i
  %call15.i.i.i.i = call zeroext i1 @net_tx_pkt_update_sctp_checksum(ptr noundef %71) #15
  br i1 %call15.i.i.i.i, label %if.end19.i.i.i.i, label %if.end90.i.i

cond.false.i.i.i.i:                               ; preds = %land.lhs.true.i.i.i.i
  %call17.i.i.i.i = call zeroext i1 @net_tx_pkt_build_vheader(ptr noundef %71, i1 noundef zeroext false, i1 noundef zeroext true, i32 noundef 0) #15
  br i1 %call17.i.i.i.i, label %if.end19.i.i.i.i, label %if.end90.i.i

if.end19.i.i.i.i:                                 ; preds = %cond.false.i.i.i.i, %cond.true.i.i.i.i, %if.end5.i.i.i.i
  %72 = load i32, ptr %first_olinfo_status.i.i, align 4
  %and21.i.i.i.i = and i32 %72, 256
  %tobool22.not.i.i.i.i = icmp eq i32 %and21.i.i.i.i, 0
  br i1 %tobool22.not.i.i.i.i, label %if.end.i.i.i, label %if.then23.i.i.i.i

if.then23.i.i.i.i:                                ; preds = %if.end19.i.i.i.i
  %73 = load ptr, ptr %tx_pkt.i.i, align 8
  call void @net_tx_pkt_update_ip_hdr_checksum(ptr noundef %73) #15
  br label %if.end.i.i.i

if.end.i.i.i:                                     ; preds = %if.then23.i.i.i.i, %if.end19.i.i.i.i, %if.then.i.i.i.i.i, %if.end.i.i.i.i
  %74 = load ptr, ptr %tx_pkt.i.i, align 8
  call void @net_tx_pkt_dump(ptr noundef %74) #15
  %75 = load i16, ptr %phy.i.i.i, align 8
  %76 = and i16 %75, 16384
  %tobool.not.i50.i.i = icmp eq i16 %76, 0
  br i1 %tobool.not.i50.i.i, label %lor.lhs.false.i.i.i, label %if.then6.i.i.i

lor.lhs.false.i.i.i:                              ; preds = %if.end.i.i.i
  %77 = load i32, ptr %arrayidx2.i.i.i, align 8
  %and3.i.i.i = and i32 %77, 64
  %cmp4.not.i.i.i = icmp eq i32 %and3.i.i.i, 0
  br i1 %cmp4.not.i.i.i, label %if.else.i51.i.i, label %if.then6.i.i.i

if.then6.i.i.i:                                   ; preds = %lor.lhs.false.i.i.i, %if.end.i.i.i
  %78 = load ptr, ptr %tx_pkt.i.i, align 8
  %call8.i.i.i = call zeroext i1 @net_tx_pkt_send_custom(ptr noundef %78, i1 noundef zeroext false, ptr noundef nonnull @igb_tx_pkt_mac_callback, ptr noundef nonnull %core) #15
  br i1 %call8.i.i.i, label %if.then87.i.i, label %if.end90.i.i

if.else.i51.i.i:                                  ; preds = %lor.lhs.false.i.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %context.i.i.i.i)
  %79 = load i32, ptr %arrayidx.i.i, align 8
  %and.i12.i.i.i = and i32 %79, 1
  %tobool.not.i13.i.i.i = icmp eq i32 %and.i12.i.i.i, 0
  br i1 %tobool.not.i13.i.i.i, label %igb_tx_pkt_send.exit.i.i, label %if.end.i14.i.i.i

if.end.i14.i.i.i:                                 ; preds = %if.else.i51.i.i
  %80 = load i32, ptr %arrayidx2.i.i.i.i, align 8
  %tobool4.not.i.i.i.i = icmp sgt i32 %80, -1
  br i1 %tobool4.not.i.i.i.i, label %igb_tx_pkt_send.exit.i.i, label %if.end6.i.i.i.i

if.end6.i.i.i.i:                                  ; preds = %if.end.i14.i.i.i
  store ptr %core, ptr %context.i.i.i.i, align 8
  store ptr %call.i.i.i, ptr %nc8.i.i.i.i, align 8
  %81 = load ptr, ptr %tx_pkt.i.i, align 8
  %call.i16.i.i.i = call zeroext i1 @net_tx_pkt_send_custom(ptr noundef %81, i1 noundef zeroext false, ptr noundef nonnull @igb_tx_pkt_vmdq_callback, ptr noundef nonnull %context.i.i.i.i) #15
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %context.i.i.i.i)
  br i1 %call.i16.i.i.i, label %if.then87.i.i, label %if.end90.i.i

igb_tx_pkt_send.exit.i.i:                         ; preds = %if.end.i14.i.i.i, %if.else.i51.i.i
  %82 = load ptr, ptr %tx_pkt.i.i, align 8
  %call10.i.i.i.i = call zeroext i1 @net_tx_pkt_send(ptr noundef %82, ptr noundef %call.i.i.i) #15
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %context.i.i.i.i)
  br i1 %call10.i.i.i.i, label %if.then87.i.i, label %if.end90.i.i

if.then87.i.i:                                    ; preds = %igb_tx_pkt_send.exit.i.i, %if.end6.i.i.i.i, %if.then6.i.i.i
  %83 = load ptr, ptr %tx_pkt.i.i, align 8
  %call.i52.i.i = call i64 @net_tx_pkt_get_total_len(ptr noundef %83) #15
  %84 = trunc i64 %call.i52.i.i to i32
  %conv.i.i56.i = add i32 %84, 4
  call void @e1000x_increase_size_stats(ptr noundef nonnull %core, ptr noundef nonnull @igb_on_tx_done_update_stats.PTCregs, i32 noundef %conv.i.i56.i) #15
  %85 = load i32, ptr %arrayidx.i.i53.i.i, align 4
  %cmp.not.i.i.i.i = icmp eq i32 %85, -1
  br i1 %cmp.not.i.i.i.i, label %e1000x_inc_reg_if_not_full.exit.i.i.i, label %if.then.i.i54.i.i

if.then.i.i54.i.i:                                ; preds = %if.then87.i.i
  %inc.i.i.i.i = add nuw i32 %85, 1
  store i32 %inc.i.i.i.i, ptr %arrayidx.i.i53.i.i, align 4
  br label %e1000x_inc_reg_if_not_full.exit.i.i.i

e1000x_inc_reg_if_not_full.exit.i.i.i:            ; preds = %if.then.i.i54.i.i, %if.then87.i.i
  %86 = load i64, ptr %arrayidx.i15.i.i.i, align 4
  %conv4.i.i.i.i = sext i32 %conv.i.i56.i to i64
  %.add5.i.i.i.i = call i64 @llvm.uadd.sat.i64(i64 %86, i64 %conv4.i.i.i.i)
  %conv9.i.i.i.i = trunc i64 %.add5.i.i.i.i to i32
  store i32 %conv9.i.i.i.i, ptr %arrayidx.i15.i.i.i, align 4
  %shr.i.i56.i.i = lshr i64 %.add5.i.i.i.i, 32
  %conv12.i.i.i.i = trunc i64 %shr.i.i56.i.i to i32
  store i32 %conv12.i.i.i.i, ptr %arrayidx2.i.i55.i.i, align 4
  %call6.i.i.i = call i32 @net_tx_pkt_get_packet_type(ptr noundef %83) #15
  switch i32 %call6.i.i.i, label %do.body.i.i.i [
    i32 -1430533119, label %sw.bb.i.i.i
    i32 -1430533118, label %sw.bb9.i.i.i
    i32 -1430533120, label %sw.epilog.i.i.i
  ]

sw.bb.i.i.i:                                      ; preds = %e1000x_inc_reg_if_not_full.exit.i.i.i
  %87 = load i32, ptr %arrayidx.i16.i.i.i, align 4
  %cmp.not.i17.i.i.i = icmp eq i32 %87, -1
  br i1 %cmp.not.i17.i.i.i, label %sw.epilog.i.i.i, label %sw.epilog.sink.split.i.i.i

sw.bb9.i.i.i:                                     ; preds = %e1000x_inc_reg_if_not_full.exit.i.i.i
  %88 = load i32, ptr %arrayidx.i21.i.i.i, align 4
  %cmp.not.i22.i.i.i = icmp eq i32 %88, -1
  br i1 %cmp.not.i22.i.i.i, label %sw.epilog.i.i.i, label %sw.epilog.sink.split.i.i.i

do.body.i.i.i:                                    ; preds = %e1000x_inc_reg_if_not_full.exit.i.i.i
  call void @g_assertion_message_expr(ptr noundef null, ptr noundef nonnull @.str.3, i32 noundef 607, ptr noundef nonnull @__func__.igb_on_tx_done_update_stats, ptr noundef null) #16
  unreachable

sw.epilog.sink.split.i.i.i:                       ; preds = %sw.bb9.i.i.i, %sw.bb.i.i.i
  %.sink.i.i.i = phi i32 [ %87, %sw.bb.i.i.i ], [ %88, %sw.bb9.i.i.i ]
  %arrayidx.i21.sink.i.i.i = phi ptr [ %arrayidx.i16.i.i.i, %sw.bb.i.i.i ], [ %arrayidx.i21.i.i.i, %sw.bb9.i.i.i ]
  %inc.i24.i.i.i = add nuw i32 %.sink.i.i.i, 1
  store i32 %inc.i24.i.i.i, ptr %arrayidx.i21.sink.i.i.i, align 4
  br label %sw.epilog.i.i.i

sw.epilog.i.i.i:                                  ; preds = %sw.epilog.sink.split.i.i.i, %sw.bb9.i.i.i, %sw.bb.i.i.i, %e1000x_inc_reg_if_not_full.exit.i.i.i
  %89 = load i32, ptr %arrayidx.i26.i.i.i, align 4
  %cmp.not.i27.i.i.i = icmp eq i32 %89, -1
  br i1 %cmp.not.i27.i.i.i, label %e1000x_inc_reg_if_not_full.exit30.i.i.i, label %if.then.i28.i.i.i

if.then.i28.i.i.i:                                ; preds = %sw.epilog.i.i.i
  %inc.i29.i.i.i = add nuw i32 %89, 1
  store i32 %inc.i29.i.i.i, ptr %arrayidx.i26.i.i.i, align 4
  br label %e1000x_inc_reg_if_not_full.exit30.i.i.i

e1000x_inc_reg_if_not_full.exit30.i.i.i:          ; preds = %if.then.i28.i.i.i, %sw.epilog.i.i.i
  %90 = load i64, ptr %arrayidx.i31.i.i.i, align 4
  %.add5.i38.i.i.i = call i64 @llvm.uadd.sat.i64(i64 %90, i64 %conv4.i.i.i.i)
  %conv9.i39.i.i.i = trunc i64 %.add5.i38.i.i.i to i32
  store i32 %conv9.i39.i.i.i, ptr %arrayidx.i31.i.i.i, align 4
  %shr.i40.i.i.i = lshr i64 %.add5.i38.i.i.i, 32
  %conv12.i41.i.i.i = trunc i64 %shr.i40.i.i.i to i32
  store i32 %conv12.i41.i.i.i, ptr %arrayidx2.i33.i.i.i, align 4
  %91 = load i32, ptr %arrayidx.i.i, align 8
  %and.i58.i.i = and i32 %91, 1
  %tobool.not.i59.i.i = icmp eq i32 %and.i58.i.i, 0
  br i1 %tobool.not.i59.i.i, label %if.end90.i.i, label %if.then.i60.i.i

if.then.i60.i.i:                                  ; preds = %e1000x_inc_reg_if_not_full.exit30.i.i.i
  %92 = load i32, ptr %arrayidx23.i.i.i, align 4
  %conv26.i.i.i = add i32 %92, %conv.i.i56.i
  store i32 %conv26.i.i.i, ptr %arrayidx23.i.i.i, align 4
  %93 = load i32, ptr %arrayidx32.i.i.i, align 4
  %inc.i.i.i = add i32 %93, 1
  store i32 %inc.i.i.i, ptr %arrayidx32.i.i.i, align 4
  br label %if.end90.i.i

if.end90.i.i:                                     ; preds = %if.then.i60.i.i, %e1000x_inc_reg_if_not_full.exit30.i.i.i, %igb_tx_pkt_send.exit.i.i, %if.end6.i.i.i.i, %if.then6.i.i.i, %cond.false.i.i.i.i, %cond.true.i.i.i.i, %if.then.i.i.i.i, %land.lhs.true.i51.i, %if.then48.i.i
  store i8 1, ptr %first.i.i, align 8
  store i8 0, ptr %skip_cp.i.i, align 1
  %94 = load ptr, ptr %tx_pkt.i.i, align 8
  call void @net_tx_pkt_reset(ptr noundef %94, ptr noundef nonnull @net_tx_pkt_unmap_frag_pci, ptr noundef %d.0.i) #15
  br label %igb_process_tx_desc.exit.i

igb_process_tx_desc.exit.i:                       ; preds = %if.end90.i.i, %if.end45.i.i, %if.then10.i.i, %if.else.i.i
  %95 = load i32, ptr %arrayidx.i2590.i, align 4
  %add.i61.i = add i32 %95, 1
  store i32 %add.i61.i, ptr %arrayidx.i2590.i, align 4
  %mul.i63.i = shl i32 %add.i61.i, 4
  %96 = load i32, ptr %arrayidx10.i.i, align 4
  %cmp.not.i.i = icmp ult i32 %mul.i63.i, %96
  %spec.store.select = select i1 %cmp.not.i.i, i32 %add.i61.i, i32 0
  store i32 %spec.store.select, ptr %arrayidx.i2590.i, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %buffer.i.i)
  %97 = load i32, ptr %cmd_type_len.i, align 8
  %98 = load i32, ptr %arrayidx.i71.i, align 4
  %conv.i72.i = zext i32 %98 to i64
  %99 = load i32, ptr %arrayidx8.i.i, align 4
  %conv9.i.i = zext i32 %99 to i64
  %shl.i73.i = shl nuw i64 %conv9.i.i, 32
  %and.i74.i = and i32 %97, 134217728
  %tobool.not.i75.i = icmp eq i32 %and.i74.i, 0
  br i1 %tobool.not.i75.i, label %igb_txdesc_writeback.exit.i, label %if.end.i.i

if.end.i.i:                                       ; preds = %igb_process_tx_desc.exit.i
  %100 = load ptr, ptr %owner.i, align 8
  %call11.i.i = call ptr @pcie_sriov_get_vf_at_index(ptr noundef %100, i32 noundef %rem.i) #15
  %tobool12.not.i.i = icmp eq ptr %call11.i.i, null
  br i1 %tobool12.not.i.i, label %if.then13.i.i, label %if.end15.i.i

if.then13.i.i:                                    ; preds = %if.end.i.i
  %101 = load ptr, ptr %owner.i, align 8
  br label %if.end15.i.i

if.end15.i.i:                                     ; preds = %if.then13.i.i, %if.end.i.i
  %d.0.i.i = phi ptr [ %call11.i.i, %if.end.i.i ], [ %101, %if.then13.i.i ]
  %and16.i.i = and i64 %conv.i72.i, 1
  %tobool17.not.i.i = icmp eq i64 %and16.i.i, 0
  br i1 %tobool17.not.i.i, label %if.else.i87.i, label %if.then18.i.i

if.then18.i.i:                                    ; preds = %if.end15.i.i
  %102 = load i32, ptr %arrayidx.i2590.i, align 4
  store i32 %102, ptr %buffer.i.i, align 4
  %conv.masked.i.i = and i64 %conv.i72.i, 4294967292
  %and23.i.i = or disjoint i64 %shl.i73.i, %conv.masked.i.i
  %bus_master_as.i.i.i.i.i = getelementptr inbounds %struct.PCIDevice, ptr %d.0.i.i, i64 0, i32 12
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i.i.i, i64 noundef %and23.i.i, i32 1, ptr noundef nonnull %buffer.i.i, i64 noundef 4, i1 noundef zeroext true) #15
  br label %if.end32.i.i

if.else.i87.i:                                    ; preds = %if.end15.i.i
  %103 = load i32, ptr %status.i, align 4
  %or27.i.i = or i32 %103, 1
  store i32 %or27.i.i, ptr %status.i, align 4
  %bus_master_as.i.i.i17.i.i = getelementptr inbounds %struct.PCIDevice, ptr %d.0.i.i, i64 0, i32 12
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #15, !srcloc !18
  fence seq_cst
  %call.i.i.i.i18.i.i = call i32 @address_space_rw(ptr noundef nonnull %bus_master_as.i.i.i17.i.i, i64 noundef %add.i30.i, i32 1, ptr noundef nonnull %desc.i, i64 noundef 16, i1 noundef zeroext true) #15
  br label %if.end32.i.i

if.end32.i.i:                                     ; preds = %if.else.i87.i, %if.then18.i.i
  %104 = load i32, ptr %arrayidx.i.i80.i, align 4
  %shr.i.i.i = lshr i32 %104, %mul.i.i82.i
  %and2.i.i.i = and i32 %shr.i.i.i, 128
  %tobool.not.i.i83.i = icmp eq i32 %and2.i.i.i, 0
  %and3.i.i84.i = and i32 %shr.i.i.i, 31
  %shl.i.i85.i = shl nuw i32 1, %and3.i.i84.i
  %conv4.i.i86.i = select i1 %tobool.not.i.i83.i, i32 0, i32 %shl.i.i85.i
  %.pre = load i32, ptr %arrayidx.i2590.i, align 4
  br label %igb_txdesc_writeback.exit.i

igb_txdesc_writeback.exit.i:                      ; preds = %if.end32.i.i, %igb_process_tx_desc.exit.i
  %105 = phi i32 [ %.pre, %if.end32.i.i ], [ %spec.store.select, %igb_process_tx_desc.exit.i ]
  %retval.0.i.i = phi i32 [ %conv4.i.i86.i, %if.end32.i.i ], [ 0, %igb_process_tx_desc.exit.i ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %buffer.i.i)
  %or.i = or i32 %retval.0.i.i, %eic.094.i
  %106 = load i32, ptr %arrayidx3.i92.i, align 4
  %cmp.i.i = icmp eq i32 %105, %106
  br i1 %cmp.i.i, label %while.end.i, label %igb_ring_empty.exit.i, !llvm.loop !39

while.end.i:                                      ; preds = %igb_txdesc_writeback.exit.i, %igb_ring_empty.exit.i
  %eic.0.lcssa.i = phi i32 [ %eic.094.i, %igb_ring_empty.exit.i ], [ %or.i, %igb_txdesc_writeback.exit.i ]
  %tobool10.not.i = icmp eq i32 %eic.0.lcssa.i, 0
  br i1 %tobool10.not.i, label %if.end12.i, label %if.then11.i

if.then11.i:                                      ; preds = %while.end.i
  call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 1376, i32 noundef %eic.0.lcssa.i)
  call fastcc void @igb_raise_interrupts(ptr noundef nonnull %core, i64 noundef 48, i32 noundef 1)
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.then11.i, %while.end.i, %if.end4.i
  %tx_pkt.i = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 5, i64 %conv.i, i32 5
  %107 = load ptr, ptr %tx_pkt.i, align 8
  call void @net_tx_pkt_reset(ptr noundef %107, ptr noundef nonnull @net_tx_pkt_unmap_frag_pci, ptr noundef %d.0.i) #15
  br label %igb_start_xmit.exit

igb_start_xmit.exit:                              ; preds = %trace_e1000e_tx_disabled.exit.i, %if.end12.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %desc.i)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vtctrl(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %and = and i32 %val, 67108864
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %sub = add i32 %index, -16384
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  tail call void @igb_core_vf_reset(ptr noundef %core, i16 noundef zeroext %conv)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteics(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %sub = add i32 %index, -16392
  %div = sdiv i32 %sub, 64
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 7
  %conv1 = and i32 %div, 65535
  %mul.neg = mul nsw i32 %conv1, -3
  %sub2 = add nsw i32 %mul.neg, 22
  %shl = shl nuw nsw i32 %and, %sub2
  tail call void @igb_set_eics(ptr noundef %core, i32 poison, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteims(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %sub = add i32 %index, -16393
  %div = sdiv i32 %sub, 64
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 7
  %conv1 = and i32 %div, 65535
  %mul.neg = mul nsw i32 %conv1, -3
  %sub2 = add nsw i32 %mul.neg, 22
  %shl = shl nuw nsw i32 %and, %sub2
  tail call void @igb_set_eims(ptr noundef %core, i32 poison, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteimc(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %sub = add i32 %index, -16394
  %div = sdiv i32 %sub, 64
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 7
  %conv1 = and i32 %div, 65535
  %mul.neg = mul nsw i32 %conv1, -3
  %sub2 = add nsw i32 %mul.neg, 22
  %shl = shl nuw nsw i32 %and, %sub2
  tail call void @igb_set_eimc(ptr noundef %core, i32 poison, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteiac(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %_now.i.i.i = alloca %struct.timeval, align 8
  %sub = add i32 %index, -16395
  %div = sdiv i32 %sub, 64
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 7
  %conv1 = and i32 %div, 65535
  %mul.neg = mul nsw i32 %conv1, -3
  %sub2 = add nsw i32 %mul.neg, 22
  %shl = shl nuw nsw i32 %and, %sub2
  %arrayidx.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %0 = load i32, ptr %arrayidx.i, align 4
  %and.i = and i32 %0, 16
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %igb_set_eiac.exit, label %if.then.i

if.then.i:                                        ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIAC_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %2, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %trace_igb_irq_write_eiac.exit.i

land.lhs.true5.i.i.i:                             ; preds = %if.then.i
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %trace_igb_irq_write_eiac.exit.i, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true5.i.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call10.i.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.140, i32 noundef %call10.i.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %shl) #15
  br label %trace_igb_irq_write_eiac.exit.i

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.141, i32 noundef %shl) #15
  br label %trace_igb_irq_write_eiac.exit.i

trace_igb_irq_write_eiac.exit.i:                  ; preds = %if.else.i.i.i, %if.then8.i.i.i, %land.lhs.true5.i.i.i, %if.then.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  %and3.i = and i32 %shl, 33554431
  %arrayidx5.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 1355
  %8 = load i32, ptr %arrayidx5.i, align 4
  %or.i = or i32 %8, %and3.i
  store i32 %or.i, ptr %arrayidx5.i, align 4
  br label %igb_set_eiac.exit

igb_set_eiac.exit:                                ; preds = %entry, %trace_igb_irq_write_eiac.exit.i
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteiam(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %sub = add i32 %index, -16396
  %div = sdiv i32 %sub, 64
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 7
  %conv1 = and i32 %div, 65535
  %mul.neg = mul nsw i32 %conv1, -3
  %sub2 = add nsw i32 %mul.neg, 22
  %shl = shl nuw nsw i32 %and, %sub2
  tail call void @igb_set_eiam(ptr noundef %core, i32 poison, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteicr(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %sub = add i32 %index, -16416
  %div = sdiv i32 %sub, 64
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 7
  %conv1 = and i32 %div, 65535
  %mul.neg = mul nsw i32 %conv1, -3
  %sub2 = add nsw i32 %mul.neg, 22
  %shl = shl nuw nsw i32 %and, %sub2
  tail call void @igb_set_eicr(ptr noundef %core, i32 poison, i32 noundef %shl)
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @igb_set_vtivar(ptr nocapture noundef %core, i32 noundef %index, i32 noundef %val) #8 {
entry:
  %0 = trunc i32 %index to i16
  %conv = add i16 %0, -17856
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  store i32 %val, ptr %arrayidx, align 4
  %and = and i32 %val, 128
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %conv1 = trunc i16 %conv to i8
  %cmp.i = icmp ult i8 %conv1, 8
  %mul.i = shl i8 %conv1, 2
  %add.i = add i8 %mul.i, -30
  %cond.i = select i1 %cmp.i, i8 %mul.i, i8 %add.i
  %conv2 = zext i8 %cond.i to i32
  %conv3 = zext i16 %conv to i32
  %mul.neg = mul nuw nsw i32 %conv3, 125
  %and5 = and i32 %val, 7
  %sub4 = add nuw nsw i32 %and5, 22
  %1 = add nuw nsw i32 %sub4, %mul.neg
  %conv8 = and i32 %1, 127
  %conv9 = or disjoint i32 %conv8, 128
  %rem = shl nuw nsw i32 %conv2, 3
  %mul10 = and i32 %rem, 16
  %shl = shl nuw nsw i32 %conv9, %mul10
  %div16 = lshr i32 %conv2, 2
  %add = or disjoint i32 %div16, 1472
  %idxprom12 = zext nneg i32 %add to i64
  %arrayidx13 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom12
  %2 = load i32, ptr %arrayidx13, align 4
  %or14 = or i32 %2, %shl
  store i32 %or14, ptr %arrayidx13, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %3 = and i32 %val, 32768
  %tobool18.not = icmp eq i32 %3, 0
  br i1 %tobool18.not, label %if.end42, label %if.then19

if.then19:                                        ; preds = %if.end
  %shr = lshr i32 %val, 8
  %conv20 = trunc i16 %conv to i8
  %cmp.i18 = icmp ult i8 %conv20, 8
  %mul.i19 = shl i8 %conv20, 2
  %add.i20 = or disjoint i8 %mul.i19, 1
  %add5.i = add i8 %mul.i19, -29
  %cond.i21 = select i1 %cmp.i18, i8 %add.i20, i8 %add5.i
  %conv22 = zext i8 %cond.i21 to i32
  %conv23 = zext i16 %conv to i32
  %mul24.neg = mul nuw nsw i32 %conv23, 125
  %and27 = and i32 %shr, 7
  %sub25 = add nuw nsw i32 %and27, 22
  %4 = add nuw nsw i32 %sub25, %mul24.neg
  %conv31 = and i32 %4, 127
  %conv32 = or disjoint i32 %conv31, 128
  %rem33 = shl nuw nsw i32 %conv22, 3
  %mul34 = and i32 %rem33, 24
  %shl35 = shl nuw i32 %conv32, %mul34
  %div3717 = lshr i32 %conv22, 2
  %add38 = or disjoint i32 %div3717, 1472
  %idxprom39 = zext nneg i32 %add38 to i64
  %arrayidx40 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom39
  %5 = load i32, ptr %arrayidx40, align 4
  %or41 = or i32 %5, %shl35
  store i32 %or41, ptr %arrayidx40, align 4
  br label %if.end42

if.end42:                                         ; preds = %if.then19, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @igb_lower_interrupts(ptr nocapture noundef %core, i64 noundef %index, i32 noundef %causes) unnamed_addr #0 {
entry:
  %_now.i.i.i = alloca %struct.timeval, align 8
  %_now.i.i18 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %index.tr = trunc i64 %index to i32
  %conv = shl i32 %index.tr, 2
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %index
  %0 = load i32, ptr %arrayidx, align 4
  %not = xor i32 %causes, -1
  %and = and i32 %0, %not
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_E1000E_IRQ_CLEAR_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_clear.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_clear.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.117, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %conv, i32 noundef %0, i32 noundef %and) #15
  br label %trace_e1000e_irq_clear.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.118, i32 noundef %conv, i32 noundef %0, i32 noundef %and) #15
  br label %trace_e1000e_irq_clear.exit

trace_e1000e_irq_clear.exit:                      ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %8 = load i32, ptr %arrayidx, align 4
  %and6 = and i32 %8, %not
  store i32 %and6, ptr %arrayidx, align 4
  %arrayidx8 = getelementptr [32768 x i32], ptr %core, i64 0, i64 48
  %9 = load i32, ptr %arrayidx8, align 8
  %arrayidx10 = getelementptr [32768 x i32], ptr %core, i64 0, i64 52
  %10 = load i32, ptr %arrayidx10, align 8
  %and11 = and i32 %10, %9
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i18)
  %11 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i19 = icmp ne i32 %11, 0
  %12 = load i16, ptr @_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE, align 2
  %tobool4.i.i20 = icmp ne i16 %12, 0
  %or.cond.i.i21 = select i1 %tobool.i.i19, i1 %tobool4.i.i20, i1 false
  br i1 %or.cond.i.i21, label %land.lhs.true5.i.i22, label %trace_e1000e_irq_pending_interrupts.exit

land.lhs.true5.i.i22:                             ; preds = %trace_e1000e_irq_clear.exit
  %13 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i23 = and i32 %13, 32768
  %cmp.i.not.i.i24 = icmp eq i32 %and.i.i.i23, 0
  br i1 %cmp.i.not.i.i24, label %trace_e1000e_irq_pending_interrupts.exit, label %if.then.i.i25

if.then.i.i25:                                    ; preds = %land.lhs.true5.i.i22
  %14 = load i8, ptr @message_with_timestamp, align 1
  %15 = and i8 %14, 1
  %tobool7.not.i.i26 = icmp eq i8 %15, 0
  br i1 %tobool7.not.i.i26, label %if.else.i.i31, label %if.then8.i.i27

if.then8.i.i27:                                   ; preds = %if.then.i.i25
  %call9.i.i28 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i18, ptr noundef null) #15
  %call10.i.i29 = tail call i32 @qemu_get_thread_id() #15
  %16 = load i64, ptr %_now.i.i18, align 8
  %tv_usec.i.i30 = getelementptr inbounds %struct.timeval, ptr %_now.i.i18, i64 0, i32 1
  %17 = load i64, ptr %tv_usec.i.i30, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.119, i32 noundef %call10.i.i29, i64 noundef %16, i64 noundef %17, i32 noundef %and11, i32 noundef %9, i32 noundef %10) #15
  br label %trace_e1000e_irq_pending_interrupts.exit

if.else.i.i31:                                    ; preds = %if.then.i.i25
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.120, i32 noundef %and11, i32 noundef %9, i32 noundef %10) #15
  br label %trace_e1000e_irq_pending_interrupts.exit

trace_e1000e_irq_pending_interrupts.exit:         ; preds = %trace_e1000e_irq_clear.exit, %land.lhs.true5.i.i22, %if.then8.i.i27, %if.else.i.i31
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i18)
  %18 = load i32, ptr %arrayidx8, align 8
  %19 = load i32, ptr %arrayidx10, align 8
  %and20 = and i32 %19, %18
  %tobool.not = icmp eq i32 %and20, 0
  br i1 %tobool.not, label %land.lhs.true, label %if.end33

land.lhs.true:                                    ; preds = %trace_e1000e_irq_pending_interrupts.exit
  %arrayidx22 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %20 = load i32, ptr %arrayidx22, align 4
  %and23 = and i32 %20, 16
  %tobool24.not = icmp eq i32 %and23, 0
  br i1 %tobool24.not, label %if.then, label %if.end33

if.then:                                          ; preds = %land.lhs.true
  %arrayidx26 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1376
  %21 = load i32, ptr %arrayidx26, align 8
  %and27 = and i32 %21, 2147483647
  store i32 %and27, ptr %arrayidx26, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %22 = load ptr, ptr %owner, align 8
  %call = tail call i32 @msix_enabled(ptr noundef %22) #15
  %tobool28.not = icmp eq i32 %call, 0
  br i1 %tobool28.not, label %land.lhs.true29, label %if.end33

land.lhs.true29:                                  ; preds = %if.then
  %23 = load ptr, ptr %owner, align 8
  %call31 = tail call zeroext i1 @msi_enabled(ptr noundef %23) #15
  br i1 %call31, label %if.end33, label %if.then32

if.then32:                                        ; preds = %land.lhs.true29
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %24 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %24, 0
  %25 = load i16, ptr @_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %25, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %igb_lower_legacy_irq.exit

land.lhs.true5.i.i.i:                             ; preds = %if.then32
  %26 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %26, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %igb_lower_legacy_irq.exit, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true5.i.i.i
  %27 = load i8, ptr @message_with_timestamp, align 1
  %28 = and i8 %27, 1
  %tobool7.not.i.i.i = icmp eq i8 %28, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #15
  %call10.i.i.i = tail call i32 @qemu_get_thread_id() #15
  %29 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %30 = load i64, ptr %tv_usec.i.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.93, i32 noundef %call10.i.i.i, i64 noundef %29, i64 noundef %30, i32 noundef 0) #15
  br label %igb_lower_legacy_irq.exit

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.94, i32 noundef 0) #15
  br label %igb_lower_legacy_irq.exit

igb_lower_legacy_irq.exit:                        ; preds = %if.then32, %land.lhs.true5.i.i.i, %if.then8.i.i.i, %if.else.i.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  %31 = load ptr, ptr %owner, align 8
  tail call void @pci_set_irq(ptr noundef %31, i32 noundef 0) #15
  br label %if.end33

if.end33:                                         ; preds = %if.then, %land.lhs.true29, %igb_lower_legacy_irq.exit, %land.lhs.true, %trace_e1000e_irq_pending_interrupts.exit
  ret void
}

declare void @qemu_format_nic_info_str(ptr noundef, ptr noundef) local_unnamed_addr #1

declare void @msix_clr_pending(ptr noundef, i32 noundef) local_unnamed_addr #1

declare void @e1000x_set_timinca(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

declare void @net_tx_pkt_reset(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

declare void @net_tx_pkt_unmap_frag_pci(ptr noundef, ptr noundef, i64 noundef) #1

declare zeroext i1 @net_tx_pkt_add_raw_fragment_pci(ptr noundef, ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

declare zeroext i1 @net_tx_pkt_parse(ptr noundef) local_unnamed_addr #1

declare void @net_tx_pkt_setup_vlan_header_ex(ptr noundef, i16 noundef zeroext, i16 noundef zeroext) local_unnamed_addr #1

declare void @net_tx_pkt_dump(ptr noundef) local_unnamed_addr #1

declare zeroext i1 @net_tx_pkt_send_custom(ptr noundef, i1 noundef zeroext, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_tx_pkt_mac_callback(ptr noundef %core, ptr nocapture readnone %iov, i32 %iovcnt, ptr noundef %virt_iov, i32 noundef %virt_iovcnt) #0 {
entry:
  %call = tail call fastcc i64 @igb_receive_internal(ptr noundef %core, ptr noundef %virt_iov, i32 noundef %virt_iovcnt, i1 noundef zeroext true, ptr noundef null)
  ret void
}

declare zeroext i1 @net_tx_pkt_build_vheader(ptr noundef, i1 noundef zeroext, i1 noundef zeroext, i32 noundef) local_unnamed_addr #1

declare void @net_tx_pkt_update_ip_checksums(ptr noundef) local_unnamed_addr #1

declare zeroext i1 @net_tx_pkt_update_sctp_checksum(ptr noundef) local_unnamed_addr #1

declare void @net_tx_pkt_update_ip_hdr_checksum(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_tx_pkt_vmdq_callback(ptr nocapture noundef readonly %opaque, ptr noundef %iov, i32 noundef %iovcnt, ptr noundef %virt_iov, i32 noundef %virt_iovcnt) #0 {
entry:
  %external_tx = alloca i8, align 1
  %0 = load ptr, ptr %opaque, align 8
  %call = call fastcc i64 @igb_receive_internal(ptr noundef %0, ptr noundef %virt_iov, i32 noundef %virt_iovcnt, i1 noundef zeroext true, ptr noundef nonnull %external_tx)
  %1 = load i8, ptr %external_tx, align 1
  %2 = and i8 %1, 1
  %tobool.not = icmp eq i8 %2, 0
  br i1 %tobool.not, label %if.end7, label %if.then

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %opaque, align 8
  %has_vnet = getelementptr inbounds %struct.IGBCore, ptr %3, i64 0, i32 7
  %4 = load i8, ptr %has_vnet, align 8
  %5 = and i8 %4, 1
  %tobool2.not = icmp eq i8 %5, 0
  %nc5 = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %opaque, i64 0, i32 1
  %6 = load ptr, ptr %nc5, align 8
  br i1 %tobool2.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  %call4 = call i64 @qemu_sendv_packet(ptr noundef %6, ptr noundef %virt_iov, i32 noundef %virt_iovcnt) #15
  br label %if.end7

if.else:                                          ; preds = %if.then
  %call6 = call i64 @qemu_sendv_packet(ptr noundef %6, ptr noundef %iov, i32 noundef %iovcnt) #15
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.else, %entry
  ret void
}

declare zeroext i1 @net_tx_pkt_send(ptr noundef, ptr noundef) local_unnamed_addr #1

declare i64 @qemu_sendv_packet(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

declare i64 @net_tx_pkt_get_total_len(ptr noundef) local_unnamed_addr #1

declare void @e1000x_increase_size_stats(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

declare i32 @net_tx_pkt_get_packet_type(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_ctrl(ptr nocapture noundef readonly %core, i32 %index) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %0 = load i32, ptr %core, align 8
  %and = and i32 %0, 32
  %and2 = lshr i32 %0, 8
  %shr = and i32 %and2, 3
  %and3 = and i32 %0, 2048
  %and7 = and i32 %0, 4096
  %and11 = and i32 %0, 134217728
  %and15 = and i32 %0, 268435456
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_E1000E_LINK_READ_PARAMS_DSTATE, align 2
  %tobool8.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool8.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true9.i.i, label %trace_e1000e_link_read_params.exit

land.lhs.true9.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_link_read_params.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true9.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool11.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool11.not.i.i, label %if.else.i.i, label %if.then12.i.i

if.then12.i.i:                                    ; preds = %if.then.i.i
  %call13.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call14.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  %and.lobit = lshr exact i32 %and, 5
  %and3.lobit = lshr exact i32 %and3, 11
  %and7.lobit = lshr exact i32 %and7, 12
  %and11.lobit = lshr exact i32 %and11, 27
  %and15.lobit = lshr exact i32 %and15, 28
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.168, i32 noundef %call14.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %and.lobit, i32 noundef %shr, i32 noundef %and3.lobit, i32 noundef %and7.lobit, i32 noundef %and11.lobit, i32 noundef %and15.lobit) #15
  br label %trace_e1000e_link_read_params.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %and.lobit7 = lshr exact i32 %and, 5
  %and3.lobit8 = lshr exact i32 %and3, 11
  %and7.lobit9 = lshr exact i32 %and7, 12
  %and11.lobit10 = lshr exact i32 %and11, 27
  %and15.lobit11 = lshr exact i32 %and15, 28
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.169, i32 noundef %and.lobit7, i32 noundef %shr, i32 noundef %and3.lobit8, i32 noundef %and7.lobit9, i32 noundef %and11.lobit10, i32 noundef %and15.lobit11) #15
  br label %trace_e1000e_link_read_params.exit

trace_e1000e_link_read_params.exit:               ; preds = %entry, %land.lhs.true9.i.i, %if.then12.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_status(ptr nocapture noundef readonly %core, i32 %index) #0 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 2
  %0 = load i32, ptr %arrayidx, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %1 = load ptr, ptr %owner, align 8
  %call = tail call zeroext i16 @pcie_sriov_num_vfs(ptr noundef %1) #15
  %2 = load i32, ptr %core, align 8
  %and = and i32 %2, 4096
  %tobool.not = icmp eq i32 %and, 0
  %and5 = and i32 %2, 1
  %and5.pn = select i1 %tobool.not, i32 1, i32 %and5
  %res.0 = or i32 %and5.pn, %0
  %and10 = and i32 %2, 2048
  %tobool11.not = icmp eq i32 %and10, 0
  br i1 %tobool11.not, label %lor.lhs.false, label %if.then16

lor.lhs.false:                                    ; preds = %entry
  %arrayidx13 = getelementptr [32768 x i32], ptr %core, i64 0, i64 6
  %3 = load i32, ptr %arrayidx13, align 8
  %and14 = and i32 %3, 32768
  %tobool15.not = icmp eq i32 %and14, 0
  br i1 %tobool15.not, label %if.else25, label %if.then16

if.then16:                                        ; preds = %lor.lhs.false, %entry
  %and19 = and i32 %2, 768
  switch i32 %and19, label %sw.default [
    i32 0, label %if.end27
    i32 256, label %sw.bb21
  ]

sw.bb21:                                          ; preds = %if.then16
  %or22 = or i32 %res.0, 64
  br label %if.end27

sw.default:                                       ; preds = %if.then16
  %or24 = or i32 %res.0, 128
  br label %if.end27

if.else25:                                        ; preds = %lor.lhs.false
  %or26 = or i32 %res.0, 128
  br label %if.end27

if.end27:                                         ; preds = %if.then16, %sw.bb21, %sw.default, %if.else25
  %res.1 = phi i32 [ %or24, %sw.default ], [ %or22, %sw.bb21 ], [ %or26, %if.else25 ], [ %res.0, %if.then16 ]
  %tobool28.not = icmp eq i16 %call, 0
  %conv = zext i16 %call to i32
  %shl = shl nuw nsw i32 %conv, 14
  %or30 = or i32 %shl, %res.1
  %or31 = or i32 %or30, 262144
  %res.2 = select i1 %tobool28.not, i32 %res.1, i32 %or31
  %and35 = shl i32 %2, 17
  %4 = and i32 %and35, 524288
  %5 = xor i32 %4, 524288
  %res.3 = or i32 %res.2, %5
  ret i32 %res.3
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: read) uwtable
define internal i32 @igb_mac_readreg(ptr nocapture noundef readonly %core, i32 noundef %index) #10 {
entry:
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_icr_read(ptr nocapture noundef %core, i32 %index) #0 {
entry:
  %_now.i.i24 = alloca %struct.timeval, align 8
  %_now.i.i10 = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 48
  %0 = load i32, ptr %arrayidx, align 8
  %arrayidx2 = getelementptr [32768 x i32], ptr %core, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx2, align 4
  %and = and i32 %1, 1
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %2 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %2, 0
  %3 = load i16, ptr @_TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %3, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_igb_irq_icr_clear_gpie_nsicr.exit

land.lhs.true5.i.i:                               ; preds = %if.then
  %4 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %4, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_igb_irq_icr_clear_gpie_nsicr.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %5 = load i8, ptr @message_with_timestamp, align 1
  %6 = and i8 %5, 1
  %tobool7.not.i.i = icmp eq i8 %6, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %7 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %8 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.170, i32 noundef %call10.i.i, i64 noundef %7, i64 noundef %8) #15
  br label %trace_igb_irq_icr_clear_gpie_nsicr.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.171) #15
  br label %trace_igb_irq_icr_clear_gpie_nsicr.exit

trace_igb_irq_icr_clear_gpie_nsicr.exit:          ; preds = %if.then, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  br label %if.end17.sink.split

if.else:                                          ; preds = %entry
  %arrayidx4 = getelementptr [32768 x i32], ptr %core, i64 0, i64 52
  %9 = load i32, ptr %arrayidx4, align 8
  %cmp = icmp eq i32 %9, 0
  br i1 %cmp, label %if.then5, label %if.else6

if.then5:                                         ; preds = %if.else
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i10)
  %10 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i11 = icmp ne i32 %10, 0
  %11 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE, align 2
  %tobool4.i.i12 = icmp ne i16 %11, 0
  %or.cond.i.i13 = select i1 %tobool.i.i11, i1 %tobool4.i.i12, i1 false
  br i1 %or.cond.i.i13, label %land.lhs.true5.i.i14, label %trace_e1000e_irq_icr_clear_zero_ims.exit

land.lhs.true5.i.i14:                             ; preds = %if.then5
  %12 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i15 = and i32 %12, 32768
  %cmp.i.not.i.i16 = icmp eq i32 %and.i.i.i15, 0
  br i1 %cmp.i.not.i.i16, label %trace_e1000e_irq_icr_clear_zero_ims.exit, label %if.then.i.i17

if.then.i.i17:                                    ; preds = %land.lhs.true5.i.i14
  %13 = load i8, ptr @message_with_timestamp, align 1
  %14 = and i8 %13, 1
  %tobool7.not.i.i18 = icmp eq i8 %14, 0
  br i1 %tobool7.not.i.i18, label %if.else.i.i23, label %if.then8.i.i19

if.then8.i.i19:                                   ; preds = %if.then.i.i17
  %call9.i.i20 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i10, ptr noundef null) #15
  %call10.i.i21 = tail call i32 @qemu_get_thread_id() #15
  %15 = load i64, ptr %_now.i.i10, align 8
  %tv_usec.i.i22 = getelementptr inbounds %struct.timeval, ptr %_now.i.i10, i64 0, i32 1
  %16 = load i64, ptr %tv_usec.i.i22, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.172, i32 noundef %call10.i.i21, i64 noundef %15, i64 noundef %16) #15
  br label %trace_e1000e_irq_icr_clear_zero_ims.exit

if.else.i.i23:                                    ; preds = %if.then.i.i17
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.173) #15
  br label %trace_e1000e_irq_icr_clear_zero_ims.exit

trace_e1000e_irq_icr_clear_zero_ims.exit:         ; preds = %if.then5, %land.lhs.true5.i.i14, %if.then8.i.i19, %if.else.i.i23
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i10)
  br label %if.end17.sink.split

if.else6:                                         ; preds = %if.else
  %tobool10.not = icmp sgt i32 %0, -1
  br i1 %tobool10.not, label %if.else12, label %if.end17.sink.split

if.else12:                                        ; preds = %if.else6
  %owner = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 14
  %17 = load ptr, ptr %owner, align 8
  %call = tail call i32 @msix_enabled(ptr noundef %17) #15
  %tobool13.not = icmp eq i32 %call, 0
  br i1 %tobool13.not, label %if.then14, label %if.end17

if.then14:                                        ; preds = %if.else12
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i24)
  %18 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i25 = icmp ne i32 %18, 0
  %19 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_DSTATE, align 2
  %tobool4.i.i26 = icmp ne i16 %19, 0
  %or.cond.i.i27 = select i1 %tobool.i.i25, i1 %tobool4.i.i26, i1 false
  br i1 %or.cond.i.i27, label %land.lhs.true5.i.i28, label %trace_e1000e_irq_icr_clear_nonmsix_icr_read.exit

land.lhs.true5.i.i28:                             ; preds = %if.then14
  %20 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i29 = and i32 %20, 32768
  %cmp.i.not.i.i30 = icmp eq i32 %and.i.i.i29, 0
  br i1 %cmp.i.not.i.i30, label %trace_e1000e_irq_icr_clear_nonmsix_icr_read.exit, label %if.then.i.i31

if.then.i.i31:                                    ; preds = %land.lhs.true5.i.i28
  %21 = load i8, ptr @message_with_timestamp, align 1
  %22 = and i8 %21, 1
  %tobool7.not.i.i32 = icmp eq i8 %22, 0
  br i1 %tobool7.not.i.i32, label %if.else.i.i37, label %if.then8.i.i33

if.then8.i.i33:                                   ; preds = %if.then.i.i31
  %call9.i.i34 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i24, ptr noundef null) #15
  %call10.i.i35 = tail call i32 @qemu_get_thread_id() #15
  %23 = load i64, ptr %_now.i.i24, align 8
  %tv_usec.i.i36 = getelementptr inbounds %struct.timeval, ptr %_now.i.i24, i64 0, i32 1
  %24 = load i64, ptr %tv_usec.i.i36, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.174, i32 noundef %call10.i.i35, i64 noundef %23, i64 noundef %24) #15
  br label %trace_e1000e_irq_icr_clear_nonmsix_icr_read.exit

if.else.i.i37:                                    ; preds = %if.then.i.i31
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.175) #15
  br label %trace_e1000e_irq_icr_clear_nonmsix_icr_read.exit

trace_e1000e_irq_icr_clear_nonmsix_icr_read.exit: ; preds = %if.then14, %land.lhs.true5.i.i28, %if.then8.i.i33, %if.else.i.i37
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i24)
  br label %if.end17.sink.split

if.end17.sink.split:                              ; preds = %if.else6, %trace_igb_irq_icr_clear_gpie_nsicr.exit, %trace_e1000e_irq_icr_clear_nonmsix_icr_read.exit, %trace_e1000e_irq_icr_clear_zero_ims.exit
  tail call fastcc void @igb_lower_interrupts(ptr noundef nonnull %core, i64 noundef 48, i32 noundef -1)
  br label %if.end17

if.end17:                                         ; preds = %if.end17.sink.split, %if.else12
  %25 = load i32, ptr %arrayidx2, align 4
  %and.i = and i32 %25, 1
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.then.i

lor.lhs.false.i:                                  ; preds = %if.end17
  %arrayidx2.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 52
  %26 = load i32, ptr %arrayidx2.i, align 8
  %tobool3.not.i = icmp eq i32 %26, 0
  br i1 %tobool3.not.i, label %igb_nsicr.exit, label %land.lhs.true.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i
  %27 = load i32, ptr %arrayidx, align 8
  %tobool7.not.i = icmp sgt i32 %27, -1
  br i1 %tobool7.not.i, label %igb_nsicr.exit, label %if.then.i

if.then.i:                                        ; preds = %land.lhs.true.i, %if.end17
  %arrayidx9.i = getelementptr [32768 x i32], ptr %core, i64 0, i64 56
  %28 = load i32, ptr %arrayidx9.i, align 8
  tail call fastcc void @igb_lower_interrupts(ptr noundef nonnull %core, i64 noundef 52, i32 noundef %28)
  br label %igb_nsicr.exit

igb_nsicr.exit:                                   ; preds = %lor.lhs.false.i, %land.lhs.true.i, %if.then.i
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_ics_read(ptr nocapture noundef readonly %core, i32 %index) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 50
  %0 = load i32, ptr %arrayidx, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_E1000E_IRQ_READ_ICS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_read_ics.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_read_ics.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.176, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %0) #15
  br label %trace_e1000e_irq_read_ics.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.177, i32 noundef %0) #15
  br label %trace_e1000e_irq_read_ics.exit

trace_e1000e_irq_read_ics.exit:                   ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %8 = load i32, ptr %arrayidx, align 8
  ret i32 %8
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_ims_read(ptr nocapture noundef readonly %core, i32 %index) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 52
  %0 = load i32, ptr %arrayidx, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_E1000E_IRQ_READ_IMS_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_read_ims.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_read_ims.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.178, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %0) #15
  br label %trace_e1000e_irq_read_ims.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.179, i32 noundef %0) #15
  br label %trace_e1000e_irq_read_ims.exit

trace_e1000e_irq_read_ims.exit:                   ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %8 = load i32, ptr %arrayidx, align 8
  ret i32 %8
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal i32 @igb_mac_vfmailbox_read(ptr nocapture noundef %core, i32 noundef %index) #8 {
entry:
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, -177
  store i32 %and, ptr %arrayidx, align 4
  ret i32 %0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal i32 @igb_mac_read_clr4(ptr nocapture noundef %core, i32 noundef %index) #8 {
entry:
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  store i32 0, ptr %arrayidx, align 4
  ret i32 %0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: read) uwtable
define internal i32 @igb_mac_eitr_read(ptr nocapture noundef readonly %core, i32 noundef %index) #10 {
entry:
  %sub = add i32 %index, -1440
  %idxprom = sext i32 %sub to i64
  %arrayidx = getelementptr %struct.IGBCore, ptr %core, i64 0, i32 11, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  ret i32 %0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal i32 @igb_mac_read_clr8(ptr nocapture noundef %core, i32 noundef %index) #8 {
entry:
  %idxprom = sext i32 %index to i64
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom
  %0 = load i32, ptr %arrayidx, align 4
  store i32 0, ptr %arrayidx, align 4
  %sub = add i32 %index, -1
  %idxprom5 = sext i32 %sub to i64
  %arrayidx6 = getelementptr [32768 x i32], ptr %core, i64 0, i64 %idxprom5
  store i32 0, ptr %arrayidx6, align 4
  ret i32 %0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal i32 @igb_mac_swsm_read(ptr nocapture noundef %core, i32 %index) #8 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 5844
  %0 = load i32, ptr %arrayidx, align 8
  %or = or i32 %0, 1
  store i32 %or, ptr %arrayidx, align 8
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_systiml(ptr noundef %core, i32 %index) #0 {
entry:
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %core, i64 0, i32 16
  %0 = load i64, ptr %timadj, align 8
  tail call void @e1000x_timestamp(ptr noundef %core, i64 noundef %0, i64 noundef 11648, i64 noundef 11649) #15
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 11648
  %1 = load i32, ptr %arrayidx, align 8
  ret i32 %1
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal i32 @igb_get_txstmph(ptr nocapture noundef %core, i32 %index) #8 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 11653
  %0 = load i32, ptr %arrayidx, align 4
  %and = and i32 %0, -2
  store i32 %and, ptr %arrayidx, align 4
  %arrayidx2 = getelementptr [32768 x i32], ptr %core, i64 0, i64 11655
  %1 = load i32, ptr %arrayidx2, align 4
  ret i32 %1
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal i32 @igb_get_rxsatrh(ptr nocapture noundef %core, i32 %index) #8 {
entry:
  %arrayidx = getelementptr [32768 x i32], ptr %core, i64 0, i64 11656
  %0 = load i32, ptr %arrayidx, align 8
  %and = and i32 %0, -2
  store i32 %and, ptr %arrayidx, align 8
  %arrayidx2 = getelementptr [32768 x i32], ptr %core, i64 0, i64 11660
  %1 = load i32, ptr %arrayidx2, align 8
  ret i32 %1
}

; Function Attrs: allocsize(0,1)
declare noalias ptr @g_malloc0_n(i64 noundef, i64 noundef) local_unnamed_addr #11

declare void @timer_init_full(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

declare void @e1000x_update_regs_on_autoneg_done(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_on_msix_throttling_timer(ptr noundef %opaque) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %core = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %opaque, i64 0, i32 4
  %0 = load ptr, ptr %core, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %0, i64 0, i32 9
  %sub.ptr.lhs.cast = ptrtoint ptr %opaque to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %eitr to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  %sub.ptr.div = lshr exact i64 %sub.ptr.sub, 5
  %conv = trunc i64 %sub.ptr.div to i32
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %opaque, i64 0, i32 1
  store i8 0, ptr %running, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_e1000e_irq_msix_notify_postponed_vec.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_e1000e_irq_msix_notify_postponed_vec.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #15
  %call10.i.i = tail call i32 @qemu_get_thread_id() #15
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.190, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %conv) #15
  br label %trace_e1000e_irq_msix_notify_postponed_vec.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.191, i32 noundef %conv) #15
  br label %trace_e1000e_irq_msix_notify_postponed_vec.exit

trace_e1000e_irq_msix_notify_postponed_vec.exit:  ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %8 = load ptr, ptr %core, align 8
  tail call fastcc void @igb_msix_notify(ptr noundef %8, i32 noundef %conv)
  ret void
}

declare void @timer_del(ptr noundef) local_unnamed_addr #1

declare ptr @object_class_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

declare ptr @object_get_class(ptr noundef) local_unnamed_addr #1

declare void @qemu_set_offload(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

declare void @g_free(ptr noundef) local_unnamed_addr #1

declare void @e1000x_reset_mac_addr(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nofree nounwind willreturn memory(argmem: read)
declare i32 @bcmp(ptr nocapture, ptr nocapture, i64) local_unnamed_addr #12

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.umin.i64(i64, i64) #13

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #13

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #14

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #14

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.uadd.sat.i64(i64, i64) #13

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i8 @llvm.vector.reduce.and.v4i8(<4 x i8>) #13

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nofree nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { noreturn nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #4 = { noreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #5 = { mustprogress nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #6 = { mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #7 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #8 = { mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #9 = { mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: write) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #10 = { mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: read) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #11 = { allocsize(0,1) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #12 = { nofree nounwind willreturn memory(argmem: read) }
attributes #13 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #14 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #15 = { nounwind }
attributes #16 = { noreturn nounwind }
attributes #17 = { nounwind allocsize(0,1) }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
!5 = distinct !{!5, !6}
!6 = !{!"llvm.loop.mustprogress"}
!7 = distinct !{!7, !6}
!8 = distinct !{!8, !6}
!9 = distinct !{!9, !6}
!10 = distinct !{!10, !6}
!11 = distinct !{!11, !6}
!12 = distinct !{!12, !6}
!13 = distinct !{!13, !6}
!14 = distinct !{!14, !6}
!15 = distinct !{!15, !6}
!16 = distinct !{!16, !6}
!17 = distinct !{!17, !6}
!18 = !{i64 2152048830}
!19 = distinct !{!19, !6}
!20 = distinct !{!20, !6}
!21 = distinct !{!21, !6}
!22 = distinct !{!22, !6}
!23 = distinct !{!23, !6}
!24 = distinct !{!24, !6}
!25 = distinct !{!25, !6}
!26 = distinct !{!26, !6}
!27 = distinct !{!27, !6}
!28 = distinct !{!28, !6}
!29 = distinct !{!29, !6}
!30 = distinct !{!30, !6}
!31 = distinct !{!31, !6}
!32 = distinct !{!32, !6}
!33 = distinct !{!33, !6}
!34 = distinct !{!34, !6}
!35 = distinct !{!35, !6}
!36 = distinct !{!36, !6}
!37 = distinct !{!37, !6}
!38 = distinct !{!38, !6}
!39 = distinct !{!39, !6}
