   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,2
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "spi_master_conf.c"
  16              	 .section .text.SPI_MASTER_1_lInit,"ax",%progbits
  17              	 .align 2
  18              	 .thumb
  19              	 .thumb_func
  21              	SPI_MASTER_1_lInit:
  22              	 
  23              	 
  24 0000 10B5     	 push {r4,lr}
  25 0002 504C     	 ldr r4,.L8
  26 0004 5049     	 ldr r1,.L8+4
  27 0006 2046     	 mov r0,r4
  28 0008 FFF7FEFF 	 bl XMC_SPI_CH_Init
  29 000c 636B     	 ldr r3,[r4,#52]
  30 000e 4F48     	 ldr r0,.L8+8
  31 0010 4F4A     	 ldr r2,.L8+12
  32 0012 43F00103 	 orr r3,r3,#1
  33 0016 6363     	 str r3,[r4,#52]
  34 0018 636B     	 ldr r3,[r4,#52]
  35 001a 23F07063 	 bic r3,r3,#251658240
  36 001e 43F0E063 	 orr r3,r3,#117440512
  37 0022 6363     	 str r3,[r4,#52]
  38 0024 636B     	 ldr r3,[r4,#52]
  39 0026 43F47C13 	 orr r3,r3,#4128768
  40 002a 6363     	 str r3,[r4,#52]
  41 002c 6369     	 ldr r3,[r4,#20]
  42 002e 23F05043 	 bic r3,r3,#-805306368
  43 0032 43F00043 	 orr r3,r3,#-2147483648
  44 0036 6361     	 str r3,[r4,#20]
  45 0038 6369     	 ldr r3,[r4,#20]
  46 003a 23F4FE43 	 bic r3,r3,#32512
  47 003e 43F4A063 	 orr r3,r3,#1280
  48 0042 6361     	 str r3,[r4,#20]
  49 0044 0321     	 movs r1,#3
  50 0046 FFF7FEFF 	 bl XMC_GPIO_Init
  51 004a E369     	 ldr r3,[r4,#28]
  52 004c 4148     	 ldr r0,.L8+16
  53 004e 424A     	 ldr r2,.L8+20
  54 0050 23F05003 	 bic r3,r3,#80
  55 0054 43F01003 	 orr r3,r3,#16
  56 0058 E361     	 str r3,[r4,#28]
  57 005a E369     	 ldr r3,[r4,#28]
  58 005c 23F00703 	 bic r3,r3,#7
  59 0060 43F00203 	 orr r3,r3,#2
  60 0064 E361     	 str r3,[r4,#28]
  61 0066 236C     	 ldr r3,[r4,#64]
  62 0068 23F00F03 	 bic r3,r3,#15
  63 006c 43F00103 	 orr r3,r3,#1
  64 0070 2364     	 str r3,[r4,#64]
  65 0072 0D21     	 movs r1,#13
  66 0074 FFF7FEFF 	 bl XMC_GPIO_Init
  67 0078 3448     	 ldr r0,.L8+8
  68 007a 384A     	 ldr r2,.L8+24
  69 007c 0221     	 movs r1,#2
  70 007e FFF7FEFF 	 bl XMC_GPIO_Init
  71 0082 374A     	 ldr r2,.L8+28
  72 0084 3348     	 ldr r0,.L8+16
  73 0086 0B21     	 movs r1,#11
  74 0088 FFF7FEFF 	 bl XMC_GPIO_Init
  75 008c 2046     	 mov r0,r4
  76 008e 4FF48021 	 mov r1,#262144
  77 0092 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
  78 0096 2046     	 mov r0,r4
  79 0098 1021     	 movs r1,#16
  80 009a 0022     	 movs r2,#0
  81 009c FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
  82 00a0 0123     	 movs r3,#1
  83 00a2 2046     	 mov r0,r4
  84 00a4 1021     	 movs r1,#16
  85 00a6 0422     	 movs r2,#4
  86 00a8 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
  87 00ac 2046     	 mov r0,r4
  88 00ae 1021     	 movs r1,#16
  89 00b0 0322     	 movs r2,#3
  90 00b2 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
  91 00b6 0021     	 movs r1,#0
  92 00b8 0B46     	 mov r3,r1
  93 00ba 2046     	 mov r0,r4
  94 00bc 0422     	 movs r2,#4
  95 00be FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
  96 00c2 2046     	 mov r0,r4
  97 00c4 1021     	 movs r1,#16
  98 00c6 0522     	 movs r2,#5
  99 00c8 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 100 00cc 1321     	 movs r1,#19
 101 00ce 2046     	 mov r0,r4
 102 00d0 0522     	 movs r2,#5
 103 00d2 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 104 00d6 234B     	 ldr r3,.L8+32
 105 00d8 DB68     	 ldr r3,[r3,#12]
 106 00da C3F30223 	 ubfx r3,r3,#8,#3
 107 00de C3F10701 	 rsb r1,r3,#7
 108 00e2 0629     	 cmp r1,#6
 109 00e4 28BF     	 it cs
 110 00e6 0621     	 movcs r1,#6
 111 00e8 3BB3     	 cbz r3,.L4
 112 00ea 5A1E     	 subs r2,r3,#1
 113              	.L2:
 114 00ec 0123     	 movs r3,#1
 115 00ee 8B40     	 lsls r3,r3,r1
 116 00f0 013B     	 subs r3,r3,#1
 117 00f2 9340     	 lsls r3,r3,r2
 118 00f4 9B00     	 lsls r3,r3,#2
 119 00f6 1C4A     	 ldr r2,.L8+36
 120 00f8 1A49     	 ldr r1,.L8+32
 121 00fa DBB2     	 uxtb r3,r3
 122 00fc 4FF40000 	 mov r0,#8388608
 123 0100 82F85733 	 strb r3,[r2,#855]
 124 0104 9060     	 str r0,[r2,#8]
 125 0106 CB68     	 ldr r3,[r1,#12]
 126 0108 C3F30223 	 ubfx r3,r3,#8,#3
 127 010c C3F10701 	 rsb r1,r3,#7
 128 0110 0629     	 cmp r1,#6
 129 0112 28BF     	 it cs
 130 0114 0621     	 movcs r1,#6
 131 0116 93B1     	 cbz r3,.L5
 132 0118 5A1E     	 subs r2,r3,#1
 133              	.L3:
 134 011a 0123     	 movs r3,#1
 135 011c 8B40     	 lsls r3,r3,r1
 136 011e 013B     	 subs r3,r3,#1
 137 0120 03F03E03 	 and r3,r3,#62
 138 0124 9340     	 lsls r3,r3,r2
 139 0126 9B00     	 lsls r3,r3,#2
 140 0128 0F4A     	 ldr r2,.L8+36
 141 012a DBB2     	 uxtb r3,r3
 142 012c 4FF00071 	 mov r1,#33554432
 143 0130 82F85933 	 strb r3,[r2,#857]
 144 0134 0020     	 movs r0,#0
 145 0136 9160     	 str r1,[r2,#8]
 146 0138 10BD     	 pop {r4,pc}
 147              	.L4:
 148 013a 1A46     	 mov r2,r3
 149 013c D6E7     	 b .L2
 150              	.L5:
 151 013e 1A46     	 mov r2,r3
 152 0140 EBE7     	 b .L3
 153              	.L9:
 154 0142 00BF     	 .align 2
 155              	.L8:
 156 0144 00020340 	 .word 1073938944
 157 0148 00000000 	 .word .LANCHOR0
 158 014c 00860248 	 .word 1208124928
 159 0150 00000000 	 .word .LANCHOR1
 160 0154 00830248 	 .word 1208124160
 161 0158 00000000 	 .word .LANCHOR2
 162 015c 00000000 	 .word .LANCHOR3
 163 0160 00000000 	 .word .LANCHOR4
 164 0164 00ED00E0 	 .word -536810240
 165 0168 00E100E0 	 .word -536813312
 167              	 .section .text.USIC0_3_IRQHandler,"ax",%progbits
 168              	 .align 2
 169              	 .global USIC0_3_IRQHandler
 170              	 .thumb
 171              	 .thumb_func
 173              	USIC0_3_IRQHandler:
 174              	 
 175              	 
 176              	 
 177 0000 0148     	 ldr r0,.L11
 178 0002 FFF7FEBF 	 b SPI_MASTER_lTransmitHandler
 179              	.L12:
 180 0006 00BF     	 .align 2
 181              	.L11:
 182 0008 00000000 	 .word .LANCHOR5
 184              	 .section .text.USIC0_5_IRQHandler,"ax",%progbits
 185              	 .align 2
 186              	 .global USIC0_5_IRQHandler
 187              	 .thumb
 188              	 .thumb_func
 190              	USIC0_5_IRQHandler:
 191              	 
 192              	 
 193              	 
 194 0000 0148     	 ldr r0,.L14
 195 0002 FFF7FEBF 	 b SPI_MASTER_lReceiveHandler
 196              	.L15:
 197 0006 00BF     	 .align 2
 198              	.L14:
 199 0008 00000000 	 .word .LANCHOR5
 201              	 .global SPI_MASTER_1
 202              	 .global SPI_MASTER_1_runtime
 203              	 .global SPI_MASTER_1_Config
 204              	 .global SPI_MASTER_1_Channel_Config
 205              	 .global SPI_MASTER_1_SS_0_Config
 206              	 .global SPI_MASTER_1_SS_0
 207              	 .global SPI_MASTER_1_SCLKOUT_Config
 208              	 .global SPI_MASTER_1_SCLKOUT
 209              	 .global SPI_MASTER_1_MISO_Config
 210              	 .global SPI_MASTER_1_MISO
 211              	 .global SPI_MASTER_1_MOSI_Config
 212              	 .global SPI_MASTER_1_MOSI
 213              	 .section .rodata.SPI_MASTER_1_SS_0,"a",%progbits
 214              	 .align 2
 217              	SPI_MASTER_1_SS_0:
 218 0000 00830248 	 .word 1208124160
 219 0004 0B       	 .byte 11
 220 0005 000000   	 .space 3
 221              	 .section .data.SPI_MASTER_1,"aw",%progbits
 222              	 .align 2
 223              	 .set .LANCHOR5,.+0
 226              	SPI_MASTER_1:
 227 0000 00020340 	 .word 1073938944
 228 0004 00000000 	 .word SPI_MASTER_1_Config
 229 0008 00000000 	 .word SPI_MASTER_1_runtime
 230              	 .section .data.SPI_MASTER_1_runtime,"aw",%progbits
 231              	 .align 2
 234              	SPI_MASTER_1_runtime:
 235 0000 08000000 	 .word 8
 236 0004 00000000 	 .space 24
 236      00000000 
 236      00000000 
 236      00000000 
 236      00000000 
 237 001c 00       	 .byte 0
 238 001d 02       	 .byte 2
 239 001e 02       	 .byte 2
 240 001f 00       	 .byte 0
 241 0020 00       	 .byte 0
 242 0021 00       	 .byte 0
 243 0022 01       	 .byte 1
 244 0023 00       	 .space 1
 245              	 .section .rodata.SPI_MASTER_1_SS_0_Config,"a",%progbits
 246              	 .align 2
 247              	 .set .LANCHOR4,.+0
 250              	SPI_MASTER_1_SS_0_Config:
 251 0000 90       	 .byte -112
 252 0001 000000   	 .space 3
 253 0004 01000000 	 .word 1
 254 0008 01       	 .byte 1
 255 0009 000000   	 .space 3
 256 000c 00000000 	 .space 4
 257 0010 00000400 	 .word 262144
 258              	 .section .bss.SPI_MASTER_1_MISO_Config,"aw",%nobits
 259              	 .align 2
 260              	 .set .LANCHOR1,.+0
 263              	SPI_MASTER_1_MISO_Config:
 264 0000 00000000 	 .space 20
 264      00000000 
 264      00000000 
 264      00000000 
 264      00000000 
 265              	 .section .data.SPI_MASTER_1_MOSI_Config,"aw",%progbits
 266              	 .align 2
 267              	 .set .LANCHOR2,.+0
 270              	SPI_MASTER_1_MOSI_Config:
 271 0000 90       	 .byte -112
 272 0001 000000   	 .space 3
 273 0004 01000000 	 .word 1
 274 0008 01       	 .byte 1
 275 0009 000000   	 .space 3
 276 000c 00       	 .byte 0
 277 000d 00000000 	 .space 7
 277      000000
 278              	 .section .rodata.SPI_MASTER_1_MOSI,"a",%progbits
 279              	 .align 2
 282              	SPI_MASTER_1_MOSI:
 283 0000 00830248 	 .word 1208124160
 284 0004 0D       	 .byte 13
 285 0005 000000   	 .space 3
 286              	 .section .rodata.SPI_MASTER_1_SCLKOUT_Config,"a",%progbits
 287              	 .align 2
 288              	 .set .LANCHOR3,.+0
 291              	SPI_MASTER_1_SCLKOUT_Config:
 292 0000 90       	 .byte -112
 293 0001 000000   	 .space 3
 294 0004 01000000 	 .word 1
 295 0008 01       	 .byte 1
 296 0009 000000   	 .space 3
 297 000c 00000000 	 .space 8
 297      00000000 
 298              	 .section .rodata.SPI_MASTER_1_SCLKOUT,"a",%progbits
 299              	 .align 2
 302              	SPI_MASTER_1_SCLKOUT:
 303 0000 00860248 	 .word 1208124928
 304 0004 02       	 .byte 2
 305 0005 000000   	 .space 3
 306              	 .section .data.SPI_MASTER_1_Channel_Config,"aw",%progbits
 307              	 .align 2
 308              	 .set .LANCHOR0,.+0
 311              	SPI_MASTER_1_Channel_Config:
 312 0000 40420F00 	 .word 1000000
 313 0004 00       	 .byte 0
 314 0005 04       	 .byte 4
 315 0006 0000     	 .short 0
 316              	 .section .rodata.SPI_MASTER_1_MISO,"a",%progbits
 317              	 .align 2
 320              	SPI_MASTER_1_MISO:
 321 0000 00860248 	 .word 1208124928
 322 0004 03       	 .byte 3
 323 0005 000000   	 .space 3
 324              	 .section .rodata.SPI_MASTER_1_Config,"a",%progbits
 325              	 .align 2
 328              	SPI_MASTER_1_Config:
 329 0000 00000000 	 .word SPI_MASTER_1_Channel_Config
 330 0004 00000000 	 .word SPI_MASTER_1_lInit
 331 0008 00000000 	 .word SPI_MASTER_1_MOSI
 332 000c 00000000 	 .word SPI_MASTER_1_MOSI_Config
 333 0010 00000000 	 .word SPI_MASTER_1_MISO
 334 0014 00000000 	 .word SPI_MASTER_1_MISO_Config
 335 0018 00000000 	 .word 0
 336 001c 00000000 	 .word 0
 337 0020 00000000 	 .word 0
 338 0024 00000000 	 .word 0
 339 0028 00000000 	 .word SPI_MASTER_1_SCLKOUT
 340 002c 00000000 	 .word SPI_MASTER_1_SCLKOUT_Config
 341 0030 00000000 	 .word SPI_MASTER_1_SS_0
 342 0034 00000000 	 .word 0
 343 0038 00000000 	 .word 0
 344 003c 00000000 	 .word 0
 345 0040 00000000 	 .word 0
 346 0044 00000000 	 .word 0
 347 0048 00000000 	 .word 0
 348 004c 00000000 	 .word 0
 349 0050 00000000 	 .word SPI_MASTER_1_SS_0_Config
 350 0054 00000000 	 .word 0
 351 0058 00000000 	 .word 0
 352 005c 00000000 	 .word 0
 353 0060 00000000 	 .word 0
 354 0064 00000000 	 .word 0
 355 0068 00000000 	 .word 0
 356 006c 00000000 	 .word 0
 357 0070 00000000 	 .word 0
 358 0074 00000000 	 .word 0
 359 0078 00000000 	 .word 0
 360 007c 04       	 .byte 4
 361 007d 04       	 .byte 4
 362 007e 0000     	 .space 2
 363 0080 00000080 	 .word -2147483648
 364 0084 00       	 .byte 0
 365 0085 00       	 .byte 0
 366 0086 00       	 .byte 0
 367 0087 01       	 .byte 1
 368 0088 02       	 .byte 2
 369 0089 03       	 .byte 3
 370 008a 05       	 .byte 5
 371 008b 00       	 .space 1
 372              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 spi_master_conf.c
    {standard input}:17     .text.SPI_MASTER_1_lInit:00000000 $t
    {standard input}:21     .text.SPI_MASTER_1_lInit:00000000 SPI_MASTER_1_lInit
    {standard input}:156    .text.SPI_MASTER_1_lInit:00000144 $d
    {standard input}:168    .text.USIC0_3_IRQHandler:00000000 $t
    {standard input}:173    .text.USIC0_3_IRQHandler:00000000 USIC0_3_IRQHandler
    {standard input}:182    .text.USIC0_3_IRQHandler:00000008 $d
    {standard input}:185    .text.USIC0_5_IRQHandler:00000000 $t
    {standard input}:190    .text.USIC0_5_IRQHandler:00000000 USIC0_5_IRQHandler
    {standard input}:199    .text.USIC0_5_IRQHandler:00000008 $d
    {standard input}:226    .data.SPI_MASTER_1:00000000 SPI_MASTER_1
    {standard input}:234    .data.SPI_MASTER_1_runtime:00000000 SPI_MASTER_1_runtime
    {standard input}:328    .rodata.SPI_MASTER_1_Config:00000000 SPI_MASTER_1_Config
    {standard input}:311    .data.SPI_MASTER_1_Channel_Config:00000000 SPI_MASTER_1_Channel_Config
    {standard input}:250    .rodata.SPI_MASTER_1_SS_0_Config:00000000 SPI_MASTER_1_SS_0_Config
    {standard input}:217    .rodata.SPI_MASTER_1_SS_0:00000000 SPI_MASTER_1_SS_0
    {standard input}:291    .rodata.SPI_MASTER_1_SCLKOUT_Config:00000000 SPI_MASTER_1_SCLKOUT_Config
    {standard input}:302    .rodata.SPI_MASTER_1_SCLKOUT:00000000 SPI_MASTER_1_SCLKOUT
    {standard input}:263    .bss.SPI_MASTER_1_MISO_Config:00000000 SPI_MASTER_1_MISO_Config
    {standard input}:320    .rodata.SPI_MASTER_1_MISO:00000000 SPI_MASTER_1_MISO
    {standard input}:270    .data.SPI_MASTER_1_MOSI_Config:00000000 SPI_MASTER_1_MOSI_Config
    {standard input}:282    .rodata.SPI_MASTER_1_MOSI:00000000 SPI_MASTER_1_MOSI
    {standard input}:214    .rodata.SPI_MASTER_1_SS_0:00000000 $d
    {standard input}:222    .data.SPI_MASTER_1:00000000 $d
    {standard input}:231    .data.SPI_MASTER_1_runtime:00000000 $d
    {standard input}:246    .rodata.SPI_MASTER_1_SS_0_Config:00000000 $d
    {standard input}:259    .bss.SPI_MASTER_1_MISO_Config:00000000 $d
    {standard input}:266    .data.SPI_MASTER_1_MOSI_Config:00000000 $d
    {standard input}:279    .rodata.SPI_MASTER_1_MOSI:00000000 $d
    {standard input}:287    .rodata.SPI_MASTER_1_SCLKOUT_Config:00000000 $d
    {standard input}:299    .rodata.SPI_MASTER_1_SCLKOUT:00000000 $d
    {standard input}:307    .data.SPI_MASTER_1_Channel_Config:00000000 $d
    {standard input}:317    .rodata.SPI_MASTER_1_MISO:00000000 $d
    {standard input}:325    .rodata.SPI_MASTER_1_Config:00000000 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_Init
XMC_GPIO_Init
XMC_SPI_CH_EnableSlaveSelect
XMC_USIC_CH_SetInterruptNodePointer
XMC_USIC_CH_TXFIFO_Configure
XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
XMC_USIC_CH_RXFIFO_Configure
XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
SPI_MASTER_lTransmitHandler
SPI_MASTER_lReceiveHandler
