$date
	Sun Oct 23 08:05:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#651037
b100 !
1"
#651038
b100 &
b100 %
1$
#651039
0"
#651042
b10 &
b10 %
#651046
b1 &
1#
b1 %
#651050
b0 &
b0 %
0#
0$
#1715839
b1100 !
1"
#1715842
b1100 &
b1100 %
1$
#1715843
0"
#1715846
b110 &
b110 %
#1715850
b11 &
b11 %
#1715854
b1010 &
b1010 %
#1715858
b101 &
b101 %
#1715862
b10000 &
b10000 %
#1715866
b1000 &
b1000 %
#1715870
b100 &
b100 %
#1715874
b10 &
b10 %
#1715878
b1 &
1#
b1 %
#1715882
b0 &
b0 %
0#
0$
#2683341
b1000 !
1"
#2683342
b1000 &
b1000 %
1$
#2683343
0"
#2683346
b100 &
b100 %
#2683350
b10 &
b10 %
#2683354
b1 &
b1 %
1#
#2683358
b0 &
0#
b0 %
0$
#4500012
