[2025-09-18 02:24:13] START suite=qualcomm_srv trace=srv347_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv347_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2611921 heartbeat IPC: 3.829 cumulative IPC: 3.829 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5054089 heartbeat IPC: 4.095 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5054089 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5054089 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14156789 heartbeat IPC: 1.099 cumulative IPC: 1.099 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23375356 heartbeat IPC: 1.085 cumulative IPC: 1.092 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32453561 heartbeat IPC: 1.102 cumulative IPC: 1.095 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41626216 heartbeat IPC: 1.09 cumulative IPC: 1.094 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50718202 heartbeat IPC: 1.1 cumulative IPC: 1.095 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 59815714 heartbeat IPC: 1.099 cumulative IPC: 1.096 (Simulation time: 00 hr 08 min 18 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 68966814 heartbeat IPC: 1.093 cumulative IPC: 1.095 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 77983750 heartbeat IPC: 1.109 cumulative IPC: 1.097 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv347_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 87148408 heartbeat IPC: 1.091 cumulative IPC: 1.096 (Simulation time: 00 hr 11 min 43 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 91244137 cumulative IPC: 1.096 (Simulation time: 00 hr 12 min 54 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 91244137 cumulative IPC: 1.096 (Simulation time: 00 hr 12 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv347_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.096 instructions: 100000002 cycles: 91244137
CPU 0 Branch Prediction Accuracy: 90.99% MPKI: 15.84 Average ROB Occupancy at Mispredict: 25.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3751
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 12.94
BRANCH_DIRECT_CALL: 0.9052
BRANCH_INDIRECT_CALL: 0.5993
BRANCH_RETURN: 0.6082


====Backend Stall Breakdown====
ROB_STALL: 74104
LQ_STALL: 0
SQ_STALL: 521878


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 118.020836
REPLAY_LOAD: 88.49315
NON_REPLAY_LOAD: 21.460873

== Total ==
ADDR_TRANS: 5665
REPLAY_LOAD: 6460
NON_REPLAY_LOAD: 61979

== Counts ==
ADDR_TRANS: 48
REPLAY_LOAD: 73
NON_REPLAY_LOAD: 2888

cpu0->cpu0_STLB TOTAL        ACCESS:    1860086 HIT:    1855875 MISS:       4211 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1860086 HIT:    1855875 MISS:       4211 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 242.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8598563 HIT:    7390068 MISS:    1208495 MSHR_MERGE:      59785
cpu0->cpu0_L2C LOAD         ACCESS:    6755325 HIT:    5789188 MISS:     966137 MSHR_MERGE:       7384
cpu0->cpu0_L2C RFO          ACCESS:     557706 HIT:     430154 MISS:     127552 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     277668 HIT:     180488 MISS:      97180 MSHR_MERGE:      52401
cpu0->cpu0_L2C WRITE        ACCESS:    1000303 HIT:     989642 MISS:      10661 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7561 HIT:        596 MISS:       6965 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     212420 ISSUED:     192565 USEFUL:      10303 USELESS:      11718
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15006440 HIT:    8051381 MISS:    6955059 MSHR_MERGE:    1642384
cpu0->cpu0_L1I LOAD         ACCESS:   15006440 HIT:    8051381 MISS:    6955059 MSHR_MERGE:    1642384
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30936517 HIT:   27271449 MISS:    3665068 MSHR_MERGE:    1566323
cpu0->cpu0_L1D LOAD         ACCESS:   17124431 HIT:   15296479 MISS:    1827952 MSHR_MERGE:     385302
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     474902 HIT:     300587 MISS:     174315 MSHR_MERGE:      83487
cpu0->cpu0_L1D WRITE        ACCESS:   13328630 HIT:   11673483 MISS:    1655147 MSHR_MERGE:    1097441
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8554 HIT:        900 MISS:       7654 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:     712497 ISSUED:     474902 USEFUL:      23947 USELESS:      42772
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12449424 HIT:   10534275 MISS:    1915149 MSHR_MERGE:     964607
cpu0->cpu0_ITLB LOAD         ACCESS:   12449424 HIT:   10534275 MISS:    1915149 MSHR_MERGE:     964607
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.081 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28887778 HIT:   27660380 MISS:    1227398 MSHR_MERGE:     317854
cpu0->cpu0_DTLB LOAD         ACCESS:   28887778 HIT:   27660380 MISS:    1227398 MSHR_MERGE:     317854
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.044 cycles
cpu0->LLC TOTAL        ACCESS:    1347656 HIT:    1286325 MISS:      61331 MSHR_MERGE:       1939
cpu0->LLC LOAD         ACCESS:     958752 HIT:     941239 MISS:      17513 MSHR_MERGE:        190
cpu0->LLC RFO          ACCESS:     127552 HIT:     100139 MISS:      27413 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      44778 HIT:      32691 MISS:      12087 MSHR_MERGE:       1749
cpu0->LLC WRITE        ACCESS:     209609 HIT:     209278 MISS:        331 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6965 HIT:       2978 MISS:       3987 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3651
  ROW_BUFFER_MISS:      55409
  AVG DBUS CONGESTED CYCLE: 3.422
Channel 0 WQ ROW_BUFFER_HIT:        927
  ROW_BUFFER_MISS:      21714
  FULL:          0
Channel 0 REFRESHES ISSUED:       7603

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507919       443481        77809         2290
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          175          352          280
  STLB miss resolved @ L2C                0          116          172          222           69
  STLB miss resolved @ LLC                0          126          268         1457          600
  STLB miss resolved @ MEM                0            4          262         2150         2204

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162659        52596      1242344       162048          419
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           98           88           22
  STLB miss resolved @ L2C                0           58           97           46            7
  STLB miss resolved @ LLC                0           64          208          449           54
  STLB miss resolved @ MEM                0            1           59          237           68
[2025-09-18 02:37:08] END   suite=qualcomm_srv trace=srv347_ap (rc=0)
