!SESSION 2017-03-31 11:23:05.968 -----------------------------------------------
eclipse.buildId=2016.2
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk

This is a continuation of log file D:\ECE532\Sentry_Gun_V0.1\Sentry_Gun_V0.1.sdk\.metadata\.bak_0.log
Created Time: 2017-03-31 13:03:03.091

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.094
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.133
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.136
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.343
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_23]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.346
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.384
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.391
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.499
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.502
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.700
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:03.704
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:04.257
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:04.521
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:05.065
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:05.068
!MESSAGE XSDB Command: [con], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:03:05.075
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.690
!MESSAGE XSDB Command: [disconnect tcfchan#25], Thread: Thread-1522

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.695
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.699
!MESSAGE XSDB command with result: [disconnect tcfchan#25], Result: [null, ]. Thread: Thread-1522

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.760
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#26]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.763
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.778
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.781
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.805
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.808
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.843
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:27.846
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.891
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.894
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.898
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#26]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.901
!MESSAGE XSDB Command: [version -server], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.905
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.908
!MESSAGE XSDB Command: [version], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.912
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.916
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.925
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.928
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.951
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.954
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.964
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.967
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.988
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:29.992
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.001
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.005
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.028
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.031
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.041
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.045
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.066
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.070
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.092
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.095
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.320
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.324
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.361
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:30.364
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.388
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_24]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.391
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.428
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.431
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.695
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.698
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.736
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:31.739
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:32.540
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:32.818
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:33.110
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:33.114
!MESSAGE XSDB Command: [con], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:33.122
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:42.524
!MESSAGE XSDB Command: [disconnect tcfchan#26], Thread: Thread-1563

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:42.528
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:42.533
!MESSAGE XSDB command with result: [disconnect tcfchan#26], Result: [null, ]. Thread: Thread-1563

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.166
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#27]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.169
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.184
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.188
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.209
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.212
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.749
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:43.752
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.295
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.298
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.303
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#27]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.306
!MESSAGE XSDB Command: [version -server], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.311
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.314
!MESSAGE XSDB Command: [version], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.318
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.321
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.330
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.334
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.355
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.359
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.368
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.372
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.393
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.397
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.407
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.410
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.432
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.436
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.445
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.449
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.470
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.473
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.496
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.499
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.602
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.605
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.640
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:45.643
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.043
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_25]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.047
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.082
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.086
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.101
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.104
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.142
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:46.145
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:47.920
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:47.945
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:48.737
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:48.741
!MESSAGE XSDB Command: [con], Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 13:37:49.235
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-30

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 14:42:12.027
!MESSAGE XSDB Command: [disconnect tcfchan#27], Thread: Thread-1599

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-31 14:42:12.032
!MESSAGE XSDB command with result: [disconnect tcfchan#27], Result: [null, ]. Thread: Thread-1599
!SESSION 2017-04-10 17:01:48.257 -----------------------------------------------
eclipse.buildId=2016.2
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:16.110
!MESSAGE XSDB Command: [::hsi::utils::init_repo], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:18.273
!MESSAGE XSDB command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:18.330
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:18.660
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.115
!MESSAGE XSDB Command: [::hsi::utils::closehw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.123
!MESSAGE XSDB command with result: [::hsi::utils::closehw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.127
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.340
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.356
!MESSAGE XSDB Command: [::hsi::utils::openhw C:/Users/bcleung/AppData/Local/Temp/system1440454190193329840.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.556
!MESSAGE XSDB command with result: [::hsi::utils::openhw C:/Users/bcleung/AppData/Local/Temp/system1440454190193329840.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.563
!MESSAGE XSDB Command: [::hsi::utils::get_all_periphs -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.574
!MESSAGE XSDB command with result: [::hsi::utils::get_all_periphs -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_btnc": {"hier_name": "axi_gpio_btnc",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnd": {"hier_name": "axi_gpio_btnd",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnl": {"hier_name": "axi_gpio_btnl",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnr": {"hier_name": "axi_gpio_btnr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnu": {"hier_name": "axi_gpio_btnu",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_inputcontrol": {"hier_name": "axi_gpio_inputcontrol",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_led": {"hier_name": "axi_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_sw": {"hier_name": "axi_gpio_sw",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"imgarray_axi_0": {"hier_name": "imgarray_axi_0",
"type": "imgarray_axi",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "9.6",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ov7670_stream_0": {"hier_name": "ov7670_stream_0",
"type": "ov7670_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_100M": {"hier_name": "rst_clk_wiz_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.580
!MESSAGE XSDB Command: [::hsi::utils::get_all_periphs -json C:/Users/bcleung/AppData/Local/Temp/system1440454190193329840.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:19.591
!MESSAGE XSDB command with result: [::hsi::utils::get_all_periphs -json C:/Users/bcleung/AppData/Local/Temp/system1440454190193329840.hdf], Result: [null, {"axi_gpio_btnc": {"hier_name": "axi_gpio_btnc",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnd": {"hier_name": "axi_gpio_btnd",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnl": {"hier_name": "axi_gpio_btnl",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnr": {"hier_name": "axi_gpio_btnr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnu": {"hier_name": "axi_gpio_btnu",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_led": {"hier_name": "axi_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_sw": {"hier_name": "axi_gpio_sw",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"imgarray_axi_0": {"hier_name": "imgarray_axi_0",
"type": "imgarray_axi",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "9.6",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ov7670_stream_0": {"hier_name": "ov7670_stream_0",
"type": "ov7670_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_100M": {"hier_name": "rst_clk_wiz_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:20.389
!MESSAGE XSDB Command: [::hsi::utils::sync_sw_with_hw_changes -newhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf -oldhw C:/Users/bcleung/AppData/Local/Temp/system1440454190193329840.hdf -sw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss -dir D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:20.665
!MESSAGE XSDB command with result: [::hsi::utils::sync_sw_with_hw_changes -newhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf -oldhw C:/Users/bcleung/AppData/Local/Temp/system1440454190193329840.hdf -sw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss -dir D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp], Result: [{Format=ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
, Time=1491858140665, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.681
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.687
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.691
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.695
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.699
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.704
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.707
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.712
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.716
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.721
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.725
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.729
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.733
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.738
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.742
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:02:21.747
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY org.eclipse.ui 4 0 2017-04-10 17:02:24.007
!MESSAGE Unhandled event loop exception
!STACK 0
org.eclipse.swt.SWTException: Failed to execute runnable (java.lang.NullPointerException)
	at org.eclipse.swt.SWT.error(SWT.java:4491)
	at org.eclipse.swt.SWT.error(SWT.java:4406)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:138)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4155)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3772)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.hw.sync.internal.HwChangeWorkspaceSynchronizer.reopenMssFiles(HwChangeWorkspaceSynchronizer.java:132)
	at com.xilinx.sdk.hw.sync.internal.HwChangeWorkspaceSynchronizer.synchronize(HwChangeWorkspaceSynchronizer.java:103)
	at com.xilinx.sdk.hw.sync.HwSpecChangeUtil.performChange(HwSpecChangeUtil.java:126)
	at com.xilinx.sdk.startup.InitSDK$16.run(InitSDK.java:469)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:135)
	... 23 more

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:10.538
!MESSAGE XSDB Command: [::hsi::utils::get_addr_tag_info -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:10.558
!MESSAGE XSDB command with result: [::hsi::utils::get_addr_tag_info -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "testie_i/microblaze_0:testie_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:10.681
!MESSAGE XSDB Command: [::hsi::utils::get_design_properties -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:10.688
!MESSAGE XSDB command with result: [::hsi::utils::get_design_properties -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Fri Mar 31 12:49:59 2017",
"vivado_version": "2016.2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:12.692
!MESSAGE XSDB Command: [::hsi::utils::get_bram_blocks D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:12.700
!MESSAGE XSDB command with result: [::hsi::utils::get_bram_blocks D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:12.705
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:12.710
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:29.460
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:31.332
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:31.341
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:32.180
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:32.184
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:32.209
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:32.215
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:32.506
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:32.510
!MESSAGE XSDB Command: [fpga -file D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:34.995
!MESSAGE XSDB command with result: [fpga -file D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:35.799
!MESSAGE XSDB Command: [::hsi::utils::get_bram_blocks D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:03:35.805
!MESSAGE XSDB command with result: [::hsi::utils::get_bram_blocks D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.834
!MESSAGE XSDB Command: [::hsi::utils::get_ps_config_params -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.841
!MESSAGE XSDB command with result: [::hsi::utils::get_ps_config_params -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.845
!MESSAGE XSDB Command: [::hsi::utils::get_all_register_data -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.931
!MESSAGE XSDB command with result: [::hsi::utils::get_all_register_data -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_btnc": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnd": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnl": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnu": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_inputcontrol": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_sw": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"imgarray_axi_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.940
!MESSAGE XSDB Command: [::hsi::utils::get_addr_ranges -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.954
!MESSAGE XSDB command with result: [::hsi::utils::get_addr_ranges -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x00020000",
"high": "0x0002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnl_S_AXI": {"name": "axi_gpio_btnl",
"base": "0x00030000",
"high": "0x0003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnr_S_AXI": {"name": "axi_gpio_btnr",
"base": "0x00040000",
"high": "0x0004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnc_S_AXI": {"name": "axi_gpio_btnc",
"base": "0x00050000",
"high": "0x0005FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_led_S_AXI": {"name": "axi_gpio_led",
"base": "0x00060000",
"high": "0x0006FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnd_S_AXI": {"name": "axi_gpio_btnd",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnu_S_AXI": {"name": "axi_gpio_btnu",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_sw_S_AXI": {"name": "axi_gpio_sw",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_inputcontrol_S_AXI": {"name": "axi_gpio_inputcontrol",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"imgarray_axi_0_S00_AXI": {"name": "imgarray_axi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.959
!MESSAGE XSDB Command: [::hsi::utils::get_cpu_nr -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:26.965
!MESSAGE XSDB command with result: [::hsi::utils::get_cpu_nr -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.007
!MESSAGE XSDB Command: [::hsi::utils::get_connected_periphs D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.012
!MESSAGE XSDB command with result: [::hsi::utils::get_connected_periphs D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.017
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.022
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.026
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.031
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.035
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.040
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.043
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.049
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.053
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.058
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.062
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.072
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.075
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.104
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.109
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.140
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:27.144
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.184
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.187
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.193
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.198
!MESSAGE XSDB Command: [version -server], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.203
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.206
!MESSAGE XSDB Command: [version], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.211
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.215
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.224
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.229
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.253
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.257
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.267
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.271
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.295
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.299
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.309
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.313
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.337
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.341
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.352
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.355
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.380
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.384
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.408
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.412
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.417
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.421
!MESSAGE XSDB Command: [::hsi::utils::get_clock_info -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.428
!MESSAGE XSDB command with result: [::hsi::utils::get_clock_info -json D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
}]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.432
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.472
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.476
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:28.996
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_0]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.000
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.039
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.043
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.057
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.061
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.098
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.103
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:29.661
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:30.096
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:30.379
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:30.383
!MESSAGE XSDB Command: [con], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:15:30.392
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.190
!MESSAGE XSDB Command: [disconnect tcfchan#1], Thread: Thread-123

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.198
!MESSAGE XSDB command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-123

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.242
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.253
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.257
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.276
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.280
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.305
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.312
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.357
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.362
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.643
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.647
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.652
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.656
!MESSAGE XSDB Command: [version -server], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.661
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.665
!MESSAGE XSDB Command: [version], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.670
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.674
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.685
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.689
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.713
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.717
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.728
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.731
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.754
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.757
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.768
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.771
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.795
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.799
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.810
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.814
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.840
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.845
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.869
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:06.873
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.041
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.052
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.090
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.094
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.357
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.361
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.400
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:07.404
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.166
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.170
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.208
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.213
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.736
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.757
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.808
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:08.812
!MESSAGE XSDB Command: [con], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:16:09.045
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.035
!MESSAGE XSDB Command: [disconnect tcfchan#2], Thread: Thread-173

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.040
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.045
!MESSAGE XSDB command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-173

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.622
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.625
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.640
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.643
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.666
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:54.670
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.207
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.211
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.495
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.499
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.504
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.507
!MESSAGE XSDB Command: [version -server], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.513
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.516
!MESSAGE XSDB Command: [version], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.520
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.524
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.534
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.537
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.560
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.563
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.574
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.577
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.599
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.604
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.615
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.619
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.642
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.646
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.657
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.661
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.683
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.687
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.710
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.714
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.718
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.722
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.760
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.764
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.996
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_2]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:55.999
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:56.039
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:56.044
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:56.057
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:56.061
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:56.100
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:56.103
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:57.097
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:57.122
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:57.666
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:57.670
!MESSAGE XSDB Command: [con], Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:31:57.679
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-21

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.879
!MESSAGE XSDB Command: [disconnect tcfchan#3], Thread: Thread-217

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.885
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.891
!MESSAGE XSDB command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-217

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.898
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.901
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.919
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.924
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.950
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:21.954
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.225
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.229
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.262
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.265
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.270
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.274
!MESSAGE XSDB Command: [version -server], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.279
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.282
!MESSAGE XSDB Command: [version], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.286
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.291
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.301
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.305
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.328
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.332
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.341
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.345
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.368
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.371
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.381
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.386
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.410
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.413
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.423
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.427
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.449
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.453
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.477
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.480
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.485
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.488
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.527
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.531
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.540
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_2]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.544
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.582
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:22.586
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:23.088
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:23.092
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:23.130
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:23.134
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:24.160
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:24.177
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:24.729
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:24.733
!MESSAGE XSDB Command: [con], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:32:24.985
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.425
!MESSAGE XSDB Command: [disconnect tcfchan#4], Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.430
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.435
!MESSAGE XSDB command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-259

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.445
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.448
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.464
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.468
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.493
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:34.496
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.027
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.031
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.300
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.304
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.308
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.312
!MESSAGE XSDB Command: [version -server], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.316
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.321
!MESSAGE XSDB Command: [version], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.325
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.328
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.338
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.341
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.364
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.369
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.378
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.381
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.405
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.409
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.418
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.422
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.444
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.448
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.457
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.461
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.483
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.487
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.509
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.513
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.666
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.670
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.707
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.711
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.720
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.724
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.761
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:35.764
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.277
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.281
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.317
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.321
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.626
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.642
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.945
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:36.948
!MESSAGE XSDB Command: [con], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:33:37.192
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.304
!MESSAGE XSDB Command: [disconnect tcfchan#5], Thread: Thread-294

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.310
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.314
!MESSAGE XSDB command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-294

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.342
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.346
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.362
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.366
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.388
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.391
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.675
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.679
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.967
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.970
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.975
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.978
!MESSAGE XSDB Command: [version -server], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.984
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.987
!MESSAGE XSDB Command: [version], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.991
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:33.994
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.004
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.007
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.030
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.034
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.043
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.046
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.069
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.072
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.082
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.086
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.107
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.111
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.121
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.124
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.147
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.151
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.175
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.179
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.276
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.280
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.319
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.322
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.331
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_2]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.335
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.371
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.375
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.384
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.387
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.423
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.426
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.734
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.748
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.798
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:34.802
!MESSAGE XSDB Command: [con], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:35.043
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.354
!MESSAGE XSDB Command: [disconnect tcfchan#6], Thread: Thread-329

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.359
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.364
!MESSAGE XSDB command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-329

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.514
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.518
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.785
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.788
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.812
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.815
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.853
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.856
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.888
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.892
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.897
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.901
!MESSAGE XSDB Command: [version -server], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.905
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.909
!MESSAGE XSDB Command: [version], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.913
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.916
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.926
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.929
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.952
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.955
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.965
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.968
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.991
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:43.994
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.004
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.008
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.030
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.034
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.043
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.046
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.070
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.073
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.096
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.100
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.461
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.466
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.502
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.506
!MESSAGE XSDB Command: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.516
!MESSAGE XSDB command with result: [loadhw D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper_2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.519
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.557
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.560
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.571
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.574
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.611
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:44.616
!MESSAGE XSDB Command: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:45.172
!MESSAGE XSDB command with result: [dow D:/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:45.187
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:45.235
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:45.238
!MESSAGE XSDB Command: [con], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:34:45.245
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:37:10.895
!MESSAGE XSDB Command: [disconnect tcfchan#7], Thread: Thread-365

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-10 17:37:10.900
!MESSAGE XSDB command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-365
!SESSION 2017-04-13 13:38:57.118 -----------------------------------------------
eclipse.buildId=2016.2
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:25.304
!MESSAGE XSDB Command: [::hsi::utils::init_repo], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:27.329
!MESSAGE XSDB command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:27.387
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:27.731
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:27.866
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.081
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.390
!MESSAGE XSDB Command: [::hsi::utils::get_design_properties -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.397
!MESSAGE XSDB command with result: [::hsi::utils::get_design_properties -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Fri Mar 31 12:49:59 2017",
"vivado_version": "2016.2",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.404
!MESSAGE XSDB Command: [::hsi::utils::get_all_periphs -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.415
!MESSAGE XSDB command with result: [::hsi::utils::get_all_periphs -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Result: [null, {"axi_gpio_btnc": {"hier_name": "axi_gpio_btnc",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnd": {"hier_name": "axi_gpio_btnd",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnl": {"hier_name": "axi_gpio_btnl",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnr": {"hier_name": "axi_gpio_btnr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnu": {"hier_name": "axi_gpio_btnu",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_inputcontrol": {"hier_name": "axi_gpio_inputcontrol",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_led": {"hier_name": "axi_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_sw": {"hier_name": "axi_gpio_sw",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"imgarray_axi_0": {"hier_name": "imgarray_axi_0",
"type": "imgarray_axi",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "9.6",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ov7670_stream_0": {"hier_name": "ov7670_stream_0",
"type": "ov7670_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_100M": {"hier_name": "rst_clk_wiz_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.605
!MESSAGE XSDB Command: [::hsi::utils::get_addr_ranges -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.619
!MESSAGE XSDB command with result: [::hsi::utils::get_addr_ranges -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x00020000",
"high": "0x0002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnl_S_AXI": {"name": "axi_gpio_btnl",
"base": "0x00030000",
"high": "0x0003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnr_S_AXI": {"name": "axi_gpio_btnr",
"base": "0x00040000",
"high": "0x0004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnc_S_AXI": {"name": "axi_gpio_btnc",
"base": "0x00050000",
"high": "0x0005FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_led_S_AXI": {"name": "axi_gpio_led",
"base": "0x00060000",
"high": "0x0006FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnd_S_AXI": {"name": "axi_gpio_btnd",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnu_S_AXI": {"name": "axi_gpio_btnu",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_sw_S_AXI": {"name": "axi_gpio_sw",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_inputcontrol_S_AXI": {"name": "axi_gpio_inputcontrol",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"imgarray_axi_0_S00_AXI": {"name": "imgarray_axi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.651
!MESSAGE XSDB Command: [::hsi::utils::get_all_register_data -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:39:28.742
!MESSAGE XSDB command with result: [::hsi::utils::get_all_register_data -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_gpio_btnc": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnd": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnl": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnu": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_inputcontrol": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_sw": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"imgarray_axi_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.382
!MESSAGE XSDB Command: [::hsi::utils::get_all_periphs -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.394
!MESSAGE XSDB command with result: [::hsi::utils::get_all_periphs -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_btnc": {"hier_name": "axi_gpio_btnc",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnd": {"hier_name": "axi_gpio_btnd",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnl": {"hier_name": "axi_gpio_btnl",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnr": {"hier_name": "axi_gpio_btnr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnu": {"hier_name": "axi_gpio_btnu",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_inputcontrol": {"hier_name": "axi_gpio_inputcontrol",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_led": {"hier_name": "axi_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_sw": {"hier_name": "axi_gpio_sw",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"imgarray_axi_0": {"hier_name": "imgarray_axi_0",
"type": "imgarray_axi",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "9.6",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ov7670_stream_0": {"hier_name": "ov7670_stream_0",
"type": "ov7670_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_100M": {"hier_name": "rst_clk_wiz_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.403
!MESSAGE XSDB Command: [::hsi::utils::get_ps_config_params -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.410
!MESSAGE XSDB command with result: [::hsi::utils::get_ps_config_params -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.415
!MESSAGE XSDB Command: [::hsi::utils::get_all_register_data -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.492
!MESSAGE XSDB command with result: [::hsi::utils::get_all_register_data -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_btnc": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnd": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnl": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnu": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_inputcontrol": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_sw": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"imgarray_axi_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.499
!MESSAGE XSDB Command: [::hsi::utils::get_addr_ranges -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.512
!MESSAGE XSDB command with result: [::hsi::utils::get_addr_ranges -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x00020000",
"high": "0x0002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnl_S_AXI": {"name": "axi_gpio_btnl",
"base": "0x00030000",
"high": "0x0003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnr_S_AXI": {"name": "axi_gpio_btnr",
"base": "0x00040000",
"high": "0x0004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnc_S_AXI": {"name": "axi_gpio_btnc",
"base": "0x00050000",
"high": "0x0005FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_led_S_AXI": {"name": "axi_gpio_led",
"base": "0x00060000",
"high": "0x0006FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnd_S_AXI": {"name": "axi_gpio_btnd",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnu_S_AXI": {"name": "axi_gpio_btnu",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_sw_S_AXI": {"name": "axi_gpio_sw",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_inputcontrol_S_AXI": {"name": "axi_gpio_inputcontrol",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"imgarray_axi_0_S00_AXI": {"name": "imgarray_axi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.517
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.522
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.526
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.531
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.536
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.542
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.546
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.550
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.554
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.559
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.563
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.567
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.571
!MESSAGE XSDB Command: [::hsi::utils::get_cpu_nr -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.577
!MESSAGE XSDB command with result: [::hsi::utils::get_cpu_nr -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.590
!MESSAGE XSDB Command: [::hsi::utils::get_connected_periphs D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.596
!MESSAGE XSDB command with result: [::hsi::utils::get_connected_periphs D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.600
!MESSAGE XSDB Command: [::hsi::utils::get_design_properties -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.605
!MESSAGE XSDB command with result: [::hsi::utils::get_design_properties -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Fri Mar 31 12:49:59 2017",
"vivado_version": "2016.2",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:10.618
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:12.089
!MESSAGE XSDB Command: [::hsi::utils::get_addr_tag_info -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:12.299
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:12.304
!MESSAGE XSDB command with result: [::hsi::utils::get_addr_tag_info -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "testie_i/microblaze_0:testie_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:12.308
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:13.400
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:13.404
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:13.427
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:13.430
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:13.941
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.126
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.130
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.134
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.140
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.146
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.151
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.156
!MESSAGE XSDB Command: [::hsi::utils::get_bram_blocks D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.160
!MESSAGE XSDB Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.165
!MESSAGE XSDB command with result: [::hsi::utils::get_bram_blocks D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.171
!MESSAGE XSDB Command: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.174
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.178
!MESSAGE XSDB Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.182
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_param_value D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.187
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.194
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.211
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.215
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.249
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.254
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.265
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.270
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.304
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.308
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.321
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.324
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.347
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.352
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.362
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292646019A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.365
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.388
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.392
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.415
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.420
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.600
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.604
!MESSAGE XSDB Command: [::hsi::utils::get_clock_info -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.611
!MESSAGE XSDB command with result: [::hsi::utils::get_clock_info -json D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:14.615
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:15.172
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [{Format=no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"". available targets:
  1* xc7a100t, Time=1492105215172, Code=1}, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.038
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.043
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.047
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.057
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.060
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.084
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.088
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.420
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:31.424
!MESSAGE XSDB Command: [fpga -file D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:33.649
!MESSAGE XSDB command with result: [fpga -file D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:34.452
!MESSAGE XSDB Command: [::hsi::utils::get_bram_blocks D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:34.458
!MESSAGE XSDB command with result: [::hsi::utils::get_bram_blocks D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.513
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.519
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.523
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.533
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.536
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.559
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.562
!MESSAGE XSDB Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.840
!MESSAGE XSDB command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==0} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:40:59.844
!MESSAGE XSDB Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.111
!MESSAGE XSDB command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.115
!MESSAGE XSDB Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.120
!MESSAGE XSDB command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.124
!MESSAGE XSDB Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.129
!MESSAGE XSDB command with result: [version -server], Result: [null, 2016.2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.133
!MESSAGE XSDB Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.137
!MESSAGE XSDB command with result: [version], Result: [null, 2016.2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.140
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.151
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.154
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.177
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.181
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.191
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.195
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.220
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.223
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.233
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.237
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.261
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.265
!MESSAGE XSDB Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.275
!MESSAGE XSDB command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292646019A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.279
!MESSAGE XSDB Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.302
!MESSAGE XSDB command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.306
!MESSAGE XSDB Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.328
!MESSAGE XSDB command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292646019A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.332
!MESSAGE XSDB Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.415
!MESSAGE XSDB command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.420
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.456
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.461
!MESSAGE XSDB Command: [loadhw D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.481
!MESSAGE XSDB command with result: [loadhw D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, testie_wrapper]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.485
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.521
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.525
!MESSAGE XSDB Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.791
!MESSAGE XSDB command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.795
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.832
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:00.837
!MESSAGE XSDB Command: [dow D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:01.933
!MESSAGE XSDB command with result: [dow D:/Yufanfan/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter/Debug/spotter.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:02.284
!MESSAGE XSDB Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:02.331
!MESSAGE XSDB command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646019A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:02.336
!MESSAGE XSDB Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 13:41:02.896
!MESSAGE XSDB command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 15:19:13.514
!MESSAGE XSDB Command: [disconnect tcfchan#1], Thread: Thread-105

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 15:19:13.523
!MESSAGE XSDB command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-105
!SESSION 2017-04-13 16:33:55.479 -----------------------------------------------
eclipse.buildId=2016.2
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:02.716
!MESSAGE XSDB Command: [::hsi::utils::init_repo], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:02.872
!MESSAGE XSDB command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:02.896
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.132
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.136
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.393
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.493
!MESSAGE XSDB Command: [::hsi::utils::openhw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.736
!MESSAGE XSDB command with result: [::hsi::utils::openhw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.773
!MESSAGE XSDB Command: [::hsi::utils::get_design_properties -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.779
!MESSAGE XSDB command with result: [::hsi::utils::get_design_properties -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Fri Mar 31 12:49:59 2017",
"vivado_version": "2016.2",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.785
!MESSAGE XSDB Command: [::hsi::utils::get_all_periphs -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.796
!MESSAGE XSDB command with result: [::hsi::utils::get_all_periphs -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf], Result: [null, {"axi_gpio_btnc": {"hier_name": "axi_gpio_btnc",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnd": {"hier_name": "axi_gpio_btnd",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnl": {"hier_name": "axi_gpio_btnl",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnr": {"hier_name": "axi_gpio_btnr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_btnu": {"hier_name": "axi_gpio_btnu",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_inputcontrol": {"hier_name": "axi_gpio_inputcontrol",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_led": {"hier_name": "axi_gpio_led",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_sw": {"hier_name": "axi_gpio_sw",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_1": {"hier_name": "axi_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"imgarray_axi_0": {"hier_name": "imgarray_axi_0",
"type": "imgarray_axi",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "9.6",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ov7670_stream_0": {"hier_name": "ov7670_stream_0",
"type": "ov7670_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_100M": {"hier_name": "rst_clk_wiz_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.894
!MESSAGE XSDB Command: [::hsi::utils::get_addr_ranges -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.907
!MESSAGE XSDB command with result: [::hsi::utils::get_addr_ranges -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf microblaze_0], Result: [null, {"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x00020000",
"high": "0x0002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnl_S_AXI": {"name": "axi_gpio_btnl",
"base": "0x00030000",
"high": "0x0003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnr_S_AXI": {"name": "axi_gpio_btnr",
"base": "0x00040000",
"high": "0x0004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnc_S_AXI": {"name": "axi_gpio_btnc",
"base": "0x00050000",
"high": "0x0005FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_led_S_AXI": {"name": "axi_gpio_led",
"base": "0x00060000",
"high": "0x0006FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnd_S_AXI": {"name": "axi_gpio_btnd",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_btnu_S_AXI": {"name": "axi_gpio_btnu",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_sw_S_AXI": {"name": "axi_gpio_sw",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"axi_gpio_inputcontrol_S_AXI": {"name": "axi_gpio_inputcontrol",
"base": "0x40030000",
"high": "0x4003FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
},
"imgarray_axi_0_S00_AXI": {"name": "imgarray_axi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:03.938
!MESSAGE XSDB Command: [::hsi::utils::get_all_register_data -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:04.028
!MESSAGE XSDB command with result: [::hsi::utils::get_all_register_data -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_2/system.hdf microblaze_0], Result: [null, {"axi_gpio_btnc": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnd": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnl": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_btnu": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_inputcontrol": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_led": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_sw": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"imgarray_axi_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.265
!MESSAGE XSDB Command: [ ::hsi::utils::set_current_hw_sw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.340
!MESSAGE XSDB command with result: [ ::hsi::utils::set_current_hw_sw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.344
!MESSAGE XSDB Command: [::hsi::utils::get_hw_sw_details -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.355
!MESSAGE XSDB command with result: [::hsi::utils::get_hw_sw_details -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "5.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.359
!MESSAGE XSDB Command: [hsi::utils::get_supported_os -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.368
!MESSAGE XSDB command with result: [hsi::utils::get_supported_os -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos823_xilinx_v1_1": {"name": "freertos823_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_1",
},
"standalone_v5_5": {"name": "standalone",
"version": "5.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/lib/bsp/standalone_v5_5",
},
"xilkernel_v6_3": {"name": "xilkernel",
"version": "6.3",
"desc": "Xilkernel is a simple and lightweight kernel that provides POSIX style services such as scheduling, threads, synchronization, message passing and timers. The kernel requires a programmable timer that is either built-in or attached to the processor as a peripheral.",
"compilerflags": "-D __XMK__",
"linkerflags": "-lxilkernel",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/lib/bsp/xilkernel_v6_3",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.373
!MESSAGE XSDB Command: [::hsi::utils::get_libs_from_sw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.379
!MESSAGE XSDB command with result: [::hsi::utils::get_libs_from_sw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.383
!MESSAGE XSDB Command: [::hsi::utils::get_sw_libs -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.388
!MESSAGE XSDB command with result: [::hsi::utils::get_sw_libs -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.392
!MESSAGE XSDB Command: [::hsi::utils::get_connected_periphs D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.397
!MESSAGE XSDB command with result: [::hsi::utils::get_connected_periphs D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, axi_gpio_btnc axi_gpio_btnd axi_gpio_btnl axi_gpio_btnr axi_gpio_btnu axi_gpio_inputcontrol axi_gpio_led axi_gpio_sw axi_timer_0 axi_timer_1 imgarray_axi_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.401
!MESSAGE XSDB Command: [::hsi::utils::get_drivers_for_sw -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.408
!MESSAGE XSDB command with result: [::hsi::utils::get_drivers_for_sw -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Result: [null, {"axi_gpio_btnc": {"name": "gpio",
"ver": "4.1",
},
"axi_gpio_btnd": {"name": "gpio",
"ver": "4.1",
},
"axi_gpio_btnl": {"name": "gpio",
"ver": "4.1",
},
"axi_gpio_btnr": {"name": "gpio",
"ver": "4.1",
},
"axi_gpio_btnu": {"name": "gpio",
"ver": "4.1",
},
"axi_gpio_led": {"name": "gpio",
"ver": "4.1",
},
"axi_gpio_sw": {"name": "gpio",
"ver": "4.1",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.1",
},
"axi_timer_1": {"name": "tmrctr",
"ver": "4.1",
},
"imgarray_axi_0": {"name": "imgarray_axi",
"ver": "1.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.5",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.412
!MESSAGE XSDB Command: [hsi::utils::get_drivers_for_hw -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.474
!MESSAGE XSDB command with result: [hsi::utils::get_drivers_for_hw -json D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_btnc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_btnd": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_btnl": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_btnr": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_btnu": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_inputcontrol": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_led": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_gpio_sw": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_1": {"name": "gpio",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_1",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_1": {"name": "tmrctr",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_1",
},
},
},
"axi_timer_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_1": {"name": "tmrctr",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_1",
},
},
},
"clk_wiz": {"version": "5.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_0": {"name": "clk_wiz",
"version": "1.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_0",
},
},
},
"imgarray_axi_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"imgarray_axi_v1_0": {"name": "imgarray_axi",
"version": "1.0",
"repo": "D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/testie_wrapper_hw_platform_0/drivers/imgarray_axi_v1_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
},
},
},
"microblaze_0": {"version": "9.6",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_5": {"name": "cpu",
"version": "2.5",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_5",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_5": {"name": "intc",
"version": "3.5",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_5",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ov7670_stream_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Xilinx/SDK/2016.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.479
!MESSAGE XSDB Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "null" && VERSION == ""  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.521
!MESSAGE XSDB command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "null" && VERSION == ""  && TYPE == "DRIVER"}]], Result: [{Format=ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
, Time=1492115660520, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.548
!MESSAGE XSDB Command: [::hsi::utils::closesw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-04-13 16:34:20.569
!MESSAGE XSDB command with result: [::hsi::utils::closesw D:/Yufanfan/src/ECE532/Sentry_Gun_V0.1/Sentry_Gun_V0.1.sdk/spotter_bsp/system.mss], Result: [null, ]. Thread: main
