INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/ila_uart/sim/ila_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/mmcm_50m/mmcm_50m_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcm_50m_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/mmcm_50m/mmcm_50m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcm_50m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commento/Desktop/practice_2/practice_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
