[
      {
          "ports": [
              {
                  "direction": "Input",
                  "name": "i_rst_an",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_data",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_data",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "filt_mac_iverilog"
      }
]
