Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat May 11 17:07:32 2024
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     104         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (227)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CurrentState_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CurrentState_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: clk_200_generate/clk_out_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_input_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (227)
--------------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  241          inf        0.000                      0                  241           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.465ns (50.106%)  route 4.447ns (49.894%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[0]/Q
                         net (fo=11, routed)          1.557     2.013    nolabel_line221/hours_tens/segments_OBUF[1]_inst_i_1[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.137 r  nolabel_line221/hours_tens/segments_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.824     2.962    nolabel_line221/hours_tens/counter_reg[0]_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     3.114 r  nolabel_line221/hours_tens/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.179    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     8.912 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.912    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.451ns (50.816%)  route 4.308ns (49.184%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[0]/Q
                         net (fo=11, routed)          1.557     2.013    nolabel_line221/hours_tens/segments_OBUF[1]_inst_i_1[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.137 r  nolabel_line221/hours_tens/segments_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.826     2.964    nolabel_line221/hours_tens/counter_reg[0]_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     3.116 r  nolabel_line221/hours_tens/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924     5.040    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.758 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.758    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.580ns (52.499%)  route 4.144ns (47.501%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=10, routed)          1.258     1.714    nolabel_line221/hours_units/segments_OBUF[4]_inst_i_1_0[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  nolabel_line221/hours_units/segments_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           0.338     2.176    nolabel_line221/hours_units/counter_reg[2]_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.300 r  nolabel_line221/hours_units/segments_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.732     3.032    nolabel_line221/hours_units/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.153     3.185 r  nolabel_line221/hours_units/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.816     5.001    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723     8.724 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.724    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 4.357ns (51.355%)  route 4.127ns (48.645%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=10, routed)          1.258     1.714    nolabel_line221/hours_units/segments_OBUF[4]_inst_i_1_0[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  nolabel_line221/hours_units/segments_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           0.338     2.176    nolabel_line221/hours_units/counter_reg[2]_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.300 r  nolabel_line221/hours_units/segments_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.727     3.027    nolabel_line221/hours_units/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.151 r  nolabel_line221/hours_units/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.955    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.484 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.484    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.208ns (49.755%)  route 4.250ns (50.245%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[0]/Q
                         net (fo=11, routed)          1.557     2.013    nolabel_line221/hours_tens/segments_OBUF[1]_inst_i_1[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.137 r  nolabel_line221/hours_tens/segments_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.826     2.964    nolabel_line221/hours_tens/counter_reg[0]_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.088 r  nolabel_line221/hours_tens/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.866     4.954    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.458 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.458    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.363ns (52.183%)  route 3.998ns (47.817%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=10, routed)          1.258     1.714    nolabel_line221/hours_units/segments_OBUF[4]_inst_i_1_0[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.838 r  nolabel_line221/hours_units/segments_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           0.338     2.176    nolabel_line221/hours_units/counter_reg[2]_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.300 r  nolabel_line221/hours_units/segments_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.732     3.032    nolabel_line221/hours_units/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  nolabel_line221/hours_units/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.826    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.361 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.361    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 4.240ns (51.168%)  route 4.046ns (48.832%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sel_reg[0]/Q
                         net (fo=11, routed)          1.557     2.013    nolabel_line221/hours_tens/segments_OBUF[1]_inst_i_1[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.137 r  nolabel_line221/hours_tens/segments_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.824     2.962    nolabel_line221/hours_tens/counter_reg[0]_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.086 r  nolabel_line221/hours_tens/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.750    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.286 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.286    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.293ns (58.194%)  route 3.084ns (41.806%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         LDCE                         0.000     0.000 r  led_reg[1]/G
    SLICE_X28Y20         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  led_reg[1]/Q
                         net (fo=1, routed)           3.084     3.847    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.377 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.377    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 4.268ns (60.075%)  route 2.836ns (39.925%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         LDCE                         0.000     0.000 r  led_reg[0]/G
    SLICE_X29Y18         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  led_reg[0]/Q
                         net (fo=1, routed)           2.836     3.599    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.104 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.104    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg/G
                            (positive level-sensitive latch)
  Destination:            sec
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.327ns (61.141%)  route 2.750ns (38.859%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         LDCE                         0.000     0.000 r  sec_reg/G
    SLICE_X42Y19         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  sec_reg/Q
                         net (fo=1, routed)           2.750     3.579    sec_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     7.076 r  sec_OBUF_inst/O
                         net (fo=0)                   0.000     7.076    sec
    V7                                                                r  sec (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line38/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line38/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE                         0.000     0.000 r  nolabel_line38/s1/reg1_reg/C
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line38/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line38/s1/reg1
    SLICE_X29Y17         FDRE                                         r  nolabel_line38/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line39/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE                         0.000     0.000 r  nolabel_line39/s1/reg1_reg/C
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line39/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line39/s1/reg1_reg_n_0
    SLICE_X29Y17         FDRE                                         r  nolabel_line39/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line42/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE                         0.000     0.000 r  nolabel_line42/s1/reg1_reg/C
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line42/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    nolabel_line42/s1/reg1_reg_n_0
    SLICE_X29Y17         FDRE                                         r  nolabel_line42/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line40/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  nolabel_line40/s1/reg1_reg/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line40/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.220    nolabel_line40/s1/reg1_reg_n_0
    SLICE_X38Y17         FDRE                                         r  nolabel_line40/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line41/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line41/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  nolabel_line41/s1/reg1_reg/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line41/s1/reg1_reg/Q
                         net (fo=1, routed)           0.056     0.220    nolabel_line41/s1/reg1_reg_n_0
    SLICE_X38Y17         FDRE                                         r  nolabel_line41/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line41/D1/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line41/s1/reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE                         0.000     0.000 r  nolabel_line41/D1/q3_reg/C
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line41/D1/q3_reg/Q
                         net (fo=1, routed)           0.054     0.195    nolabel_line41/D1/q3
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.240 r  nolabel_line41/D1/reg1_i_1__2/O
                         net (fo=1, routed)           0.000     0.240    nolabel_line41/s1/w1
    SLICE_X38Y17         FDRE                                         r  nolabel_line41/s1/reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line38/D1/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line38/s1/reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDCE                         0.000     0.000 r  nolabel_line38/D1/q1_reg/C
    SLICE_X28Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line38/D1/q1_reg/Q
                         net (fo=2, routed)           0.065     0.206    nolabel_line38/D1/q1
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  nolabel_line38/D1/reg1_i_1/O
                         net (fo=1, routed)           0.000     0.251    nolabel_line38/s1/w1
    SLICE_X29Y17         FDRE                                         r  nolabel_line38/s1/reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/D1/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line40/D1/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE                         0.000     0.000 r  nolabel_line40/D1/q2_reg/C
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line40/D1/q2_reg/Q
                         net (fo=2, routed)           0.110     0.251    nolabel_line40/D1/q2
    SLICE_X39Y17         FDCE                                         r  nolabel_line40/D1/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/D1/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line42/D1/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE                         0.000     0.000 r  nolabel_line42/D1/q1_reg/C
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line42/D1/q1_reg/Q
                         net (fo=2, routed)           0.128     0.269    nolabel_line42/D1/q1
    SLICE_X29Y16         FDCE                                         r  nolabel_line42/D1/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line40/D1/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line40/s1/reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE                         0.000     0.000 r  nolabel_line40/D1/q3_reg/C
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line40/D1/q3_reg/Q
                         net (fo=1, routed)           0.087     0.228    nolabel_line40/D1/q3
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  nolabel_line40/D1/reg1_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    nolabel_line40/s1/w1
    SLICE_X38Y17         FDRE                                         r  nolabel_line40/s1/reg1_reg/D
  -------------------------------------------------------------------    -------------------





