V 50
K _ scanstate
Y 1
D 0 0 290 240
Z 10
i 9
P 1 0 200 20 200 0 2 0
L 20 200 10 0 2 0 1 0 scanclk
A 0 210 10 0 2 0 PINTYPE=IN
P 2 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 scanrst
A 0 190 10 0 2 0 PINTYPE=IN
P 3 290 200 270 200 0 3 0
L 210 200 10 0 2 0 1 0 soft_d
A 270 210 10 0 2 0 PINTYPE=OUT
P 4 290 180 270 180 0 3 0
L 220 180 10 0 2 0 1 0 rt_sw
A 270 190 10 0 2 0 PINTYPE=OUT
P 5 290 160 270 160 0 3 0
L 200 160 10 0 2 0 1 0 sw_acq1
A 270 170 10 0 2 0 PINTYPE=OUT
P 6 290 140 270 140 0 3 0
L 200 140 10 0 2 0 1 0 sw_acq2
A 270 150 10 0 2 0 PINTYPE=OUT
P 7 290 120 270 120 0 3 0
L 120 120 10 0 2 0 1 0 timecount[19:0]
A 270 130 10 0 2 0 PINTYPE=OUT
P 8 290 100 270 100 0 3 0
L 220 100 10 0 2 0 1 0 n_acq
A 270 110 10 0 2 0 PINTYPE=OUT
P 9 290 80 270 80 0 3 0
L 220 80 10 0 2 0 1 0 s_acq
A 270 90 10 0 2 0 PINTYPE=OUT
P 10 290 60 270 60 0 3 0
L 190 60 10 0 2 0 1 0 dds_conf
A 270 70 10 0 2 0 PINTYPE=OUT
P 11 290 40 270 40 0 3 0
L 180 40 10 0 2 0 1 0 stateover
A 270 50 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=scanstate
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/scanstate.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=scanstate
U 20 -40 10 0 3 0 PINORDER=scanclk scanrst soft_d rt_sw sw_acq1 sw_acq2 timecount[19:0] n_acq s_acq dds_conf stateover 
b 20 20 270 220
E
