#! /usr/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3-13-g055dcf60)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe4196cb0 .scope module, "pll_full_model" "pll_full_model" 2 3;
 .timescale -9 -12;
L_0x7fffe41a9640 .functor BUFZ 1, v0x7fffe41d1d70_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe41a9520 .functor BUFZ 1, v0x7fffe41d1740_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe41d2e50 .functor BUFZ 1, v0x7fffe41d1d70_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe41d2f60 .functor BUFZ 1, L_0x7fffe41d2de0, C4<0>, C4<0>, C4<0>;
v0x7fffe41d1cd0_0 .net "clk", 0 0, L_0x7fffe41d2e50;  1 drivers
v0x7fffe41d1d70_0 .var "clk_master", 0 0;
v0x7fffe41d1e10_0 .net "clk_vco", 0 0, v0x7fffe41d1740_0;  1 drivers
v0x7fffe41d1f10_0 .net "dig_ctrl_voltage", 19 0, v0x7fffe419b640_0;  1 drivers
v0x7fffe41d2000_0 .net "dir", 0 0, L_0x7fffe41d2de0;  1 drivers
v0x7fffe41d20f0_0 .net "f_div", 0 0, L_0x7fffe41a9520;  1 drivers
v0x7fffe41d21e0_0 .net "f_ref", 0 0, L_0x7fffe41a9640;  1 drivers
v0x7fffe41d22d0_0 .net "phase_error", 0 0, L_0x7fffe41d2f60;  1 drivers
v0x7fffe41d2370_0 .var "rst", 0 0;
S_0x7fffe41a8da0 .scope module, "DUT_Lf" "loop_filter" 2 32, 3 1 0, S_0x7fffe4196cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "phase_error"
    .port_info 2 /OUTPUT 20 "dig_ctrl_voltage"
P_0x7fffe419b040 .param/l "i_gain" 0 3 4, +C4<00000000000000000000000010010110>;
P_0x7fffe419b080 .param/l "p_gain" 0 3 3, +C4<00000000000000000000101110111000>;
v0x7fffe419a0b0_0 .net "clk", 0 0, L_0x7fffe41d2e50;  alias, 1 drivers
v0x7fffe419b640_0 .var "dig_ctrl_voltage", 19 0;
v0x7fffe419c670_0 .var "integral_sum", 31 0;
v0x7fffe41cf6f0_0 .net "phase_error", 0 0, L_0x7fffe41d2f60;  alias, 1 drivers
v0x7fffe41cf7b0_0 .var "proportional_out", 31 0;
E_0x7fffe41aa0f0 .event posedge, v0x7fffe419a0b0_0;
S_0x7fffe41cf960 .scope module, "DUT_pd" "phase_detector" 2 20, 4 1 0, S_0x7fffe4196cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "f_ref"
    .port_info 1 /INPUT 1 "f_div"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "dir"
L_0x7fffe419e4b0 .functor NOT 1, v0x7fffe41d2370_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe419e520 .functor AND 1, v0x7fffe41cfe20_0, v0x7fffe41d03e0_0, C4<1>, C4<1>;
L_0x7fffe41d25f0 .functor OR 1, L_0x7fffe419e4b0, L_0x7fffe419e520, C4<0>, C4<0>;
L_0x7fffe41d2700 .functor NOT 1, L_0x7fffe41d25f0, C4<0>, C4<0>, C4<0>;
L_0x7fffe41d27f0 .functor NOT 1, v0x7fffe41d03e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe41d2860 .functor AND 1, v0x7fffe41cfe20_0, L_0x7fffe41d27f0, C4<1>, C4<1>;
L_0x7fffe41d2960 .functor NOT 1, v0x7fffe41cfe20_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe41d2a60 .functor AND 1, L_0x7fffe41d2960, v0x7fffe41d03e0_0, C4<1>, C4<1>;
L_0x7fffe41d2bb0 .functor NOR 1, L_0x7fffe41d2860, L_0x7fffe41d2c20, C4<0>, C4<0>;
L_0x7fffe41d2c20 .functor NOR 1, L_0x7fffe41d2a60, L_0x7fffe41d2bb0, C4<0>, C4<0>;
L_0x7fffe41d2de0 .functor BUFZ 1, L_0x7fffe41d2c20, C4<0>, C4<0>, C4<0>;
v0x7fffe41d06d0_0 .net "CD", 0 0, L_0x7fffe41d2700;  1 drivers
v0x7fffe41d07e0_0 .net "D", 0 0, v0x7fffe41d03e0_0;  1 drivers
v0x7fffe41d08a0_0 .net "U", 0 0, v0x7fffe41cfe20_0;  1 drivers
v0x7fffe41d0970_0 .net *"_s12", 0 0, L_0x7fffe41d27f0;  1 drivers
v0x7fffe41d0a10_0 .net *"_s16", 0 0, L_0x7fffe41d2960;  1 drivers
v0x7fffe41d0b00_0 .net *"_s4", 0 0, L_0x7fffe419e4b0;  1 drivers
v0x7fffe41d0be0_0 .net *"_s6", 0 0, L_0x7fffe419e520;  1 drivers
v0x7fffe41d0ca0_0 .net *"_s8", 0 0, L_0x7fffe41d25f0;  1 drivers
v0x7fffe41d0d60_0 .net "dir", 0 0, L_0x7fffe41d2de0;  alias, 1 drivers
v0x7fffe41d0e20_0 .net "dir_1", 0 0, L_0x7fffe41d2bb0;  1 drivers
v0x7fffe41d0ee0_0 .net "dir_2", 0 0, L_0x7fffe41d2c20;  1 drivers
v0x7fffe41d0fa0_0 .net "dn", 0 0, L_0x7fffe41d2a60;  1 drivers
v0x7fffe41d1060_0 .net "f_div", 0 0, L_0x7fffe41a9520;  alias, 1 drivers
v0x7fffe41d1100_0 .net "f_ref", 0 0, L_0x7fffe41a9640;  alias, 1 drivers
v0x7fffe41d11d0_0 .net "rst", 0 0, v0x7fffe41d2370_0;  1 drivers
v0x7fffe41d1270_0 .net "up", 0 0, L_0x7fffe41d2860;  1 drivers
S_0x7fffe41cfb30 .scope module, "feed_back" "ff" 4 14, 5 23 0, S_0x7fffe41cf960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "cdn"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "Q"
L_0x7f94098a0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffe41cfd40_0 .net "D", 0 0, L_0x7f94098a0018;  1 drivers
v0x7fffe41cfe20_0 .var "Q", 0 0;
v0x7fffe41cfee0_0 .net "cdn", 0 0, L_0x7fffe41d2700;  alias, 1 drivers
v0x7fffe41cff80_0 .net "clk", 0 0, L_0x7fffe41a9640;  alias, 1 drivers
E_0x7fffe41706c0/0 .event negedge, v0x7fffe41cfee0_0;
E_0x7fffe41706c0/1 .event posedge, v0x7fffe41cff80_0;
E_0x7fffe41706c0 .event/or E_0x7fffe41706c0/0, E_0x7fffe41706c0/1;
S_0x7fffe41d00f0 .scope module, "reference" "ff" 4 15, 5 23 0, S_0x7fffe41cf960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "cdn"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "Q"
L_0x7f94098a0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffe41d0300_0 .net "D", 0 0, L_0x7f94098a0060;  1 drivers
v0x7fffe41d03e0_0 .var "Q", 0 0;
v0x7fffe41d04a0_0 .net "cdn", 0 0, L_0x7fffe41d2700;  alias, 1 drivers
v0x7fffe41d05a0_0 .net "clk", 0 0, L_0x7fffe41a9520;  alias, 1 drivers
E_0x7fffe41a55c0/0 .event negedge, v0x7fffe41cfee0_0;
E_0x7fffe41a55c0/1 .event posedge, v0x7fffe41d05a0_0;
E_0x7fffe41a55c0 .event/or E_0x7fffe41a55c0/0, E_0x7fffe41a55c0/1;
S_0x7fffe41d13c0 .scope module, "DUT_vco" "vco_model" 2 36, 6 1 0, S_0x7fffe4196cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "dig_ctrl_voltage"
    .port_info 1 /OUTPUT 1 "clk_vco"
P_0x7fffe41d1540 .param/real "VCO_CTRL_VOLTAGE_INC" 0 6 4, Cr<m50001f3ef274a000gfb0>; value=4.76840e-06
P_0x7fffe41d1580 .param/real "VCO_Fo" 0 6 6, Cr<m6147ae147ae14800gfbe>; value=0.0950000
P_0x7fffe41d15c0 .param/real "VCO_GAIN" 0 6 5, Cr<m624dd2f1a9fbe800gfbc>; value=0.0240000
v0x7fffe41d1740_0 .var "clk_vco", 0 0;
v0x7fffe41d1820_0 .net "dig_ctrl_voltage", 19 0, v0x7fffe419b640_0;  alias, 1 drivers
v0x7fffe41d1910_0 .var/real "vco_analog_ctrl_voltage", 0 0;
v0x7fffe41d19e0_0 .var/real "vco_freq", 0 0;
v0x7fffe41d1a80_0 .var/real "vco_period", 0 0;
v0x7fffe41d1b90_0 .var/i "write_data", 31 0;
E_0x7fffe4170b00 .event edge, v0x7fffe419b640_0;
    .scope S_0x7fffe41cfb30;
T_0 ;
    %wait E_0x7fffe41706c0;
    %load/vec4 v0x7fffe41cfee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe41cfe20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe41cfd40_0;
    %assign/vec4 v0x7fffe41cfe20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe41d00f0;
T_1 ;
    %wait E_0x7fffe41a55c0;
    %load/vec4 v0x7fffe41d04a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe41d03e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe41d0300_0;
    %assign/vec4 v0x7fffe41d03e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe41a8da0;
T_2 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x7fffe419b640_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe41cf7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe419c670_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fffe41a8da0;
T_3 ;
    %wait E_0x7fffe41aa0f0;
    %pushi/vec4 3000, 0, 32;
    %assign/vec4 v0x7fffe41cf7b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe41a8da0;
T_4 ;
    %wait E_0x7fffe41aa0f0;
    %load/vec4 v0x7fffe41cf6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x7fffe419c670_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x7fffe419c670_0;
    %subi 150, 0, 32;
    %assign/vec4 v0x7fffe419c670_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffe419c670_0;
    %assign/vec4 v0x7fffe419c670_0, 0;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe419c670_0;
    %cmpi/e 1048576, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fffe419c670_0;
    %assign/vec4 v0x7fffe419c670_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fffe419c670_0;
    %addi 150, 0, 32;
    %assign/vec4 v0x7fffe419c670_0, 0;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe41a8da0;
T_5 ;
    %wait E_0x7fffe41aa0f0;
    %load/vec4 v0x7fffe41cf6f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x7fffe41cf7b0_0;
    %load/vec4 v0x7fffe419c670_0;
    %add;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x7fffe419b640_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fffe41cf7b0_0;
    %load/vec4 v0x7fffe419c670_0;
    %add;
    %pad/u 20;
    %assign/vec4 v0x7fffe419b640_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe419c670_0;
    %pad/u 20;
    %assign/vec4 v0x7fffe419b640_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe41d13c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe41d1740_0, 0, 1;
    %pushi/real 1632087572, 4062; load=0.0950000
    %pushi/real 2013266, 4040; load=0.0950000
    %add/wr;
    %store/real v0x7fffe41d19e0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x7fffe41d1910_0;
    %pushi/real 1412818189, 4069; load=10.5263
    %pushi/real 1986776, 4047; load=10.5263
    %add/wr;
    %store/real v0x7fffe41d1a80_0;
    %end;
    .thread T_6;
    .scope S_0x7fffe41d13c0;
T_7 ;
    %vpi_func 6 15 "$fopen" 32, "/mnt/c/Users/kenny_h7nqsfc/Documents/gain_3000_150.csv" {0 0 0};
    %store/vec4 v0x7fffe41d1b90_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fffe41d13c0;
T_8 ;
    %wait E_0x7fffe4170b00;
    %load/vec4 v0x7fffe41d1820_0;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342185278, 4048; load=4.76840e-06
    %pushi/real 3972392, 4026; load=4.76840e-06
    %add/wr;
    %mul/wr;
    %store/real v0x7fffe41d1910_0;
    %pushi/real 1632087572, 4062; load=0.0950000
    %pushi/real 2013266, 4040; load=0.0950000
    %add/wr;
    %load/real v0x7fffe41d1910_0;
    %pushi/real 1649267441, 4060; load=0.0240000
    %pushi/real 2785018, 4038; load=0.0240000
    %add/wr;
    %mul/wr;
    %add/wr;
    %store/real v0x7fffe41d19e0_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x7fffe41d19e0_0;
    %div/wr;
    %store/real v0x7fffe41d1a80_0;
    %vpi_call 6 22 "$fdisplay", v0x7fffe41d1b90_0, "%f,%f", v0x7fffe41d1910_0, v0x7fffe41d1a80_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffe41d13c0;
T_9 ;
    %load/real v0x7fffe41d1a80_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffe41d1740_0;
    %inv;
    %store/vec4 v0x7fffe41d1740_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffe4196cb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe41d1d70_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fffe4196cb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe41d2370_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7fffe4196cb0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v0x7fffe41d1d70_0;
    %inv;
    %store/vec4 v0x7fffe41d1d70_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffe4196cb0;
T_13 ;
    %vpi_call 2 44 "$dumpfile", "pll_full_model.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe4196cb0 {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "pll_full_model.v";
    "loop_filter.v";
    "phase_detector.v";
    "ff.v";
    "vco_model.v";
