\doxysubsection{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_m_c___bank4___type_def}{}\label{struct_f_m_c___bank4___type_def}\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}


Flexible Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f398xx.\+h$>$}

\doxysubsubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8e32753b3bf53f12290a16ce3439cb57}{PCR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga665493ce6898bd71fb6122f4b52ce0d7}{SR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0360a569f25a4df252938828cd39cd4e}{PMEM4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaaf79bad7e7caaa40b5f830aa06f4c655}{PATT4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0febbe4cf989073ee8f5ec3ae2eab093}{PIO4}}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Flexible Memory Controller Bank4. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
System/\+Devices/\mbox{\hyperlink{stm32f302xe_8h}{stm32f302xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303xe_8h}{stm32f303xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f398xx_8h}{stm32f398xx.\+h}}\end{DoxyCompactItemize}
