DPFC_CPU_FENCE_OFFSET,VAR_0
DPFC_CTL_EN,VAR_1
DPFC_CTL_FENCE_EN,VAR_2
DPFC_CTL_LIMIT_1X,VAR_3
DPFC_CTL_PERSISTENT_MODE,VAR_4
DPFC_CTL_PLANEA,VAR_5
DPFC_CTL_PLANEB,VAR_6
DPFC_HT_MODIFY,VAR_7
DPFC_RECOMP_STALL_EN,VAR_8
DPFC_RECOMP_STALL_WM_SHIFT,VAR_9
DPFC_RECOMP_TIMER_COUNT_SHIFT,VAR_10
DPFC_RESERVED,VAR_11
DRM_DEBUG_KMS,FUNC_0
I915_READ,FUNC_1
I915_WRITE,FUNC_2
ILK_DPFC_CHICKEN,VAR_12
ILK_DPFC_CONTROL,VAR_13
ILK_DPFC_FENCE_YOFF,VAR_14
ILK_DPFC_RECOMP_CTL,VAR_15
ILK_FBC_RT_BASE,VAR_16
ILK_FBC_RT_VALID,VAR_17
IS_GEN6,FUNC_3
SNB_CPU_FENCE_ENABLE,VAR_18
SNB_DPFC_CTL_SA,VAR_19
sandybridge_blit_fbc_update,FUNC_4
to_intel_crtc,FUNC_5
to_intel_framebuffer,FUNC_6
ironlake_enable_fbc,FUNC_7
crtc,VAR_20
interval,VAR_21
dev,VAR_22
dev_priv,VAR_23
fb,VAR_24
intel_fb,VAR_25
obj,VAR_26
intel_crtc,VAR_27
plane,VAR_28
stall_watermark,VAR_29
dpfc_ctl,VAR_30
