Analysis & Synthesis report for MCU
Thu Aug 28 14:20:12 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1
 18. Source assignments for MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|altsyncram_2023:altsyncram1
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MCU
 20. Parameter Settings for User Entity Instance: PLL:\G0:MCLK|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: PLL2:\G0:FIRCLK|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: MIPS:CORE
 23. Parameter Settings for User Entity Instance: MIPS:CORE|BidirPin:MIPSBidPin
 24. Parameter Settings for User Entity Instance: MIPS:CORE|Ifetch:IFE
 25. Parameter Settings for User Entity Instance: MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory
 26. Parameter Settings for User Entity Instance: MIPS:CORE|Idecode:ID
 27. Parameter Settings for User Entity Instance: MIPS:CORE|Execute:EXE
 28. Parameter Settings for User Entity Instance: MIPS:CORE|Execute:EXE|Shifter:Shftr
 29. Parameter Settings for User Entity Instance: MIPS:CORE|dmemory:\G1:MEM
 30. Parameter Settings for User Entity Instance: MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory
 31. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst
 32. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin
 33. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX0_BidirPin
 34. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX1_BidirPin
 35. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX2_BidirPin
 36. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX3_BidirPin
 37. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX4_BidirPin
 38. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX5_BidirPin
 39. Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|TriState:SW7to0_TriState
 40. Parameter Settings for User Entity Instance: IntControl:IntControl_Inst
 41. Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|BidirPin:IE_BidirPin
 42. Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|BidirPin:IFG_BidirPin
 43. Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|TriState:TYPE_TriState
 44. Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|TriState:KEY3to1_TriState
 45. Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst
 46. Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCTL_BidirPin
 47. Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCCR0_BidirPin
 48. Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCCR1_BidirPin
 49. Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCNT_BidirPin
 50. Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst
 51. Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:FIRCTL_BidirPin
 52. Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:FIRIN_BidirPin
 53. Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|TriState:FIROUT_TriState
 54. Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:COEF3_0_BidirPin
 55. Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:COEF7_4_BidirPin
 56. Parameter Settings for Inferred Entity Instance: MIPS:CORE|Execute:EXE|lpm_mult:Mult0
 57. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult7
 58. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult6
 59. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult5
 60. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult4
 61. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult3
 62. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult2
 63. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult1
 64. Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult0
 65. altpll Parameter Settings by Entity Instance
 66. altsyncram Parameter Settings by Entity Instance
 67. lpm_mult Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "FIRfilter:FIR_Inst|BidirPin:FIRCTL_BidirPin"
 69. Port Connectivity Checks: "BasicTimer:BasicTimer_Inst|BidirPin:BTCTL_BidirPin"
 70. Port Connectivity Checks: "IntControl:IntControl_Inst|TriState:KEY3to1_TriState"
 71. Port Connectivity Checks: "IntControl:IntControl_Inst|TriState:TYPE_TriState"
 72. Port Connectivity Checks: "IntControl:IntControl_Inst|BidirPin:IFG_BidirPin"
 73. Port Connectivity Checks: "IntControl:IntControl_Inst|BidirPin:IE_BidirPin"
 74. Port Connectivity Checks: "IntControl:IntControl_Inst"
 75. Port Connectivity Checks: "GPIO:GPIO_Inst|TriState:SW7to0_TriState"
 76. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX5_BidirPin"
 77. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX4_BidirPin"
 78. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX3_BidirPin"
 79. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX2_BidirPin"
 80. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX1_BidirPin"
 81. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX0_BidirPin"
 82. Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin"
 83. Port Connectivity Checks: "MIPS:CORE|Execute:EXE|Shifter:Shftr"
 84. Port Connectivity Checks: "MIPS:CORE"
 85. Port Connectivity Checks: "PLL2:\G0:FIRCLK"
 86. Port Connectivity Checks: "PLL:\G0:MCLK"
 87. In-System Memory Content Editor Settings
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 28 14:20:12 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; MCU                                         ;
; Top-level Entity Name              ; MCU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,368                                       ;
;     Total combinational functions  ; 3,845                                       ;
;     Dedicated logic registers      ; 1,952                                       ;
; Total registers                    ; 1952                                        ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 26                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MCU                ; MCU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../DUT/TriState.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/TriState.vhd                                                                                 ;             ;
; ../../DUT/Shifter.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/Shifter.vhd                                                                                  ;             ;
; ../../DUT/PLL2.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/nyifv/Desktop/DUT/PLL2.vhd                                                                                     ;             ;
; ../../DUT/PLL.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/nyifv/Desktop/DUT/PLL.vhd                                                                                      ;             ;
; ../../DUT/MIPS.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/MIPS.vhd                                                                                     ;             ;
; ../../DUT/MCU.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/MCU.vhd                                                                                      ;             ;
; ../../DUT/IntControl.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/IntControl.vhd                                                                               ;             ;
; ../../DUT/IFETCH.VHD                                                       ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/IFETCH.VHD                                                                                   ;             ;
; ../../DUT/IDECODE.VHD                                                      ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/IDECODE.VHD                                                                                  ;             ;
; ../../DUT/HEXdecoder.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/HEXdecoder.vhd                                                                               ;             ;
; ../../DUT/GPIO.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/GPIO.vhd                                                                                     ;             ;
; ../../DUT/FIRfilter.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/FIRfilter.vhd                                                                                ;             ;
; ../../DUT/EXECUTE.VHD                                                      ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD                                                                                  ;             ;
; ../../DUT/DMEMORY.VHD                                                      ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD                                                                                  ;             ;
; ../../DUT/CONTROL.VHD                                                      ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/CONTROL.VHD                                                                                  ;             ;
; ../../DUT/const_package.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/const_package.vhd                                                                            ;             ;
; ../../DUT/cond_comilation_package.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/cond_comilation_package.vhd                                                                  ;             ;
; ../../DUT/BidirPin.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/BidirPin.vhd                                                                                 ;             ;
; ../../DUT/BasicTimer.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd                                                                               ;             ;
; ../../DUT/aux_package.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/DUT/aux_package.vhd                                                                              ;             ;
; altpll.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                       ;             ;
; aglobal211.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                   ;             ;
; stratix_pll.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;             ;
; stratixii_pll.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;             ;
; cycloneii_pll.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;             ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_8g24.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_8g24.tdf                                             ;             ;
; db/altsyncram_hn03.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf                                             ;             ;
; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/Memory files/ITCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/Memory files/ITCM.hex                                              ;             ;
; sld_mod_ram_rom.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; db/altsyncram_cj44.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_cj44.tdf                                             ;             ;
; db/altsyncram_2023.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_2023.tdf                                             ;             ;
; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/Memory files/DTCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/Memory files/DTCM.hex                                              ;             ;
; sld_hub.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sldf9d5d9af/alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab.v                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; lpm_mult.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                     ;             ;
; lpm_add_sub.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; multcore.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                     ;             ;
; bypassff.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mult_36t.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/mult_36t.tdf                                                    ;             ;
; db/mult_mbt.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/mult_mbt.tdf                                                    ;             ;
; VHDL/TriState.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/TriState.vhd                                                  ;             ;
; VHDL/Shifter.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/Shifter.vhd                                                   ;             ;
; VHDL/PLL2.vhd                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/PLL2.vhd                                                      ;             ;
; VHDL/PLL.vhd                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/PLL.vhd                                                       ;             ;
; VHDL/MIPS.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/MIPS.vhd                                                      ;             ;
; VHDL/MCU.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/MCU.vhd                                                       ;             ;
; VHDL/IntControl.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/IntControl.vhd                                                ;             ;
; VHDL/IFETCH.VHD                                                            ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/IFETCH.VHD                                                    ;             ;
; VHDL/IDECODE.VHD                                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/IDECODE.VHD                                                   ;             ;
; VHDL/HEXdecoder.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/HEXdecoder.vhd                                                ;             ;
; VHDL/GPIO.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/GPIO.vhd                                                      ;             ;
; VHDL/FIRfilter.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/FIRfilter.vhd                                                 ;             ;
; VHDL/EXECUTE.VHD                                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/EXECUTE.VHD                                                   ;             ;
; VHDL/DMEMORY.VHD                                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/DMEMORY.VHD                                                   ;             ;
; VHDL/CONTROL.VHD                                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/CONTROL.VHD                                                   ;             ;
; VHDL/const_package.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/const_package.vhd                                             ;             ;
; VHDL/cond_comilation_package.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/cond_comilation_package.vhd                                   ;             ;
; VHDL/BidirPin.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/BidirPin.vhd                                                  ;             ;
; VHDL/BasicTimer.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/BasicTimer.vhd                                                ;             ;
; VHDL/aux_package.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/VHDL/aux_package.vhd                                               ;             ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 5,368                                      ;
;                                             ;                                            ;
; Total combinational functions               ; 3845                                       ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 1882                                       ;
;     -- 3 input functions                    ; 1602                                       ;
;     -- <=2 input functions                  ; 361                                        ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 3312                                       ;
;     -- arithmetic mode                      ; 533                                        ;
;                                             ;                                            ;
; Total registers                             ; 1952                                       ;
;     -- Dedicated logic registers            ; 1952                                       ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 64                                         ;
; Total memory bits                           ; 16384                                      ;
;                                             ;                                            ;
; Embedded Multiplier 9-bit elements          ; 26                                         ;
;                                             ;                                            ;
; Total PLLs                                  ; 2                                          ;
;     -- PLLs                                 ; 2                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; PLL:\G0:MCLK|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1544                                       ;
; Total fan-out                               ; 22301                                      ;
; Average fan-out                             ; 3.70                                       ;
+---------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MCU                                                                                                                                    ; 3845 (2)            ; 1952 (0)                  ; 16384       ; 26           ; 8       ; 9         ; 64   ; 0            ; |MCU                                                                                                                                                                                                                                                                                                                                            ; MCU                               ; work         ;
;    |BasicTimer:BasicTimer_Inst|                                                                                                         ; 198 (197)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|BasicTimer:BasicTimer_Inst                                                                                                                                                                                                                                                                                                                 ; BasicTimer                        ; work         ;
;       |BidirPin:BTCTL_BidirPin|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|BasicTimer:BasicTimer_Inst|BidirPin:BTCTL_BidirPin                                                                                                                                                                                                                                                                                         ; BidirPin                          ; work         ;
;    |FIRfilter:FIR_Inst|                                                                                                                 ; 531 (405)           ; 529 (529)                 ; 0           ; 24           ; 8       ; 8         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst                                                                                                                                                                                                                                                                                                                         ; FIRfilter                         ; work         ;
;       |BidirPin:COEF7_4_BidirPin|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|BidirPin:COEF7_4_BidirPin                                                                                                                                                                                                                                                                                               ; BidirPin                          ; work         ;
;       |BidirPin:FIRCTL_BidirPin|                                                                                                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|BidirPin:FIRCTL_BidirPin                                                                                                                                                                                                                                                                                                ; BidirPin                          ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult0|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult1|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult2|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult3|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult4|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult5|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult6|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;          |mult_mbt:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MCU|FIRfilter:FIR_Inst|lpm_mult:Mult7|mult_mbt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_mbt                          ; work         ;
;    |GPIO:GPIO_Inst|                                                                                                                     ; 213 (29)            ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst                                                                                                                                                                                                                                                                                                                             ; GPIO                              ; work         ;
;       |BidirPin:LEDR7to0_BidirPin|                                                                                                      ; 141 (141)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin                                                                                                                                                                                                                                                                                                  ; BidirPin                          ; work         ;
;       |SevenSegDecoder:HEX0_7segD|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|SevenSegDecoder:HEX0_7segD                                                                                                                                                                                                                                                                                                  ; SevenSegDecoder                   ; work         ;
;       |SevenSegDecoder:HEX1_7segD|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|SevenSegDecoder:HEX1_7segD                                                                                                                                                                                                                                                                                                  ; SevenSegDecoder                   ; work         ;
;       |SevenSegDecoder:HEX2_7segD|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|SevenSegDecoder:HEX2_7segD                                                                                                                                                                                                                                                                                                  ; SevenSegDecoder                   ; work         ;
;       |SevenSegDecoder:HEX3_7segD|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|SevenSegDecoder:HEX3_7segD                                                                                                                                                                                                                                                                                                  ; SevenSegDecoder                   ; work         ;
;       |SevenSegDecoder:HEX4_7segD|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|SevenSegDecoder:HEX4_7segD                                                                                                                                                                                                                                                                                                  ; SevenSegDecoder                   ; work         ;
;       |SevenSegDecoder:HEX5_7segD|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|SevenSegDecoder:HEX5_7segD                                                                                                                                                                                                                                                                                                  ; SevenSegDecoder                   ; work         ;
;       |TriState:SW7to0_TriState|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|GPIO:GPIO_Inst|TriState:SW7to0_TriState                                                                                                                                                                                                                                                                                                    ; TriState                          ; work         ;
;    |IntControl:IntControl_Inst|                                                                                                         ; 136 (57)            ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|IntControl:IntControl_Inst                                                                                                                                                                                                                                                                                                                 ; IntControl                        ; work         ;
;       |BidirPin:IE_BidirPin|                                                                                                            ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|IntControl:IntControl_Inst|BidirPin:IE_BidirPin                                                                                                                                                                                                                                                                                            ; BidirPin                          ; work         ;
;       |BidirPin:IFG_BidirPin|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|IntControl:IntControl_Inst|BidirPin:IFG_BidirPin                                                                                                                                                                                                                                                                                           ; BidirPin                          ; work         ;
;       |TriState:KEY3to1_TriState|                                                                                                       ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|IntControl:IntControl_Inst|TriState:KEY3to1_TriState                                                                                                                                                                                                                                                                                       ; TriState                          ; work         ;
;       |TriState:TYPE_TriState|                                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|IntControl:IntControl_Inst|TriState:TYPE_TriState                                                                                                                                                                                                                                                                                          ; TriState                          ; work         ;
;    |MIPS:CORE|                                                                                                                          ; 2593 (10)           ; 1130 (1)                  ; 16384       ; 2            ; 0       ; 1         ; 0    ; 0            ; |MCU|MIPS:CORE                                                                                                                                                                                                                                                                                                                                  ; MIPS                              ; work         ;
;       |BidirPin:MIPSBidPin|                                                                                                             ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|BidirPin:MIPSBidPin                                                                                                                                                                                                                                                                                                              ; BidirPin                          ; work         ;
;       |Execute:EXE|                                                                                                                     ; 546 (354)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MCU|MIPS:CORE|Execute:EXE                                                                                                                                                                                                                                                                                                                      ; Execute                           ; work         ;
;          |Shifter:Shftr|                                                                                                                ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Execute:EXE|Shifter:Shftr                                                                                                                                                                                                                                                                                                        ; Shifter                           ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MCU|MIPS:CORE|Execute:EXE|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;             |mult_36t:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MCU|MIPS:CORE|Execute:EXE|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                                                                                                                                               ; mult_36t                          ; work         ;
;       |Idecode:ID|                                                                                                                      ; 1752 (1752)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Idecode:ID                                                                                                                                                                                                                                                                                                                       ; Idecode                           ; work         ;
;       |Ifetch:IFE|                                                                                                                      ; 130 (36)            ; 73 (9)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Ifetch:IFE                                                                                                                                                                                                                                                                                                                       ; Ifetch                            ; work         ;
;          |altsyncram:inst_memory|                                                                                                       ; 94 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_8g24:auto_generated|                                                                                            ; 94 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_8g24                   ; work         ;
;                |altsyncram_hn03:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1                                                                                                                                                                                                                                     ; altsyncram_hn03                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 94 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |control:CTL|                                                                                                                     ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|control:CTL                                                                                                                                                                                                                                                                                                                      ; control                           ; work         ;
;       |dmemory:\G1:MEM|                                                                                                                 ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|dmemory:\G1:MEM                                                                                                                                                                                                                                                                                                                  ; dmemory                           ; work         ;
;          |altsyncram:data_memory|                                                                                                       ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_cj44:auto_generated|                                                                                            ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_cj44                   ; work         ;
;                |altsyncram_2023:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|altsyncram_2023:altsyncram1                                                                                                                                                                                                                                ; altsyncram_2023                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 93 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |PLL2:\G0:FIRCLK|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|PLL2:\G0:FIRCLK                                                                                                                                                                                                                                                                                                                            ; PLL2                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|PLL2:\G0:FIRCLK|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;    |PLL:\G0:MCLK|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|PLL:\G0:MCLK                                                                                                                                                                                                                                                                                                                               ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|PLL:\G0:MCLK|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 172 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 171 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 171 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 171 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 170 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 170 (133)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------------------+
; Name                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------------------+
; MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|ALTSYNCRAM      ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; C:\Users\nyifv\Desktop\CPU_Architecture\FinalProject\Memory files\ITCM.hex ;
; MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|altsyncram_2023:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; C:\Users\nyifv\Desktop\CPU_Architecture\FinalProject\Memory files\DTCM.hex ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 26          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[0]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[1]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[2]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[3]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[4]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[5]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[6]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; GPIO:GPIO_Inst|LEDR7to0_Lat_Q[7]                    ; GPIO:GPIO_Inst|LEDR7to0_Lat_EN    ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[31]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[30]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[29]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[28]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[27]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[26]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[25]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[24]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[23]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[22]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[21]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[20]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[19]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[18]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[17]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[16]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[15]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[14]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[13]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[12]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[11]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[10]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[9]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[8]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[7]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[6]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[5]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[4]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[3]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[2]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[1]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL1[0]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[31]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[30]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[29]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[28]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[27]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[26]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[25]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[24]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[23]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[22]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[21]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[20]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[19]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[18]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[17]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[16]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[15]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[14]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[13]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[12]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[11]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[10]                ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[9]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[8]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[7]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[6]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[5]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[4]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[3]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[2]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[1]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; BasicTimer:BasicTimer_Inst|BTCL0[0]                 ; BasicTimer:BasicTimer_Inst|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 72  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+------------------------------------------------+---------------------------------------------+
; Register name                                  ; Reason for Removal                          ;
+------------------------------------------------+---------------------------------------------+
; FIRfilter:FIR_Inst|FIRCTL_Reg_Q_aux[6,7]       ; Stuck at GND due to stuck port data_in      ;
; FIRfilter:FIR_Inst|FIROUT_Reg_Q[24..31]        ; Stuck at GND due to stuck port data_in      ;
; IntControl:IntControl_Inst|IE_Reg_Q[7]         ; Stuck at GND due to stuck port data_in      ;
; IntControl:IntControl_Inst|IFG_Reg_Q[7]        ; Stuck at GND due to stuck port data_in      ;
; IntControl:IntControl_Inst|TYPE_Reg_Q[0,1,6,7] ; Stuck at GND due to stuck port data_in      ;
; MIPS:CORE|Idecode:ID|RF_q[0][1]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][31]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][30]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][29]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][28]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][27]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][26]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][25]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][24]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][23]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][22]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][21]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][20]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][19]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][18]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][17]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][16]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][15]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][14]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][13]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][12]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][11]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][10]               ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][9]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][8]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][7]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][6]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][5]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][4]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][3]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][2]                ; Stuck at GND due to stuck port clock_enable ;
; MIPS:CORE|Idecode:ID|RF_q[0][0]                ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 48         ;                                             ;
+------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------------------------+---------------------------+----------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------+---------------------------+----------------------------------------+
; FIRfilter:FIR_Inst|FIRCTL_Reg_Q_aux[7] ; Stuck at GND              ; MIPS:CORE|Idecode:ID|RF_q[0][7]        ;
;                                        ; due to stuck port data_in ;                                        ;
; FIRfilter:FIR_Inst|FIRCTL_Reg_Q_aux[6] ; Stuck at GND              ; MIPS:CORE|Idecode:ID|RF_q[0][6]        ;
;                                        ; due to stuck port data_in ;                                        ;
+----------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1952  ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 1573  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1829  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPS:CORE|INTA_Reg_Q                                                                                                                                                                                                                                                                                                            ; 20      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |MCU|MIPS:CORE|Idecode:ID|RF_q[27][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU|MIPS:CORE|Idecode:ID|RF_q[27][2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|FIRfilter:FIR_Inst|rd_ptr[2]                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|FIRfilter:FIR_Inst|wr_ptr[2]                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|FIRfilter:FIR_Inst|count[0]                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MCU|MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |MCU|MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MCU|IntControl:IntControl_Inst|TYPE_Reg_Q[4]                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |MCU|FIRfilter:FIR_Inst|data_out_reg[1]                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|IntControl:IntControl_Inst|TYPE_Reg_Q[5]                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |MCU|MIPS:CORE|Execute:EXE|alu_res_o[1]                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][23]                                                                                                                               ;
; 8:1                ; 23 bits   ; 115 LEs       ; 92 LEs               ; 23 LEs                 ; No         ; |MCU|MIPS:CORE|Execute:EXE|Mux11                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|Idecode:ID|write_reg_addr_w[1]                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|Idecode:ID|write_reg_data_w[11]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|Idecode:ID|write_reg_data_w[4]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |MCU|MIPS:CORE|Execute:EXE|alu_res_o[9]                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|Ifetch:IFE|itcm_addr_w[2]                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|control:CTL|ALUOp_ctrl_o[2]                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |MCU|MIPS:CORE|Idecode:ID|write_reg_data_w[10]                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CORE|Idecode:ID|write_reg_data_w[30]                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|altsyncram_2023:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU ;
+------------------+-------+------------------------------------------+
; Parameter Name   ; Value ; Type                                     ;
+------------------+-------+------------------------------------------+
; DATA_BUS_WIDTH   ; 32    ; Signed Integer                           ;
; WORD_GRANULARITY ; true  ; Enumerated                               ;
; MODELSIM         ; 0     ; Signed Integer                           ;
; ITCM_ADDR_WIDTH  ; 8     ; Signed Integer                           ;
; DTCM_ADDR_WIDTH  ; 8     ; Signed Integer                           ;
; PC_WIDTH         ; 10    ; Signed Integer                           ;
; FUNCT_WIDTH      ; 6     ; Signed Integer                           ;
; DATA_WORDS_NUM   ; 256   ; Signed Integer                           ;
; CLK_CNT_WIDTH    ; 16    ; Signed Integer                           ;
; INST_CNT_WIDTH   ; 16    ; Signed Integer                           ;
+------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:\G0:MCLK|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 8                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL2:\G0:FIRCLK|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------+
; Parameter Name                ; Value                 ; Type                         ;
+-------------------------------+-----------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                      ;
; PLL_TYPE                      ; AUTO                  ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                      ;
; LOCK_HIGH                     ; 1                     ; Untyped                      ;
; LOCK_LOW                      ; 1                     ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                      ;
; SKIP_VCO                      ; OFF                   ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                      ;
; BANDWIDTH                     ; 0                     ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                      ;
; DOWN_SPREAD                   ; 0                     ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 1024                  ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                      ;
; DPA_DIVIDER                   ; 0                     ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                      ;
; VCO_MIN                       ; 0                     ; Untyped                      ;
; VCO_MAX                       ; 0                     ; Untyped                      ;
; VCO_CENTER                    ; 0                     ; Untyped                      ;
; PFD_MIN                       ; 0                     ; Untyped                      ;
; PFD_MAX                       ; 0                     ; Untyped                      ;
; M_INITIAL                     ; 0                     ; Untyped                      ;
; M                             ; 0                     ; Untyped                      ;
; N                             ; 1                     ; Untyped                      ;
; M2                            ; 1                     ; Untyped                      ;
; N2                            ; 1                     ; Untyped                      ;
; SS                            ; 1                     ; Untyped                      ;
; C0_HIGH                       ; 0                     ; Untyped                      ;
; C1_HIGH                       ; 0                     ; Untyped                      ;
; C2_HIGH                       ; 0                     ; Untyped                      ;
; C3_HIGH                       ; 0                     ; Untyped                      ;
; C4_HIGH                       ; 0                     ; Untyped                      ;
; C5_HIGH                       ; 0                     ; Untyped                      ;
; C6_HIGH                       ; 0                     ; Untyped                      ;
; C7_HIGH                       ; 0                     ; Untyped                      ;
; C8_HIGH                       ; 0                     ; Untyped                      ;
; C9_HIGH                       ; 0                     ; Untyped                      ;
; C0_LOW                        ; 0                     ; Untyped                      ;
; C1_LOW                        ; 0                     ; Untyped                      ;
; C2_LOW                        ; 0                     ; Untyped                      ;
; C3_LOW                        ; 0                     ; Untyped                      ;
; C4_LOW                        ; 0                     ; Untyped                      ;
; C5_LOW                        ; 0                     ; Untyped                      ;
; C6_LOW                        ; 0                     ; Untyped                      ;
; C7_LOW                        ; 0                     ; Untyped                      ;
; C8_LOW                        ; 0                     ; Untyped                      ;
; C9_LOW                        ; 0                     ; Untyped                      ;
; C0_INITIAL                    ; 0                     ; Untyped                      ;
; C1_INITIAL                    ; 0                     ; Untyped                      ;
; C2_INITIAL                    ; 0                     ; Untyped                      ;
; C3_INITIAL                    ; 0                     ; Untyped                      ;
; C4_INITIAL                    ; 0                     ; Untyped                      ;
; C5_INITIAL                    ; 0                     ; Untyped                      ;
; C6_INITIAL                    ; 0                     ; Untyped                      ;
; C7_INITIAL                    ; 0                     ; Untyped                      ;
; C8_INITIAL                    ; 0                     ; Untyped                      ;
; C9_INITIAL                    ; 0                     ; Untyped                      ;
; C0_MODE                       ; BYPASS                ; Untyped                      ;
; C1_MODE                       ; BYPASS                ; Untyped                      ;
; C2_MODE                       ; BYPASS                ; Untyped                      ;
; C3_MODE                       ; BYPASS                ; Untyped                      ;
; C4_MODE                       ; BYPASS                ; Untyped                      ;
; C5_MODE                       ; BYPASS                ; Untyped                      ;
; C6_MODE                       ; BYPASS                ; Untyped                      ;
; C7_MODE                       ; BYPASS                ; Untyped                      ;
; C8_MODE                       ; BYPASS                ; Untyped                      ;
; C9_MODE                       ; BYPASS                ; Untyped                      ;
; C0_PH                         ; 0                     ; Untyped                      ;
; C1_PH                         ; 0                     ; Untyped                      ;
; C2_PH                         ; 0                     ; Untyped                      ;
; C3_PH                         ; 0                     ; Untyped                      ;
; C4_PH                         ; 0                     ; Untyped                      ;
; C5_PH                         ; 0                     ; Untyped                      ;
; C6_PH                         ; 0                     ; Untyped                      ;
; C7_PH                         ; 0                     ; Untyped                      ;
; C8_PH                         ; 0                     ; Untyped                      ;
; C9_PH                         ; 0                     ; Untyped                      ;
; L0_HIGH                       ; 1                     ; Untyped                      ;
; L1_HIGH                       ; 1                     ; Untyped                      ;
; G0_HIGH                       ; 1                     ; Untyped                      ;
; G1_HIGH                       ; 1                     ; Untyped                      ;
; G2_HIGH                       ; 1                     ; Untyped                      ;
; G3_HIGH                       ; 1                     ; Untyped                      ;
; E0_HIGH                       ; 1                     ; Untyped                      ;
; E1_HIGH                       ; 1                     ; Untyped                      ;
; E2_HIGH                       ; 1                     ; Untyped                      ;
; E3_HIGH                       ; 1                     ; Untyped                      ;
; L0_LOW                        ; 1                     ; Untyped                      ;
; L1_LOW                        ; 1                     ; Untyped                      ;
; G0_LOW                        ; 1                     ; Untyped                      ;
; G1_LOW                        ; 1                     ; Untyped                      ;
; G2_LOW                        ; 1                     ; Untyped                      ;
; G3_LOW                        ; 1                     ; Untyped                      ;
; E0_LOW                        ; 1                     ; Untyped                      ;
; E1_LOW                        ; 1                     ; Untyped                      ;
; E2_LOW                        ; 1                     ; Untyped                      ;
; E3_LOW                        ; 1                     ; Untyped                      ;
; L0_INITIAL                    ; 1                     ; Untyped                      ;
; L1_INITIAL                    ; 1                     ; Untyped                      ;
; G0_INITIAL                    ; 1                     ; Untyped                      ;
; G1_INITIAL                    ; 1                     ; Untyped                      ;
; G2_INITIAL                    ; 1                     ; Untyped                      ;
; G3_INITIAL                    ; 1                     ; Untyped                      ;
; E0_INITIAL                    ; 1                     ; Untyped                      ;
; E1_INITIAL                    ; 1                     ; Untyped                      ;
; E2_INITIAL                    ; 1                     ; Untyped                      ;
; E3_INITIAL                    ; 1                     ; Untyped                      ;
; L0_MODE                       ; BYPASS                ; Untyped                      ;
; L1_MODE                       ; BYPASS                ; Untyped                      ;
; G0_MODE                       ; BYPASS                ; Untyped                      ;
; G1_MODE                       ; BYPASS                ; Untyped                      ;
; G2_MODE                       ; BYPASS                ; Untyped                      ;
; G3_MODE                       ; BYPASS                ; Untyped                      ;
; E0_MODE                       ; BYPASS                ; Untyped                      ;
; E1_MODE                       ; BYPASS                ; Untyped                      ;
; E2_MODE                       ; BYPASS                ; Untyped                      ;
; E3_MODE                       ; BYPASS                ; Untyped                      ;
; L0_PH                         ; 0                     ; Untyped                      ;
; L1_PH                         ; 0                     ; Untyped                      ;
; G0_PH                         ; 0                     ; Untyped                      ;
; G1_PH                         ; 0                     ; Untyped                      ;
; G2_PH                         ; 0                     ; Untyped                      ;
; G3_PH                         ; 0                     ; Untyped                      ;
; E0_PH                         ; 0                     ; Untyped                      ;
; E1_PH                         ; 0                     ; Untyped                      ;
; E2_PH                         ; 0                     ; Untyped                      ;
; E3_PH                         ; 0                     ; Untyped                      ;
; M_PH                          ; 0                     ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                      ;
; CLK0_COUNTER                  ; G0                    ; Untyped                      ;
; CLK1_COUNTER                  ; G0                    ; Untyped                      ;
; CLK2_COUNTER                  ; G0                    ; Untyped                      ;
; CLK3_COUNTER                  ; G0                    ; Untyped                      ;
; CLK4_COUNTER                  ; G0                    ; Untyped                      ;
; CLK5_COUNTER                  ; G0                    ; Untyped                      ;
; CLK6_COUNTER                  ; E0                    ; Untyped                      ;
; CLK7_COUNTER                  ; E1                    ; Untyped                      ;
; CLK8_COUNTER                  ; E2                    ; Untyped                      ;
; CLK9_COUNTER                  ; E3                    ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                      ;
; M_TIME_DELAY                  ; 0                     ; Untyped                      ;
; N_TIME_DELAY                  ; 0                     ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                      ;
; VCO_POST_SCALE                ; 0                     ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE ;
+------------------+-------+-----------------------------+
; Parameter Name   ; Value ; Type                        ;
+------------------+-------+-----------------------------+
; word_granularity ; true  ; Enumerated                  ;
; modelsim         ; 0     ; Signed Integer              ;
; data_bus_width   ; 32    ; Signed Integer              ;
; itcm_addr_width  ; 8     ; Signed Integer              ;
; dtcm_addr_width  ; 8     ; Signed Integer              ;
; pc_width         ; 10    ; Signed Integer              ;
; funct_width      ; 6     ; Signed Integer              ;
; data_words_num   ; 256   ; Signed Integer              ;
; clk_cnt_width    ; 16    ; Signed Integer              ;
; inst_cnt_width   ; 16    ; Signed Integer              ;
+------------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|BidirPin:MIPSBidPin ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|Ifetch:IFE ;
+------------------+-------+----------------------------------------+
; Parameter Name   ; Value ; Type                                   ;
+------------------+-------+----------------------------------------+
; word_granularity ; true  ; Enumerated                             ;
; data_bus_width   ; 32    ; Signed Integer                         ;
; pc_width         ; 10    ; Signed Integer                         ;
; next_pc_width    ; 8     ; Signed Integer                         ;
; itcm_addr_width  ; 8     ; Signed Integer                         ;
; words_num        ; 256   ; Signed Integer                         ;
; inst_cnt_width   ; 16    ; Signed Integer                         ;
+------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory                                         ;
+------------------------------------+----------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                      ; Type           ;
+------------------------------------+----------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                          ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                          ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                          ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                          ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                       ; Untyped        ;
; INIT_FILE                          ; C:\Users\nyifv\Desktop\CPU_Architecture\FinalProject\Memory files\ITCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                          ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                          ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8g24                                                            ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|Idecode:ID ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_bus_width ; 32    ; Signed Integer                           ;
; pc_width       ; 10    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|Execute:EXE ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_bus_width ; 32    ; Signed Integer                            ;
; funct_width    ; 6     ; Signed Integer                            ;
; pc_width       ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|Execute:EXE|Shifter:Shftr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
; k              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|dmemory:\G1:MEM ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; data_bus_width  ; 32    ; Signed Integer                               ;
; dtcm_addr_width ; 8     ; Signed Integer                               ;
; words_num       ; 256   ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory                                    ;
+------------------------------------+----------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                      ; Type           ;
+------------------------------------+----------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                          ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                          ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                          ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                          ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                       ; Untyped        ;
; INIT_FILE                          ; C:\Users\nyifv\Desktop\CPU_Architecture\FinalProject\Memory files\DTCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                          ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                          ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cj44                                                            ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_bus_width ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX0_BidirPin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX1_BidirPin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX2_BidirPin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX3_BidirPin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX4_BidirPin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|BidirPin:HEX5_BidirPin ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_Inst|TriState:SW7to0_TriState ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IntControl:IntControl_Inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_bus_width ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|BidirPin:IE_BidirPin ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|BidirPin:IFG_BidirPin ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|TriState:TYPE_TriState ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IntControl:IntControl_Inst|TriState:KEY3to1_TriState ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_bus_width ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCTL_BidirPin ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCCR0_BidirPin ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCCR1_BidirPin ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BasicTimer_Inst|BidirPin:BTCNT_BidirPin ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_bus_width ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:FIRCTL_BidirPin ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:FIRIN_BidirPin ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|TriState:FIROUT_TriState ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:COEF3_0_BidirPin ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIRfilter:FIR_Inst|BidirPin:COEF7_4_BidirPin ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CORE|Execute:EXE|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 16           ; Untyped               ;
; LPM_WIDTHB                                     ; 16           ; Untyped               ;
; LPM_WIDTHP                                     ; 32           ; Untyped               ;
; LPM_WIDTHR                                     ; 32           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult7  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult6  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult5  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult4  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult3  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult2  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult1  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIRfilter:FIR_Inst|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 2                                       ;
; Entity Instance               ; PLL:\G0:MCLK|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
; Entity Instance               ; PLL2:\G0:FIRCLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory      ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 9                                    ;
; Entity Instance                       ; MIPS:CORE|Execute:EXE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                   ;
;     -- LPM_WIDTHB                     ; 16                                   ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult7    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult6    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult5    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult4    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult3    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult2    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult1    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; FIRfilter:FIR_Inst|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 24                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 32                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIRfilter:FIR_Inst|BidirPin:FIRCTL_BidirPin"                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din[3..2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BasicTimer:BasicTimer_Inst|BidirPin:BTCTL_BidirPin"                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "IntControl:IntControl_Inst|TriState:KEY3to1_TriState" ;
+-------------+-------+----------+-------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                         ;
+-------------+-------+----------+-------------------------------------------------+
; dout[31..4] ; Input ; Info     ; Stuck at GND                                    ;
; dout[0]     ; Input ; Info     ; Stuck at GND                                    ;
+-------------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "IntControl:IntControl_Inst|TriState:TYPE_TriState" ;
+-------------+-------+----------+----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                      ;
+-------------+-------+----------+----------------------------------------------+
; dout[31..8] ; Input ; Info     ; Stuck at GND                                 ;
+-------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IntControl:IntControl_Inst|BidirPin:IFG_BidirPin"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IntControl:IntControl_Inst|BidirPin:IE_BidirPin"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "IntControl:IntControl_Inst" ;
+-------------+-------+----------+-----------------------+
; Port        ; Type  ; Severity ; Details               ;
+-------------+-------+----------+-----------------------+
; irq_i[1..0] ; Input ; Info     ; Stuck at GND          ;
+-------------+-------+----------+-----------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|TriState:SW7to0_TriState" ;
+-------------+-------+----------+------------------------------------+
; Port        ; Type  ; Severity ; Details                            ;
+-------------+-------+----------+------------------------------------+
; dout[31..8] ; Input ; Info     ; Stuck at GND                       ;
+-------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX5_BidirPin"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX4_BidirPin"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX3_BidirPin"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX2_BidirPin"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX1_BidirPin"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:HEX0_BidirPin"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:CORE|Execute:EXE|Shifter:Shftr"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; x[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:CORE"                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data1_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data2_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_data_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_top_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; branch_ctrl_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump_ctrl_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regwrite_ctrl_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mclk_cnt_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_cnt_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL2:\G0:FIRCLK"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:\G0:MCLK"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 256   ; Read/Write ; MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated      ;
; 1              ; DTCM        ; 32    ; 256   ; Read/Write ; MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 118                         ;
; cycloneiii_ff         ; 1840                        ;
;     CLR               ; 59                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 313                         ;
;     ENA CLR           ; 1400                        ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 3679                        ;
;     arith             ; 525                         ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 415                         ;
;     normal            ; 3154                        ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 193                         ;
;         3 data inputs ; 1112                        ;
;         4 data inputs ; 1823                        ;
; cycloneiii_mac_mult   ; 17                          ;
; cycloneiii_mac_out    ; 17                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 28.00                       ;
; Average LUT depth     ; 14.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Aug 28 14:19:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c MCU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/tristate.vhd
    Info (12022): Found design unit 1: TriState-comb File: C:/Users/nyifv/Desktop/DUT/TriState.vhd Line: 11
    Info (12023): Found entity 1: TriState File: C:/Users/nyifv/Desktop/DUT/TriState.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/shifter.vhd
    Info (12022): Found design unit 1: Shifter-Shifter File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 14
    Info (12023): Found entity 1: Shifter File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN File: C:/Users/nyifv/Desktop/DUT/PLL2.vhd Line: 53
    Info (12023): Found entity 1: PLL2 File: C:/Users/nyifv/Desktop/DUT/PLL2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/nyifv/Desktop/DUT/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: C:/Users/nyifv/Desktop/DUT/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 51
    Info (12023): Found entity 1: MIPS File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/mcu.vhd
    Info (12022): Found design unit 1: MCU-MCU File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 31
    Info (12023): Found entity 1: MCU File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/intcontrol.vhd
    Info (12022): Found design unit 1: IntControl-IntControl File: C:/Users/nyifv/Desktop/DUT/IntControl.vhd Line: 23
    Info (12023): Found entity 1: IntControl File: C:/Users/nyifv/Desktop/DUT/IntControl.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/nyifv/Desktop/DUT/IFETCH.VHD Line: 44
    Info (12023): Found entity 1: Ifetch File: C:/Users/nyifv/Desktop/DUT/IFETCH.VHD Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 36
    Info (12023): Found entity 1: Idecode File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/hexdecoder.vhd
    Info (12022): Found design unit 1: SevenSegDecoder-SevenSegDecoder File: C:/Users/nyifv/Desktop/DUT/HEXdecoder.vhd Line: 10
    Info (12023): Found entity 1: SevenSegDecoder File: C:/Users/nyifv/Desktop/DUT/HEXdecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/gpio.vhd
    Info (12022): Found design unit 1: GPIO-GPIO File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 20
    Info (12023): Found entity 1: GPIO File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/firfilter.vhd
    Info (12022): Found design unit 1: FIRfilter-FIRfilter File: C:/Users/nyifv/Desktop/DUT/FIRfilter.vhd Line: 21
    Info (12023): Found entity 1: FIRfilter File: C:/Users/nyifv/Desktop/DUT/FIRfilter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 36
    Info (12023): Found entity 1: Execute File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD Line: 30
    Info (12023): Found entity 1: dmemory File: C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/control.vhd
    Info (12022): Found design unit 1: control-behavior File: C:/Users/nyifv/Desktop/DUT/CONTROL.VHD Line: 30
    Info (12023): Found entity 1: control File: C:/Users/nyifv/Desktop/DUT/CONTROL.VHD Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /users/nyifv/desktop/dut/const_package.vhd
    Info (12022): Found design unit 1: const_package File: C:/Users/nyifv/Desktop/DUT/const_package.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /users/nyifv/desktop/dut/cond_comilation_package.vhd
    Info (12022): Found design unit 1: cond_comilation_package File: C:/Users/nyifv/Desktop/DUT/cond_comilation_package.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/bidirpin.vhd
    Info (12022): Found design unit 1: BidirPin-comb File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 13
    Info (12023): Found entity 1: BidirPin File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/nyifv/desktop/dut/basictimer.vhd
    Info (12022): Found design unit 1: BasicTimer-BasicTimer File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 18
    Info (12023): Found entity 1: BasicTimer File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /users/nyifv/desktop/dut/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/nyifv/Desktop/DUT/aux_package.vhd Line: 10
Info (12127): Elaborating entity "MCU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(32): object "pc_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(33): object "read_data1_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(33): object "read_data2_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(33): object "write_data_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(33): object "instruction_top_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(34): object "Branch_ctrl_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(34): object "Jump_ctrl_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(34): object "Zero_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(34): object "RegWrite_ctrl_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(35): object "mclk_cnt_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(36): object "inst_cnt_w" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 36
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:\G0:MCLK" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 57
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:\G0:MCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/DUT/PLL.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "PLL:\G0:MCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/DUT/PLL.vhd Line: 139
Info (12133): Instantiated megafunction "PLL:\G0:MCLK|altpll:altpll_component" with the following parameter: File: C:/Users/nyifv/Desktop/DUT/PLL.vhd Line: 139
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "PLL2" for hierarchy "PLL2:\G0:FIRCLK" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 62
Info (12128): Elaborating entity "altpll" for hierarchy "PLL2:\G0:FIRCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/DUT/PLL2.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "PLL2:\G0:FIRCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/DUT/PLL2.vhd Line: 139
Info (12133): Instantiated megafunction "PLL2:\G0:FIRCLK|altpll:altpll_component" with the following parameter: File: C:/Users/nyifv/Desktop/DUT/PLL2.vhd Line: 139
    Info (12134): Parameter "clk0_divide_by" = "1024"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:CORE" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 82
Info (12128): Elaborating entity "BidirPin" for hierarchy "MIPS:CORE|BidirPin:MIPSBidPin" File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 97
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPS:CORE|Ifetch:IFE" File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/nyifv/Desktop/DUT/IFETCH.VHD Line: 56
Info (12130): Elaborated megafunction instantiation "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/nyifv/Desktop/DUT/IFETCH.VHD Line: 56
Info (12133): Instantiated megafunction "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/nyifv/Desktop/DUT/IFETCH.VHD Line: 56
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\nyifv\Desktop\CPU_Architecture\FinalProject\Memory files\ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8g24.tdf
    Info (12023): Found entity 1: altsyncram_8g24 File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_8g24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8g24" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hn03.tdf
    Info (12023): Found entity 1: altsyncram_hn03 File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hn03" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1" File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_8g24.tdf Line: 35
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (134) in the Memory Initialization File "C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/Memory files/ITCM.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/nyifv/Desktop/DUT/IFETCH.VHD Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_8g24.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_8g24.tdf Line: 36
Info (12133): Instantiated megafunction "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_8g24.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPS:CORE|Idecode:ID" File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 145
Info (12128): Elaborating entity "control" for hierarchy "MIPS:CORE|control:CTL" File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 169
Info (12128): Elaborating entity "Execute" for hierarchy "MIPS:CORE|Execute:EXE" File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 185
Warning (10036): Verilog HDL or VHDL warning at EXECUTE.VHD(41): object "shifter_cout" assigned a value but never read File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 41
Info (12128): Elaborating entity "Shifter" for hierarchy "MIPS:CORE|Execute:EXE|Shifter:Shftr" File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 66
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPS:CORE|dmemory:\G1:MEM" File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 209
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory" File: C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD Line: 33
Info (12130): Elaborated megafunction instantiation "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory" File: C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD Line: 33
Info (12133): Instantiated megafunction "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD Line: 33
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\nyifv\Desktop\CPU_Architecture\FinalProject\Memory files\DTCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cj44.tdf
    Info (12023): Found entity 1: altsyncram_cj44 File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_cj44.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cj44" for hierarchy "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2023.tdf
    Info (12023): Found entity 1: altsyncram_2023 File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_2023.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2023" for hierarchy "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|altsyncram_2023:altsyncram1" File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_cj44.tdf Line: 37
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (1024) in the Memory Initialization File "C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/Memory files/DTCM.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/nyifv/Desktop/DUT/DMEMORY.VHD Line: 33
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_cj44.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_cj44.tdf Line: 38
Info (12133): Instantiated megafunction "MIPS:CORE|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_cj44:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_cj44.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:GPIO_Inst" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 118
Warning (10631): VHDL Process Statement warning at GPIO.vhd(68): inferring latch(es) for signal or variable "LEDR7to0_Lat_Q", which holds its previous value in one or more paths through the process File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[0]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[1]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[2]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[3]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[4]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[5]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[6]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (10041): Inferred latch for "LEDR7to0_Lat_Q[7]" at GPIO.vhd(68) File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
Info (12128): Elaborating entity "SevenSegDecoder" for hierarchy "GPIO:GPIO_Inst|SevenSegDecoder:HEX0_7segD" File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 106
Info (12128): Elaborating entity "TriState" for hierarchy "GPIO:GPIO_Inst|TriState:SW7to0_TriState" File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 239
Info (12128): Elaborating entity "IntControl" for hierarchy "IntControl:IntControl_Inst" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 136
Info (12128): Elaborating entity "BasicTimer" for hierarchy "BasicTimer:BasicTimer_Inst" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 150
Info (10041): Inferred latch for "BTCL1[0]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[1]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[2]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[3]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[4]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[5]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[6]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[7]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[8]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[9]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[10]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[11]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[12]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[13]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[14]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[15]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[16]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[17]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[18]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[19]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[20]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[21]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[22]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[23]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[24]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[25]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[26]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[27]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[28]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[29]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[30]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL1[31]" at BasicTimer.vhd(164) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 164
Info (10041): Inferred latch for "BTCL0[0]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[1]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[2]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[3]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[4]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[5]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[6]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[7]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[8]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[9]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[10]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[11]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[12]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[13]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[14]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[15]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[16]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[17]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[18]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[19]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[20]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[21]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[22]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[23]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[24]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[25]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[26]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[27]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[28]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[29]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[30]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (10041): Inferred latch for "BTCL0[31]" at BasicTimer.vhd(163) File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 163
Info (12128): Elaborating entity "FIRfilter" for hierarchy "FIRfilter:FIR_Inst" File: C:/Users/nyifv/Desktop/DUT/MCU.vhd Line: 161
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.08.28.14:19:55 Progress: Loading sldf9d5d9af/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9d5d9af/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/ip/sldf9d5d9af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer BasicTimer:BasicTimer_Inst|Mux4 File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 139
    Warning (19017): Found clock multiplexer IntControl:IntControl_Inst|Mux2 File: C:/Users/nyifv/Desktop/DUT/IntControl.vhd Line: 49
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o[0] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux0 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux31 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux30 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux29 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux28 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux27 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux26 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux25 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux24 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux23 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux22 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux21 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux20 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux19 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux18 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux17 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux16 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux15 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux14 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux13 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux12 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux11 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux10 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux9 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux8 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux7 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux6 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux5 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux4 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux3 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux2 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux1 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux0 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 54
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[0] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux63 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[1] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux62 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[2] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux61 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[3] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux60 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[4] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux59 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[5] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux58 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[6] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux57 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[7] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux56 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[8] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux55 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[9] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux54 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[10] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux53 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[11] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux52 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[12] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux51 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[13] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux50 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[14] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux49 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[15] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux48 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[16] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux47 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[17] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux46 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[18] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux45 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[19] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux44 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[20] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux43 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[21] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux42 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[22] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux41 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[23] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux40 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[24] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux39 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[25] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux38 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[26] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux37 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[27] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux36 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[28] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux35 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[29] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux34 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[30] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux33 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|b_input_w[31] File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 37
    Warning (19017): Found clock multiplexer MIPS:CORE|Idecode:ID|Mux32 File: C:/Users/nyifv/Desktop/DUT/IDECODE.VHD Line: 57
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~0 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[0] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][31] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][31] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][31] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][31] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][31] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][31] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][30] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][29] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][29] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][28] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][27] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][27] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][27] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][26] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][25] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][25] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][24] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][23] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][23] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][23] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][23] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][22] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][21] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][21] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][20] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][19] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][19] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][19] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][18] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][17] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][17] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][16] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][15] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][15] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][15] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][15] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][15] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][14] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][13] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][13] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][12] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][11] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][11] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][11] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][10] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][9] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][9] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][8] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][7] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][7] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][7] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][7] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][6] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][5] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][5] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][4] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][3] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][3] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][3] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][2] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][1] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][1] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[0][0] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~1 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux31 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~2 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[1] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][30] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][30] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][30] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][30] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][30] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][28] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][26] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][26] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][24] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][22] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][22] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][22] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][20] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][18] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][18] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][16] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][14] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][14] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][14] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][14] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][12] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][10] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][10] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][8] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][6] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][6] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][6] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][4] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][2] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[1][2] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~3 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux30 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~4 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[2] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][29] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][29] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][29] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][29] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][25] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][21] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][21] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][17] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][13] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][13] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][13] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][9] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][5] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][5] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~5 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux29 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~6 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[3] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][28] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][28] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][28] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][28] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][24] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][20] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][20] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][16] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][12] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][12] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][12] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][8] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][4] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[2][4] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~7 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux28 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~8 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[4] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][27] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][27] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][27] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][19] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][11] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][11] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~9 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux27 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~10 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[5] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][26] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][26] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][26] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][18] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][10] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][10] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~11 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux26 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~12 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[6] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][25] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][25] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][25] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][17] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][9] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[3][9] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~13 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux25 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~14 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|res[11] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 11
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[5][20] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Shifter:Shftr|mat[4][20] File: C:/Users/nyifv/Desktop/DUT/Shifter.vhd Line: 17
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_res_o~15 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 28
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|Mux20 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 92
    Warning (19017): Found clock multiplexer BasicTimer:BasicTimer_Inst|Mux5 File: C:/Users/nyifv/Desktop/DUT/BasicTimer.vhd Line: 168
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MIPS:CORE|control:CTL|ALUOp_ctrl_o[0] File: C:/Users/nyifv/Desktop/DUT/CONTROL.VHD Line: 26
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "FIRfilter:FIR_Inst|FIFO_Inst" is uninferred due to inappropriate RAM size File: C:/Users/nyifv/Desktop/DUT/FIRfilter.vhd Line: 46
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MIPS:CORE|Execute:EXE|alu_ctl_w~0 File: C:/Users/nyifv/Desktop/DUT/EXECUTE.VHD Line: 40
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MIPS:CORE|Execute:EXE|Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult6" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult5" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult4" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult3" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult2" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult1" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FIRfilter:FIR_Inst|Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "MIPS:CORE|Execute:EXE|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "MIPS:CORE|Execute:EXE|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/mult_36t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "FIRfilter:FIR_Inst|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "FIRfilter:FIR_Inst|lpm_mult:Mult7" with the following parameter: File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf
    Info (12023): Found entity 1: mult_mbt File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/mult_mbt.tdf Line: 31
Info (13014): Ignored 288 buffer(s)
    Info (13019): Ignored 288 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "IntControl:IntControl_Inst|TriState:KEY3to1_TriState|IOpin[0]" to the node "GPIO:GPIO_Inst|HEX0_Lat_Q[0]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/TriState.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "IntControl:IntControl_Inst|TriState:TYPE_TriState|IOpin[1]" to the node "GPIO:GPIO_Inst|HEX0_Lat_Q[1]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/TriState.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:CORE|BidirPin:MIPSBidPin|IOpin[2]" to the node "GPIO:GPIO_Inst|HEX0_Lat_Q[2]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:CORE|BidirPin:MIPSBidPin|IOpin[3]" to the node "GPIO:GPIO_Inst|HEX0_Lat_Q[3]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "IntControl:IntControl_Inst|TriState:KEY3to1_TriState|IOpin[4]" to the node "GPIO:GPIO_Inst|LEDR7to0_Lat_Q[4]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/TriState.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "IntControl:IntControl_Inst|TriState:KEY3to1_TriState|IOpin[5]" to the node "GPIO:GPIO_Inst|LEDR7to0_Lat_Q[5]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/TriState.vhd Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "FIRfilter:FIR_Inst|BidirPin:FIRCTL_BidirPin|IOpin[6]" to the node "GPIO:GPIO_Inst|LEDR7to0_Lat_Q[6]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "IntControl:IntControl_Inst|BidirPin:IE_BidirPin|IOpin[7]" to the node "GPIO:GPIO_Inst|LEDR7to0_Lat_Q[7]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[31]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[31]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[30]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[30]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[29]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[29]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[28]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[28]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[27]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[27]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[26]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[26]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[25]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[25]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[24]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[24]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[23]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[23]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[22]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[22]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[21]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[21]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[20]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[20]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[19]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[19]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[18]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[18]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[17]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[17]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[16]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[16]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[15]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[15]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[14]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[14]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[13]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[13]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[12]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[12]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[11]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[11]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[10]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[10]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[9]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[9]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "GPIO:GPIO_Inst|BidirPin:LEDR7to0_BidirPin|IOpin[8]" to the node "BasicTimer:BasicTimer_Inst|BTCNT[8]" into an OR gate File: C:/Users/nyifv/Desktop/DUT/BidirPin.vhd Line: 9
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[0] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[1] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[2] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[3] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[4] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[5] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[6] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Warning (13012): Latch GPIO:GPIO_Inst|LEDR7to0_Lat_Q[7] has unsafe behavior File: C:/Users/nyifv/Desktop/DUT/GPIO.vhd Line: 68
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:CORE|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8g24:auto_generated|altsyncram_hn03:altsyncram1|q_a[26] File: C:/Users/nyifv/Desktop/CPU_Architecture/FinalProject/db/altsyncram_hn03.tdf Line: 35
Info (13000): Registers with preset signals will power-up high File: C:/Users/nyifv/Desktop/DUT/MIPS.vhd Line: 78
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FIRfilter:FIR_Inst|event_latch" is converted into an equivalent circuit using register "FIRfilter:FIR_Inst|event_latch~_emulated" and latch "FIRfilter:FIR_Inst|event_latch~1" File: C:/Users/nyifv/Desktop/DUT/FIRfilter.vhd Line: 57
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5615 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 5454 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 26 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 346 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Thu Aug 28 14:20:12 2025
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:45


