
COP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009374  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08009480  08009480  00019480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095a8  080095a8  00020214  2**0
                  CONTENTS
  4 .ARM          00000000  080095a8  080095a8  00020214  2**0
                  CONTENTS
  5 .preinit_array 00000000  080095a8  080095a8  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095a8  080095a8  000195a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095ac  080095ac  000195ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  080095b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009c0  20000218  080097c4  00020218  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd8  080097c4  00020bd8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017a56  00000000  00000000  0002023d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037e5  00000000  00000000  00037c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  0003b478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  0003c508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eaa5  00000000  00000000  0003d450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015a4a  00000000  00000000  0005bef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c0a7  00000000  00000000  0007193f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010d9e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046f0  00000000  00000000  0010da3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000218 	.word	0x20000218
 8000128:	00000000 	.word	0x00000000
 800012c:	08009468 	.word	0x08009468

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000021c 	.word	0x2000021c
 8000148:	08009468 	.word	0x08009468

0800014c <HAL_CAN_RxFifo1MsgPendingCallback>:
extern uint8_t aBCAN_ReceiveBuf_Clock_old[8];
extern uint8_t Callstatus[8] ;
extern uint8_t Callstatus_old[8] ;
extern uint8_t Arrow_state;
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08c      	sub	sp, #48	; 0x30
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint8_t Can1RxData[8] = {0};
 8000154:	2300      	movs	r3, #0
 8000156:	62bb      	str	r3, [r7, #40]	; 0x28
 8000158:	2300      	movs	r3, #0
 800015a:	62fb      	str	r3, [r7, #44]	; 0x2c
	CAN_RxHeaderTypeDef Can1RxHeader;
	  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &Can1RxHeader, Can1RxData) != HAL_OK)
 800015c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000160:	f107 020c 	add.w	r2, r7, #12
 8000164:	2101      	movs	r1, #1
 8000166:	6878      	ldr	r0, [r7, #4]
 8000168:	f006 fb42 	bl	80067f0 <HAL_CAN_GetRxMessage>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d002      	beq.n	8000178 <HAL_CAN_RxFifo1MsgPendingCallback+0x2c>
	  {
		/* Reception Error */
		  Error_Handler();
 8000172:	f005 fd77 	bl	8005c64 <Error_Handler>
								ri++;
							rc++;								// increment message counter
						}
				}
	  }
}
 8000176:	e077      	b.n	8000268 <HAL_CAN_RxFifo1MsgPendingCallback+0x11c>
			if ((rc == RX_SIZE))							//software buffer data overrun
 8000178:	4b3d      	ldr	r3, [pc, #244]	; (8000270 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>)
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	b2db      	uxtb	r3, r3
 800017e:	2b08      	cmp	r3, #8
 8000180:	d107      	bne.n	8000192 <HAL_CAN_RxFifo1MsgPendingCallback+0x46>
						errorregister |= ER_COMMUNICATION;		//set error bits
 8000182:	4b3c      	ldr	r3, [pc, #240]	; (8000274 <HAL_CAN_RxFifo1MsgPendingCallback+0x128>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	f043 0310 	orr.w	r3, r3, #16
 800018a:	b2da      	uxtb	r2, r3
 800018c:	4b39      	ldr	r3, [pc, #228]	; (8000274 <HAL_CAN_RxFifo1MsgPendingCallback+0x128>)
 800018e:	701a      	strb	r2, [r3, #0]
}
 8000190:	e06a      	b.n	8000268 <HAL_CAN_RxFifo1MsgPendingCallback+0x11c>
					rx[ri][0] 	= (Can1RxHeader.StdId>>3) & 0xF0;				//read function code
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	08db      	lsrs	r3, r3, #3
 8000196:	b2db      	uxtb	r3, r3
 8000198:	4a37      	ldr	r2, [pc, #220]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800019a:	7812      	ldrb	r2, [r2, #0]
 800019c:	b2d2      	uxtb	r2, r2
 800019e:	4611      	mov	r1, r2
 80001a0:	f023 030f 	bic.w	r3, r3, #15
 80001a4:	b2d8      	uxtb	r0, r3
 80001a6:	4a35      	ldr	r2, [pc, #212]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 80001a8:	460b      	mov	r3, r1
 80001aa:	009b      	lsls	r3, r3, #2
 80001ac:	440b      	add	r3, r1
 80001ae:	005b      	lsls	r3, r3, #1
 80001b0:	4413      	add	r3, r2
 80001b2:	4602      	mov	r2, r0
 80001b4:	701a      	strb	r2, [r3, #0]
					rx[ri][1] 	= Can1RxHeader.StdId & 0x3F;   //(RXB1SIDL >> 5) + ((RXB1SIDH & 0x0F) << 3);	// node ID
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	b2db      	uxtb	r3, r3
 80001ba:	4a2f      	ldr	r2, [pc, #188]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 80001bc:	7812      	ldrb	r2, [r2, #0]
 80001be:	b2d2      	uxtb	r2, r2
 80001c0:	4611      	mov	r1, r2
 80001c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80001c6:	b2d8      	uxtb	r0, r3
 80001c8:	4a2c      	ldr	r2, [pc, #176]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 80001ca:	460b      	mov	r3, r1
 80001cc:	009b      	lsls	r3, r3, #2
 80001ce:	440b      	add	r3, r1
 80001d0:	005b      	lsls	r3, r3, #1
 80001d2:	4413      	add	r3, r2
 80001d4:	3301      	adds	r3, #1
 80001d6:	4602      	mov	r2, r0
 80001d8:	701a      	strb	r2, [r3, #0]
					if ((rx[ri][0] != RSDO) || (rx[ri][1] == node_id))
 80001da:	4b27      	ldr	r3, [pc, #156]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	4619      	mov	r1, r3
 80001e2:	4a26      	ldr	r2, [pc, #152]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 80001e4:	460b      	mov	r3, r1
 80001e6:	009b      	lsls	r3, r3, #2
 80001e8:	440b      	add	r3, r1
 80001ea:	005b      	lsls	r3, r3, #1
 80001ec:	4413      	add	r3, r2
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	2bc0      	cmp	r3, #192	; 0xc0
 80001f4:	d110      	bne.n	8000218 <HAL_CAN_RxFifo1MsgPendingCallback+0xcc>
 80001f6:	4b20      	ldr	r3, [pc, #128]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	4619      	mov	r1, r3
 80001fe:	4a1f      	ldr	r2, [pc, #124]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 8000200:	460b      	mov	r3, r1
 8000202:	009b      	lsls	r3, r3, #2
 8000204:	440b      	add	r3, r1
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	4413      	add	r3, r2
 800020a:	3301      	adds	r3, #1
 800020c:	781b      	ldrb	r3, [r3, #0]
 800020e:	b2da      	uxtb	r2, r3
 8000210:	4b1b      	ldr	r3, [pc, #108]	; (8000280 <HAL_CAN_RxFifo1MsgPendingCallback+0x134>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	429a      	cmp	r2, r3
 8000216:	d127      	bne.n	8000268 <HAL_CAN_RxFifo1MsgPendingCallback+0x11c>
						memcpy((void *)&rx[ri][2],Can1RxData,Can1RxHeader.DLC);
 8000218:	4b17      	ldr	r3, [pc, #92]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	b2db      	uxtb	r3, r3
 800021e:	461a      	mov	r2, r3
 8000220:	4613      	mov	r3, r2
 8000222:	009b      	lsls	r3, r3, #2
 8000224:	4413      	add	r3, r2
 8000226:	005b      	lsls	r3, r3, #1
 8000228:	3302      	adds	r3, #2
 800022a:	4a14      	ldr	r2, [pc, #80]	; (800027c <HAL_CAN_RxFifo1MsgPendingCallback+0x130>)
 800022c:	4413      	add	r3, r2
 800022e:	69fa      	ldr	r2, [r7, #28]
 8000230:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000234:	4618      	mov	r0, r3
 8000236:	f008 fcd5 	bl	8008be4 <memcpy>
							if (ri == (RX_SIZE-1))				//increment RX message write pointer
 800023a:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	b2db      	uxtb	r3, r3
 8000240:	2b07      	cmp	r3, #7
 8000242:	d103      	bne.n	800024c <HAL_CAN_RxFifo1MsgPendingCallback+0x100>
								ri = 0;
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
 800024a:	e006      	b.n	800025a <HAL_CAN_RxFifo1MsgPendingCallback+0x10e>
								ri++;
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	b2db      	uxtb	r3, r3
 8000252:	3301      	adds	r3, #1
 8000254:	b2da      	uxtb	r2, r3
 8000256:	4b08      	ldr	r3, [pc, #32]	; (8000278 <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>)
 8000258:	701a      	strb	r2, [r3, #0]
							rc++;								// increment message counter
 800025a:	4b05      	ldr	r3, [pc, #20]	; (8000270 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>)
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	b2db      	uxtb	r3, r3
 8000260:	3301      	adds	r3, #1
 8000262:	b2da      	uxtb	r2, r3
 8000264:	4b02      	ldr	r3, [pc, #8]	; (8000270 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>)
 8000266:	701a      	strb	r2, [r3, #0]
}
 8000268:	bf00      	nop
 800026a:	3730      	adds	r7, #48	; 0x30
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	2000032c 	.word	0x2000032c
 8000274:	20000288 	.word	0x20000288
 8000278:	200003fa 	.word	0x200003fa
 800027c:	20000338 	.word	0x20000338
 8000280:	200007db 	.word	0x200007db

08000284 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t hse_heartbeat_time = 0;
uint8_t CanRxData[8] = {0};
CAN_RxHeaderTypeDef CanRxHeader;
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	static uint32_t Timettt = 0;

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CanRxHeader, CanRxData) != HAL_OK)
 800028c:	4b1b      	ldr	r3, [pc, #108]	; (80002fc <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800028e:	4a1c      	ldr	r2, [pc, #112]	; (8000300 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000290:	2100      	movs	r1, #0
 8000292:	6878      	ldr	r0, [r7, #4]
 8000294:	f006 faac 	bl	80067f0 <HAL_CAN_GetRxMessage>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d002      	beq.n	80002a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
	/* Reception Error */
	  Error_Handler();
 800029e:	f005 fce1 	bl	8005c64 <Error_Handler>
 80002a2:	e01a      	b.n	80002da <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
	}
	else
	{
		if(((CanRxHeader.StdId>>3) & 0xF0 )== 0)
 80002a4:	4b16      	ldr	r3, [pc, #88]	; (8000300 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	08db      	lsrs	r3, r3, #3
 80002aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d102      	bne.n	80002b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		{
			hsetime = HSETIME;
 80002b2:	4b14      	ldr	r3, [pc, #80]	; (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80002b4:	2214      	movs	r2, #20
 80002b6:	701a      	strb	r2, [r3, #0]
		}
		if (((CanRxHeader.StdId & 0x3F) - 1) < MAX_LIFT)			// Heartbeat from HSE
 80002b8:	4b11      	ldr	r3, [pc, #68]	; (8000300 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002c0:	3b01      	subs	r3, #1
 80002c2:	2b07      	cmp	r3, #7
 80002c4:	d803      	bhi.n	80002ce <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
				hsetime = HSETIME;			// reset HSE supervisor time
 80002c6:	4b0f      	ldr	r3, [pc, #60]	; (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80002c8:	2214      	movs	r2, #20
 80002ca:	701a      	strb	r2, [r3, #0]
 80002cc:	e002      	b.n	80002d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
		else
		{
			hsetime = HSETIME-10;
 80002ce:	4b0d      	ldr	r3, [pc, #52]	; (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80002d0:	220a      	movs	r2, #10
 80002d2:	701a      	strb	r2, [r3, #0]

		}
		hse_heartbeat = 1;
 80002d4:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	701a      	strb	r2, [r3, #0]
	}
	hse_heartbeat_time = HAL_GetTick() - Timettt;
 80002da:	f005 ff79 	bl	80061d0 <HAL_GetTick>
 80002de:	4602      	mov	r2, r0
 80002e0:	4b0a      	ldr	r3, [pc, #40]	; (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	1ad3      	subs	r3, r2, r3
 80002e6:	4a0a      	ldr	r2, [pc, #40]	; (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80002e8:	6013      	str	r3, [r2, #0]
	 Timettt = HAL_GetTick();
 80002ea:	f005 ff71 	bl	80061d0 <HAL_GetTick>
 80002ee:	4603      	mov	r3, r0
 80002f0:	4a06      	ldr	r2, [pc, #24]	; (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80002f2:	6013      	str	r3, [r2, #0]
}
 80002f4:	bf00      	nop
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000238 	.word	0x20000238
 8000300:	20000388 	.word	0x20000388
 8000304:	20000a64 	.word	0x20000a64
 8000308:	20000282 	.word	0x20000282
 800030c:	20000250 	.word	0x20000250
 8000310:	20000234 	.word	0x20000234

08000314 <CAN_transmit_Interrupt>:

uint16_t mallbox[3] = {0};
uint16_t txmallbox =0;
uint16_t txmallbox_request =0;
void CAN_transmit_Interrupt(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b088      	sub	sp, #32
 8000318:	af00      	add	r7, sp, #0
	if (tc)											// more messages to send
 800031a:	4b3b      	ldr	r3, [pc, #236]	; (8000408 <CAN_transmit_Interrupt+0xf4>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	b2db      	uxtb	r3, r3
 8000320:	2b00      	cmp	r3, #0
 8000322:	d06d      	beq.n	8000400 <CAN_transmit_Interrupt+0xec>
	{
		CAN_TxHeaderTypeDef CanTxHeader;
		uint8_t CanTxData[8] = {0};
 8000324:	2300      	movs	r3, #0
 8000326:	603b      	str	r3, [r7, #0]
 8000328:	2300      	movs	r3, #0
 800032a:	607b      	str	r3, [r7, #4]
		CanTxHeader.StdId = ((tx[to][0] & 0xF0)<<3) + tx[to][1] ;
 800032c:	4b37      	ldr	r3, [pc, #220]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	b2db      	uxtb	r3, r3
 8000332:	4619      	mov	r1, r3
 8000334:	4a36      	ldr	r2, [pc, #216]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 8000336:	460b      	mov	r3, r1
 8000338:	009b      	lsls	r3, r3, #2
 800033a:	440b      	add	r3, r1
 800033c:	005b      	lsls	r3, r3, #1
 800033e:	4413      	add	r3, r2
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	b2db      	uxtb	r3, r3
 8000344:	00db      	lsls	r3, r3, #3
 8000346:	f403 62f0 	and.w	r2, r3, #1920	; 0x780
 800034a:	4b30      	ldr	r3, [pc, #192]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	b2db      	uxtb	r3, r3
 8000350:	4618      	mov	r0, r3
 8000352:	492f      	ldr	r1, [pc, #188]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 8000354:	4603      	mov	r3, r0
 8000356:	009b      	lsls	r3, r3, #2
 8000358:	4403      	add	r3, r0
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	440b      	add	r3, r1
 800035e:	3301      	adds	r3, #1
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	b2db      	uxtb	r3, r3
 8000364:	4413      	add	r3, r2
 8000366:	60bb      	str	r3, [r7, #8]
		CanTxHeader.DLC   = tx[to][0] & 0x0F;		//read data lenght code
 8000368:	4b28      	ldr	r3, [pc, #160]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	4619      	mov	r1, r3
 8000370:	4a27      	ldr	r2, [pc, #156]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 8000372:	460b      	mov	r3, r1
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	440b      	add	r3, r1
 8000378:	005b      	lsls	r3, r3, #1
 800037a:	4413      	add	r3, r2
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	b2db      	uxtb	r3, r3
 8000380:	f003 030f 	and.w	r3, r3, #15
 8000384:	61bb      	str	r3, [r7, #24]
		CanTxHeader.IDE   = CAN_ID_STD;
 8000386:	2300      	movs	r3, #0
 8000388:	613b      	str	r3, [r7, #16]
		CanTxHeader.RTR	= CAN_RTR_DATA;
 800038a:	2300      	movs	r3, #0
 800038c:	617b      	str	r3, [r7, #20]
		memcpy(CanTxData,(void *)(tx[to]+2),8);
 800038e:	4b1f      	ldr	r3, [pc, #124]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	b2db      	uxtb	r3, r3
 8000394:	461a      	mov	r2, r3
 8000396:	4613      	mov	r3, r2
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	4413      	add	r3, r2
 800039c:	005b      	lsls	r3, r3, #1
 800039e:	4a1c      	ldr	r2, [pc, #112]	; (8000410 <CAN_transmit_Interrupt+0xfc>)
 80003a0:	4413      	add	r3, r2
 80003a2:	1c9a      	adds	r2, r3, #2
 80003a4:	463b      	mov	r3, r7
 80003a6:	6810      	ldr	r0, [r2, #0]
 80003a8:	6851      	ldr	r1, [r2, #4]
 80003aa:	c303      	stmia	r3!, {r0, r1}
		if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader, CanTxData, &pTxMailbox) == HAL_OK)
 80003ac:	463a      	mov	r2, r7
 80003ae:	f107 0108 	add.w	r1, r7, #8
 80003b2:	4b18      	ldr	r3, [pc, #96]	; (8000414 <CAN_transmit_Interrupt+0x100>)
 80003b4:	4818      	ldr	r0, [pc, #96]	; (8000418 <CAN_transmit_Interrupt+0x104>)
 80003b6:	f006 f941 	bl	800663c <HAL_CAN_AddTxMessage>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d106      	bne.n	80003ce <CAN_transmit_Interrupt+0xba>
		{
			txmallbox++;
 80003c0:	4b16      	ldr	r3, [pc, #88]	; (800041c <CAN_transmit_Interrupt+0x108>)
 80003c2:	881b      	ldrh	r3, [r3, #0]
 80003c4:	3301      	adds	r3, #1
 80003c6:	b29a      	uxth	r2, r3
 80003c8:	4b14      	ldr	r3, [pc, #80]	; (800041c <CAN_transmit_Interrupt+0x108>)
 80003ca:	801a      	strh	r2, [r3, #0]
 80003cc:	e001      	b.n	80003d2 <CAN_transmit_Interrupt+0xbe>
		}
		else
		{
			Error_Handler();
 80003ce:	f005 fc49 	bl	8005c64 <Error_Handler>
		}
		tc--;														//decrement TX message counter
 80003d2:	4b0d      	ldr	r3, [pc, #52]	; (8000408 <CAN_transmit_Interrupt+0xf4>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	3b01      	subs	r3, #1
 80003da:	b2da      	uxtb	r2, r3
 80003dc:	4b0a      	ldr	r3, [pc, #40]	; (8000408 <CAN_transmit_Interrupt+0xf4>)
 80003de:	701a      	strb	r2, [r3, #0]
		if (to == (TX_SIZE-1))					//increment TX message read pointer
 80003e0:	4b0a      	ldr	r3, [pc, #40]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	2b07      	cmp	r3, #7
 80003e8:	d103      	bne.n	80003f2 <CAN_transmit_Interrupt+0xde>
			to = 0;
 80003ea:	4b08      	ldr	r3, [pc, #32]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
		else
			to++;
	}
}
 80003f0:	e006      	b.n	8000400 <CAN_transmit_Interrupt+0xec>
			to++;
 80003f2:	4b06      	ldr	r3, [pc, #24]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	3301      	adds	r3, #1
 80003fa:	b2da      	uxtb	r2, r3
 80003fc:	4b03      	ldr	r3, [pc, #12]	; (800040c <CAN_transmit_Interrupt+0xf8>)
 80003fe:	701a      	strb	r2, [r3, #0]
}
 8000400:	bf00      	nop
 8000402:	3720      	adds	r7, #32
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000334 	.word	0x20000334
 800040c:	200003f8 	.word	0x200003f8
 8000410:	200003a4 	.word	0x200003a4
 8000414:	20000330 	.word	0x20000330
 8000418:	200007a0 	.word	0x200007a0
 800041c:	20000246 	.word	0x20000246

08000420 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
	mallbox[0]++;
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 800042a:	881b      	ldrh	r3, [r3, #0]
 800042c:	3301      	adds	r3, #1
 800042e:	b29a      	uxth	r2, r3
 8000430:	4b03      	ldr	r3, [pc, #12]	; (8000440 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 8000432:	801a      	strh	r2, [r3, #0]
	CAN_transmit_Interrupt();
 8000434:	f7ff ff6e 	bl	8000314 <CAN_transmit_Interrupt>
}
 8000438:	bf00      	nop
 800043a:	3708      	adds	r7, #8
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000240 	.word	0x20000240

08000444 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
	mallbox[1]++;
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <HAL_CAN_TxMailbox1CompleteCallback+0x20>)
 800044e:	885b      	ldrh	r3, [r3, #2]
 8000450:	3301      	adds	r3, #1
 8000452:	b29a      	uxth	r2, r3
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <HAL_CAN_TxMailbox1CompleteCallback+0x20>)
 8000456:	805a      	strh	r2, [r3, #2]
	CAN_transmit_Interrupt();
 8000458:	f7ff ff5c 	bl	8000314 <CAN_transmit_Interrupt>
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	20000240 	.word	0x20000240

08000468 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	mallbox[2]++;
 8000470:	4b05      	ldr	r3, [pc, #20]	; (8000488 <HAL_CAN_TxMailbox2CompleteCallback+0x20>)
 8000472:	889b      	ldrh	r3, [r3, #4]
 8000474:	3301      	adds	r3, #1
 8000476:	b29a      	uxth	r2, r3
 8000478:	4b03      	ldr	r3, [pc, #12]	; (8000488 <HAL_CAN_TxMailbox2CompleteCallback+0x20>)
 800047a:	809a      	strh	r2, [r3, #4]
	CAN_transmit_Interrupt();
 800047c:	f7ff ff4a 	bl	8000314 <CAN_transmit_Interrupt>
}
 8000480:	bf00      	nop
 8000482:	3708      	adds	r7, #8
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	20000240 	.word	0x20000240

0800048c <Init_Can>:

void Init_Can (void){
 800048c:	b580      	push	{r7, lr}
 800048e:	b08c      	sub	sp, #48	; 0x30
 8000490:	af00      	add	r7, sp, #0
	uint8_t i, j;

	rc = 0;       							  //clear all CAN variables
 8000492:	4b82      	ldr	r3, [pc, #520]	; (800069c <Init_Can+0x210>)
 8000494:	2200      	movs	r2, #0
 8000496:	701a      	strb	r2, [r3, #0]
	ri = 0;
 8000498:	4b81      	ldr	r3, [pc, #516]	; (80006a0 <Init_Can+0x214>)
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
	ro = 0;
 800049e:	4b81      	ldr	r3, [pc, #516]	; (80006a4 <Init_Can+0x218>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	701a      	strb	r2, [r3, #0]
	tc = 0;
 80004a4:	4b80      	ldr	r3, [pc, #512]	; (80006a8 <Init_Can+0x21c>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]
	ti = 0;
 80004aa:	4b80      	ldr	r3, [pc, #512]	; (80006ac <Init_Can+0x220>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
	to = 0;
 80004b0:	4b7f      	ldr	r3, [pc, #508]	; (80006b0 <Init_Can+0x224>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < RX_SIZE; i++)	//clear rx buffer
 80004b6:	2300      	movs	r3, #0
 80004b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80004bc:	e01e      	b.n	80004fc <Init_Can+0x70>
		{
			for (j = 0; j < 10; j++)
 80004be:	2300      	movs	r3, #0
 80004c0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80004c4:	e011      	b.n	80004ea <Init_Can+0x5e>
				rx[i][j] = 0;
 80004c6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80004ca:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 80004ce:	4879      	ldr	r0, [pc, #484]	; (80006b4 <Init_Can+0x228>)
 80004d0:	4613      	mov	r3, r2
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	4413      	add	r3, r2
 80004d6:	005b      	lsls	r3, r3, #1
 80004d8:	4403      	add	r3, r0
 80004da:	440b      	add	r3, r1
 80004dc:	2200      	movs	r2, #0
 80004de:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < 10; j++)
 80004e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80004e4:	3301      	adds	r3, #1
 80004e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80004ea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80004ee:	2b09      	cmp	r3, #9
 80004f0:	d9e9      	bls.n	80004c6 <Init_Can+0x3a>
	for (i = 0; i < RX_SIZE; i++)	//clear rx buffer
 80004f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80004f6:	3301      	adds	r3, #1
 80004f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80004fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000500:	2b07      	cmp	r3, #7
 8000502:	d9dc      	bls.n	80004be <Init_Can+0x32>
		}
	for (i = 0; i < TX_SIZE; i++)	//clear tx buffer
 8000504:	2300      	movs	r3, #0
 8000506:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800050a:	e01e      	b.n	800054a <Init_Can+0xbe>
		{
			for (j = 0; j < 10; j++)
 800050c:	2300      	movs	r3, #0
 800050e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000512:	e011      	b.n	8000538 <Init_Can+0xac>
				tx[i][j] = 0;
 8000514:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000518:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800051c:	4866      	ldr	r0, [pc, #408]	; (80006b8 <Init_Can+0x22c>)
 800051e:	4613      	mov	r3, r2
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	4413      	add	r3, r2
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	4403      	add	r3, r0
 8000528:	440b      	add	r3, r1
 800052a:	2200      	movs	r2, #0
 800052c:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < 10; j++)
 800052e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000532:	3301      	adds	r3, #1
 8000534:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000538:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800053c:	2b09      	cmp	r3, #9
 800053e:	d9e9      	bls.n	8000514 <Init_Can+0x88>
	for (i = 0; i < TX_SIZE; i++)	//clear tx buffer
 8000540:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000544:	3301      	adds	r3, #1
 8000546:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800054a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800054e:	2b07      	cmp	r3, #7
 8000550:	d9dc      	bls.n	800050c <Init_Can+0x80>
		}
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000556:	2300      	movs	r3, #0
 8000558:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800055a:	2301      	movs	r3, #1
 800055c:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh =((HEARTBEAT<<3)+HSE_ID)<<5;
 800055e:	f24e 0320 	movw	r3, #57376	; 0xe020
 8000562:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =((HEARTBEAT<<3)+HSE_ID)<<5;
 8000568:	f24e 0320 	movw	r3, #57376	; 0xe020
 800056c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800056e:	2300      	movs	r3, #0
 8000570:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000572:	2300      	movs	r3, #0
 8000574:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterActivation = ENABLE;
 8000576:	2301      	movs	r3, #1
 8000578:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.SlaveStartFilterBank = 14;
 800057a:	230e      	movs	r3, #14
 800057c:	62bb      	str	r3, [r7, #40]	; 0x28

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	4619      	mov	r1, r3
 8000582:	484e      	ldr	r0, [pc, #312]	; (80006bc <Init_Can+0x230>)
 8000584:	f005 ff4d 	bl	8006422 <HAL_CAN_ConfigFilter>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <Init_Can+0x106>
	{
	/* Filter configuration Error */
		Error_Handler();
 800058e:	f005 fb69 	bl	8005c64 <Error_Handler>
	}
	sFilterConfig.FilterBank = 1;
 8000592:	2301      	movs	r3, #1
 8000594:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh =PDO_OUT<<8;
 8000596:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800059a:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 800059c:	2300      	movs	r3, #0
 800059e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 80005a0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80005a4:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 80005aa:	2301      	movs	r3, #1
 80005ac:	617b      	str	r3, [r7, #20]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	4619      	mov	r1, r3
 80005b2:	4842      	ldr	r0, [pc, #264]	; (80006bc <Init_Can+0x230>)
 80005b4:	f005 ff35 	bl	8006422 <HAL_CAN_ConfigFilter>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <Init_Can+0x136>
	{
	/* Filter configuration Error */
		Error_Handler();
 80005be:	f005 fb51 	bl	8005c64 <Error_Handler>
	}
	sFilterConfig.FilterBank = 2;
 80005c2:	2302      	movs	r3, #2
 80005c4:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = ((RSDO | (node_id >> 3)) << 8) + (node_id <<5);
 80005c6:	4b3e      	ldr	r3, [pc, #248]	; (80006c0 <Init_Can+0x234>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	08db      	lsrs	r3, r3, #3
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	021a      	lsls	r2, r3, #8
 80005d6:	4b3a      	ldr	r3, [pc, #232]	; (80006c0 <Init_Can+0x234>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	015b      	lsls	r3, r3, #5
 80005dc:	4413      	add	r3, r2
 80005de:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 80005e4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80005e8:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80005ea:	2300      	movs	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	4619      	mov	r1, r3
 80005f2:	4832      	ldr	r0, [pc, #200]	; (80006bc <Init_Can+0x230>)
 80005f4:	f005 ff15 	bl	8006422 <HAL_CAN_ConfigFilter>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <Init_Can+0x176>
	{
	/* Filter configuration Error */
		Error_Handler();
 80005fe:	f005 fb31 	bl	8005c64 <Error_Handler>
	}
	sFilterConfig.FilterBank = 3;
 8000602:	2303      	movs	r3, #3
 8000604:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = NMT <<8;
 8000606:	2300      	movs	r3, #0
 8000608:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 800060e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000612:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000614:	2300      	movs	r3, #0
 8000616:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	4619      	mov	r1, r3
 800061c:	4827      	ldr	r0, [pc, #156]	; (80006bc <Init_Can+0x230>)
 800061e:	f005 ff00 	bl	8006422 <HAL_CAN_ConfigFilter>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <Init_Can+0x1a0>
	{
	/* Filter configuration Error */
		Error_Handler();
 8000628:	f005 fb1c 	bl	8005c64 <Error_Handler>
	}
	sFilterConfig.FilterBank = 4;
 800062c:	2304      	movs	r3, #4
 800062e:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = (MPDO << 8) +(EMS_ID << 5);
 8000630:	f24a 1360 	movw	r3, #41312	; 0xa160
 8000634:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 800063a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800063e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	4619      	mov	r1, r3
 8000648:	481c      	ldr	r0, [pc, #112]	; (80006bc <Init_Can+0x230>)
 800064a:	f005 feea 	bl	8006422 <HAL_CAN_ConfigFilter>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <Init_Can+0x1cc>
	{
	/* Filter configuration Error */
		Error_Handler();
 8000654:	f005 fb06 	bl	8005c64 <Error_Handler>
	}
	sFilterConfig.FilterBank = 5;
 8000658:	2305      	movs	r3, #5
 800065a:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterIdHigh = FC_D << 8;
 800065c:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000660:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterIdLow = 0x00;
 8000662:	2300      	movs	r3, #0
 8000664:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdHigh =0xF000;
 8000666:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800066a:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800066c:	2300      	movs	r3, #0
 800066e:	613b      	str	r3, [r7, #16]

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	4619      	mov	r1, r3
 8000674:	4811      	ldr	r0, [pc, #68]	; (80006bc <Init_Can+0x230>)
 8000676:	f005 fed4 	bl	8006422 <HAL_CAN_ConfigFilter>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <Init_Can+0x1f8>
	{
	/* Filter configuration Error */
		Error_Handler();
 8000680:	f005 faf0 	bl	8005c64 <Error_Handler>

	INTCONbits.GIEH		= 1;					// low priority interrupts enable
#else
	#warning  add filter and enbale interrupt

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING|CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8000684:	2113      	movs	r1, #19
 8000686:	480d      	ldr	r0, [pc, #52]	; (80006bc <Init_Can+0x230>)
 8000688:	f006 f9c3 	bl	8006a12 <HAL_CAN_ActivateNotification>
	{

	}
	HAL_CAN_Start(&hcan);
 800068c:	480b      	ldr	r0, [pc, #44]	; (80006bc <Init_Can+0x230>)
 800068e:	f005 ff91 	bl	80065b4 <HAL_CAN_Start>
#endif
}
 8000692:	bf00      	nop
 8000694:	3730      	adds	r7, #48	; 0x30
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	2000032c 	.word	0x2000032c
 80006a0:	200003fa 	.word	0x200003fa
 80006a4:	200003f9 	.word	0x200003f9
 80006a8:	20000334 	.word	0x20000334
 80006ac:	200003fb 	.word	0x200003fb
 80006b0:	200003f8 	.word	0x200003f8
 80006b4:	20000338 	.word	0x20000338
 80006b8:	200003a4 	.word	0x200003a4
 80006bc:	200007a0 	.word	0x200007a0
 80006c0:	200007db 	.word	0x200007db

080006c4 <read_rx>:

void read_rx (void){
 80006c4:	b5b0      	push	{r4, r5, r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
	uint8_t 	size;
	uint8_t	sub;
	uint32_t	value;
	uint8_t 	buffer [8];

	switch (rx [ro][0])
 80006ca:	4bb6      	ldr	r3, [pc, #728]	; (80009a4 <read_rx+0x2e0>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	4619      	mov	r1, r3
 80006d0:	4ab5      	ldr	r2, [pc, #724]	; (80009a8 <read_rx+0x2e4>)
 80006d2:	460b      	mov	r3, r1
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	440b      	add	r3, r1
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	4413      	add	r3, r2
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	2bf0      	cmp	r3, #240	; 0xf0
 80006e2:	f000 83c6 	beq.w	8000e72 <read_rx+0x7ae>
 80006e6:	2bf0      	cmp	r3, #240	; 0xf0
 80006e8:	f300 84b3 	bgt.w	8001052 <read_rx+0x98e>
 80006ec:	2bd0      	cmp	r3, #208	; 0xd0
 80006ee:	f000 83f1 	beq.w	8000ed4 <read_rx+0x810>
 80006f2:	2bd0      	cmp	r3, #208	; 0xd0
 80006f4:	f300 84ad 	bgt.w	8001052 <read_rx+0x98e>
 80006f8:	2bc0      	cmp	r3, #192	; 0xc0
 80006fa:	d043      	beq.n	8000784 <read_rx+0xc0>
 80006fc:	2bc0      	cmp	r3, #192	; 0xc0
 80006fe:	f300 84a8 	bgt.w	8001052 <read_rx+0x98e>
 8000702:	2ba0      	cmp	r3, #160	; 0xa0
 8000704:	f000 8446 	beq.w	8000f94 <read_rx+0x8d0>
 8000708:	2ba0      	cmp	r3, #160	; 0xa0
 800070a:	f300 84a2 	bgt.w	8001052 <read_rx+0x98e>
 800070e:	2b00      	cmp	r3, #0
 8000710:	f000 8374 	beq.w	8000dfc <read_rx+0x738>
 8000714:	2b80      	cmp	r3, #128	; 0x80
 8000716:	f040 849c 	bne.w	8001052 <read_rx+0x98e>
		{// message function code
			case (PDO_OUT) :						//receive PDO virtual output
			 	index = rx[ro][2];				//read function code
 800071a:	4ba2      	ldr	r3, [pc, #648]	; (80009a4 <read_rx+0x2e0>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	4619      	mov	r1, r3
 8000720:	4aa1      	ldr	r2, [pc, #644]	; (80009a8 <read_rx+0x2e4>)
 8000722:	460b      	mov	r3, r1
 8000724:	009b      	lsls	r3, r3, #2
 8000726:	440b      	add	r3, r1
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	4413      	add	r3, r2
 800072c:	3302      	adds	r3, #2
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	823b      	strh	r3, [r7, #16]
				if (index)								//function code > 0
 8000734:	8a3b      	ldrh	r3, [r7, #16]
 8000736:	2b00      	cmp	r3, #0
 8000738:	f000 8484 	beq.w	8001044 <read_rx+0x980>
					{
						if (nmtstate == OPERATIONAL)				// only in operational state
 800073c:	4b9b      	ldr	r3, [pc, #620]	; (80009ac <read_rx+0x2e8>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b05      	cmp	r3, #5
 8000742:	f040 847f 	bne.w	8001044 <read_rx+0x980>
							{
								for (i = 0; i < MAX_IO_TYPE; i++)					// read output function
 8000746:	2300      	movs	r3, #0
 8000748:	77fb      	strb	r3, [r7, #31]
 800074a:	e013      	b.n	8000774 <read_rx+0xb0>
									virt_out [i] = rx[ro][i + 2];	// write to virtual output mapping
 800074c:	4b95      	ldr	r3, [pc, #596]	; (80009a4 <read_rx+0x2e0>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461c      	mov	r4, r3
 8000752:	7ffb      	ldrb	r3, [r7, #31]
 8000754:	1c99      	adds	r1, r3, #2
 8000756:	7ffa      	ldrb	r2, [r7, #31]
 8000758:	4893      	ldr	r0, [pc, #588]	; (80009a8 <read_rx+0x2e4>)
 800075a:	4623      	mov	r3, r4
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	4423      	add	r3, r4
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	4403      	add	r3, r0
 8000764:	440b      	add	r3, r1
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	b2d9      	uxtb	r1, r3
 800076a:	4b91      	ldr	r3, [pc, #580]	; (80009b0 <read_rx+0x2ec>)
 800076c:	5499      	strb	r1, [r3, r2]
								for (i = 0; i < MAX_IO_TYPE; i++)					// read output function
 800076e:	7ffb      	ldrb	r3, [r7, #31]
 8000770:	3301      	adds	r3, #1
 8000772:	77fb      	strb	r3, [r7, #31]
 8000774:	7ffb      	ldrb	r3, [r7, #31]
 8000776:	2b06      	cmp	r3, #6
 8000778:	d9e8      	bls.n	800074c <read_rx+0x88>
								set_output (virt_out);					// set physical outputs
 800077a:	488d      	ldr	r0, [pc, #564]	; (80009b0 <read_rx+0x2ec>)
 800077c:	f001 f99e 	bl	8001abc <set_output>
							}
					}
				break;
 8000780:	f000 bc60 	b.w	8001044 <read_rx+0x980>

			case (RSDO) :									// receive SDO message
				type = rx [ro][2];					// read SDO type	(������)
 8000784:	4b87      	ldr	r3, [pc, #540]	; (80009a4 <read_rx+0x2e0>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	4619      	mov	r1, r3
 800078a:	4a87      	ldr	r2, [pc, #540]	; (80009a8 <read_rx+0x2e4>)
 800078c:	460b      	mov	r3, r1
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	440b      	add	r3, r1
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	4413      	add	r3, r2
 8000796:	3302      	adds	r3, #2
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	74fb      	strb	r3, [r7, #19]
				switch (type & COMMAND_SPECIFIER)			// check command specifier of SDO
 800079c:	7cfb      	ldrb	r3, [r7, #19]
 800079e:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80007a2:	2b80      	cmp	r3, #128	; 0x80
 80007a4:	f000 831a 	beq.w	8000ddc <read_rx+0x718>
 80007a8:	2b80      	cmp	r3, #128	; 0x80
 80007aa:	f300 8321 	bgt.w	8000df0 <read_rx+0x72c>
 80007ae:	2b60      	cmp	r3, #96	; 0x60
 80007b0:	f000 823a 	beq.w	8000c28 <read_rx+0x564>
 80007b4:	2b60      	cmp	r3, #96	; 0x60
 80007b6:	f300 831b 	bgt.w	8000df0 <read_rx+0x72c>
 80007ba:	2b40      	cmp	r3, #64	; 0x40
 80007bc:	f000 8196 	beq.w	8000aec <read_rx+0x428>
 80007c0:	2b40      	cmp	r3, #64	; 0x40
 80007c2:	f300 8315 	bgt.w	8000df0 <read_rx+0x72c>
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	f000 809d 	beq.w	8000906 <read_rx+0x242>
 80007cc:	2b20      	cmp	r3, #32
 80007ce:	f040 830f 	bne.w	8000df0 <read_rx+0x72c>
					{
						case (INIT_WRITE_REQ):							//init write or expedited write
							index = *(uint16_t *)&rx[ro][3];			//read object index
 80007d2:	4b74      	ldr	r3, [pc, #464]	; (80009a4 <read_rx+0x2e0>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	461a      	mov	r2, r3
 80007d8:	4613      	mov	r3, r2
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	4413      	add	r3, r2
 80007de:	005b      	lsls	r3, r3, #1
 80007e0:	3303      	adds	r3, #3
 80007e2:	4a71      	ldr	r2, [pc, #452]	; (80009a8 <read_rx+0x2e4>)
 80007e4:	4413      	add	r3, r2
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	823b      	strh	r3, [r7, #16]
							subindex = rx[ro][5];							//read object subindex
 80007ea:	4b6e      	ldr	r3, [pc, #440]	; (80009a4 <read_rx+0x2e0>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	4619      	mov	r1, r3
 80007f0:	4a6d      	ldr	r2, [pc, #436]	; (80009a8 <read_rx+0x2e4>)
 80007f2:	460b      	mov	r3, r1
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	440b      	add	r3, r1
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	4413      	add	r3, r2
 80007fc:	3305      	adds	r3, #5
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	73fb      	strb	r3, [r7, #15]
							value = search_dict(index, subindex, type, &pos);
 8000802:	7cfa      	ldrb	r2, [r7, #19]
 8000804:	7bf9      	ldrb	r1, [r7, #15]
 8000806:	8a38      	ldrh	r0, [r7, #16]
 8000808:	4b6a      	ldr	r3, [pc, #424]	; (80009b4 <read_rx+0x2f0>)
 800080a:	f003 f909 	bl	8003a20 <search_dict>
 800080e:	61b8      	str	r0, [r7, #24]
							if (value)							//wrong access to object dictionary
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d003      	beq.n	800081e <read_rx+0x15a>
								abort_sdo (value);		//abort SDO transfer
 8000816:	69b8      	ldr	r0, [r7, #24]
 8000818:	f000 fd14 	bl	8001244 <abort_sdo>
													sdo_subindex = subindex;
													sdo_timer = SDO_TIMER;		// start SDO time out timer	(�ȴ��Է����Ͷ�д����)
												}
										}
								}
							break;
 800081c:	e2ec      	b.n	8000df8 <read_rx+0x734>
									if(index == PORT_OUT)
 800081e:	8a3b      	ldrh	r3, [r7, #16]
 8000820:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8000824:	4293      	cmp	r3, r2
 8000826:	d126      	bne.n	8000876 <read_rx+0x1b2>
											*((uint8_t *)dict [pos].pointer + subindex) = rx[ro][6];
 8000828:	4b5e      	ldr	r3, [pc, #376]	; (80009a4 <read_rx+0x2e0>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4618      	mov	r0, r3
 800082e:	4b61      	ldr	r3, [pc, #388]	; (80009b4 <read_rx+0x2f0>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	4a61      	ldr	r2, [pc, #388]	; (80009b8 <read_rx+0x2f4>)
 8000834:	011b      	lsls	r3, r3, #4
 8000836:	4413      	add	r3, r2
 8000838:	3308      	adds	r3, #8
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	441a      	add	r2, r3
 8000840:	4959      	ldr	r1, [pc, #356]	; (80009a8 <read_rx+0x2e4>)
 8000842:	4603      	mov	r3, r0
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	4403      	add	r3, r0
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	440b      	add	r3, r1
 800084c:	3306      	adds	r3, #6
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	7013      	strb	r3, [r2, #0]
											sdo_response (INIT_WRITE_RESP, index, subindex, *(uint32_t *)&rx[ro][6]);
 8000854:	4b53      	ldr	r3, [pc, #332]	; (80009a4 <read_rx+0x2e0>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	461a      	mov	r2, r3
 800085a:	4613      	mov	r3, r2
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	4413      	add	r3, r2
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	3306      	adds	r3, #6
 8000864:	4a50      	ldr	r2, [pc, #320]	; (80009a8 <read_rx+0x2e4>)
 8000866:	4413      	add	r3, r2
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	7bfa      	ldrb	r2, [r7, #15]
 800086c:	8a39      	ldrh	r1, [r7, #16]
 800086e:	2060      	movs	r0, #96	; 0x60
 8000870:	f000 fd96 	bl	80013a0 <sdo_response>
							break;
 8000874:	e2c0      	b.n	8000df8 <read_rx+0x734>
									  	if (type & EXPEDITED_BIT)		// expedited transfer
 8000876:	7cfb      	ldrb	r3, [r7, #19]
 8000878:	f003 0302 	and.w	r3, r3, #2
 800087c:	2b00      	cmp	r3, #0
 800087e:	d032      	beq.n	80008e6 <read_rx+0x222>
											  	value = write_dict (pos, subindex, *(uint32_t *)&rx[ro][6]);
 8000880:	4b4c      	ldr	r3, [pc, #304]	; (80009b4 <read_rx+0x2f0>)
 8000882:	7818      	ldrb	r0, [r3, #0]
 8000884:	4b47      	ldr	r3, [pc, #284]	; (80009a4 <read_rx+0x2e0>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	461a      	mov	r2, r3
 800088a:	4613      	mov	r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	4413      	add	r3, r2
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	3306      	adds	r3, #6
 8000894:	4a44      	ldr	r2, [pc, #272]	; (80009a8 <read_rx+0x2e4>)
 8000896:	4413      	add	r3, r2
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	4619      	mov	r1, r3
 800089e:	f002 ffd3 	bl	8003848 <write_dict>
 80008a2:	4603      	mov	r3, r0
 80008a4:	61bb      	str	r3, [r7, #24]
											  	if (value)						// value out of range
 80008a6:	69bb      	ldr	r3, [r7, #24]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d003      	beq.n	80008b4 <read_rx+0x1f0>
														abort_sdo (value);	// abort SDO transfer
 80008ac:	69b8      	ldr	r0, [r7, #24]
 80008ae:	f000 fcc9 	bl	8001244 <abort_sdo>
							break;
 80008b2:	e2a1      	b.n	8000df8 <read_rx+0x734>
															sdo_response (INIT_WRITE_RESP, index, subindex, *(uint32_t *)&rx[ro][6]);
 80008b4:	4b3b      	ldr	r3, [pc, #236]	; (80009a4 <read_rx+0x2e0>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4613      	mov	r3, r2
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	4413      	add	r3, r2
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	3306      	adds	r3, #6
 80008c4:	4a38      	ldr	r2, [pc, #224]	; (80009a8 <read_rx+0x2e4>)
 80008c6:	4413      	add	r3, r2
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	7bfa      	ldrb	r2, [r7, #15]
 80008cc:	8a39      	ldrh	r1, [r7, #16]
 80008ce:	2060      	movs	r0, #96	; 0x60
 80008d0:	f000 fd66 	bl	80013a0 <sdo_response>
															if(index == ARROW_MODE)
 80008d4:	8a3b      	ldrh	r3, [r7, #16]
 80008d6:	f242 42ca 	movw	r2, #9418	; 0x24ca
 80008da:	4293      	cmp	r3, r2
 80008dc:	f040 828c 	bne.w	8000df8 <read_rx+0x734>
																Arrow_Status( );
 80008e0:	f003 fe64 	bl	80045ac <Arrow_Status>
							break;
 80008e4:	e288      	b.n	8000df8 <read_rx+0x734>
													sdo_response (INIT_WRITE_RESP, index, subindex, 0);
 80008e6:	7bfa      	ldrb	r2, [r7, #15]
 80008e8:	8a39      	ldrh	r1, [r7, #16]
 80008ea:	2300      	movs	r3, #0
 80008ec:	2060      	movs	r0, #96	; 0x60
 80008ee:	f000 fd57 	bl	80013a0 <sdo_response>
													sdo_index = index;				// save object index and subindex
 80008f2:	4a32      	ldr	r2, [pc, #200]	; (80009bc <read_rx+0x2f8>)
 80008f4:	8a3b      	ldrh	r3, [r7, #16]
 80008f6:	8013      	strh	r3, [r2, #0]
													sdo_subindex = subindex;
 80008f8:	4a31      	ldr	r2, [pc, #196]	; (80009c0 <read_rx+0x2fc>)
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	7013      	strb	r3, [r2, #0]
													sdo_timer = SDO_TIMER;		// start SDO time out timer	(�ȴ��Է����Ͷ�д����)
 80008fe:	4b31      	ldr	r3, [pc, #196]	; (80009c4 <read_rx+0x300>)
 8000900:	220a      	movs	r2, #10
 8000902:	701a      	strb	r2, [r3, #0]
							break;
 8000904:	e278      	b.n	8000df8 <read_rx+0x734>

						case (WRITE_SEGM_REQ):							// write segment
							if (!sdo_index)										// no init write request before
 8000906:	4b2d      	ldr	r3, [pc, #180]	; (80009bc <read_rx+0x2f8>)
 8000908:	881b      	ldrh	r3, [r3, #0]
 800090a:	b29b      	uxth	r3, r3
 800090c:	2b00      	cmp	r3, #0
 800090e:	d103      	bne.n	8000918 <read_rx+0x254>
								abort_sdo (SDO_UNSUPPORTED);
 8000910:	482d      	ldr	r0, [pc, #180]	; (80009c8 <read_rx+0x304>)
 8000912:	f000 fc97 	bl	8001244 <abort_sdo>
 8000916:	e0df      	b.n	8000ad8 <read_rx+0x414>
							else if (type & TOGGLE_BIT)				// toggle bit must be 0 for 1. segment
 8000918:	7cfb      	ldrb	r3, [r7, #19]
 800091a:	f003 0310 	and.w	r3, r3, #16
 800091e:	2b00      	cmp	r3, #0
 8000920:	d003      	beq.n	800092a <read_rx+0x266>
								abort_sdo (SDO_TOGGLEBIT);
 8000922:	482a      	ldr	r0, [pc, #168]	; (80009cc <read_rx+0x308>)
 8000924:	f000 fc8e 	bl	8001244 <abort_sdo>
 8000928:	e0d6      	b.n	8000ad8 <read_rx+0x414>
							else if (!(type & LAST_SEGM_BIT))// more segments to write
 800092a:	7cfb      	ldrb	r3, [r7, #19]
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	2b00      	cmp	r3, #0
 8000932:	d103      	bne.n	800093c <read_rx+0x278>
								abort_sdo (SDO_L_TO_HIGH);
 8000934:	4826      	ldr	r0, [pc, #152]	; (80009d0 <read_rx+0x30c>)
 8000936:	f000 fc85 	bl	8001244 <abort_sdo>
 800093a:	e0cd      	b.n	8000ad8 <read_rx+0x414>
							else
								{
									switch (sdo_index)
 800093c:	4b1f      	ldr	r3, [pc, #124]	; (80009bc <read_rx+0x2f8>)
 800093e:	881b      	ldrh	r3, [r3, #0]
 8000940:	b29b      	uxth	r3, r3
 8000942:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 8000946:	f000 8083 	beq.w	8000a50 <read_rx+0x38c>
 800094a:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 800094e:	f300 80be 	bgt.w	8000ace <read_rx+0x40a>
 8000952:	f246 0211 	movw	r2, #24593	; 0x6011
 8000956:	4293      	cmp	r3, r2
 8000958:	d003      	beq.n	8000962 <read_rx+0x29e>
 800095a:	f5b3 4fc2 	cmp.w	r3, #24832	; 0x6100
 800095e:	d01e      	beq.n	800099e <read_rx+0x2da>
 8000960:	e0b5      	b.n	8000ace <read_rx+0x40a>
										{
											case (VIRTUAL_OUTPUT) :	// virtual output mapping object
												for (i = 0; i < MAX_IO_TYPE; i++)
 8000962:	2300      	movs	r3, #0
 8000964:	77fb      	strb	r3, [r7, #31]
 8000966:	e013      	b.n	8000990 <read_rx+0x2cc>
													virt_out [i] = rx[ro][3 + i];
 8000968:	4b0e      	ldr	r3, [pc, #56]	; (80009a4 <read_rx+0x2e0>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	461c      	mov	r4, r3
 800096e:	7ffb      	ldrb	r3, [r7, #31]
 8000970:	1cd9      	adds	r1, r3, #3
 8000972:	7ffa      	ldrb	r2, [r7, #31]
 8000974:	480c      	ldr	r0, [pc, #48]	; (80009a8 <read_rx+0x2e4>)
 8000976:	4623      	mov	r3, r4
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	4423      	add	r3, r4
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	4403      	add	r3, r0
 8000980:	440b      	add	r3, r1
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	b2d9      	uxtb	r1, r3
 8000986:	4b0a      	ldr	r3, [pc, #40]	; (80009b0 <read_rx+0x2ec>)
 8000988:	5499      	strb	r1, [r3, r2]
												for (i = 0; i < MAX_IO_TYPE; i++)
 800098a:	7ffb      	ldrb	r3, [r7, #31]
 800098c:	3301      	adds	r3, #1
 800098e:	77fb      	strb	r3, [r7, #31]
 8000990:	7ffb      	ldrb	r3, [r7, #31]
 8000992:	2b06      	cmp	r3, #6
 8000994:	d9e8      	bls.n	8000968 <read_rx+0x2a4>
												set_output (virt_out);
 8000996:	4806      	ldr	r0, [pc, #24]	; (80009b0 <read_rx+0x2ec>)
 8000998:	f001 f890 	bl	8001abc <set_output>
												break;
 800099c:	e097      	b.n	8000ace <read_rx+0x40a>

											case (INPUT_GROUP):				// input group
												for (i = 0; i < 5; i++)	// dont write input state (uint8_t 5)
 800099e:	2300      	movs	r3, #0
 80009a0:	77fb      	strb	r3, [r7, #31]
 80009a2:	e051      	b.n	8000a48 <read_rx+0x384>
 80009a4:	200003f9 	.word	0x200003f9
 80009a8:	20000338 	.word	0x20000338
 80009ac:	20000a70 	.word	0x20000a70
 80009b0:	200007d4 	.word	0x200007d4
 80009b4:	2000028c 	.word	0x2000028c
 80009b8:	20000004 	.word	0x20000004
 80009bc:	20000272 	.word	0x20000272
 80009c0:	20000274 	.word	0x20000274
 80009c4:	20000275 	.word	0x20000275
 80009c8:	06010000 	.word	0x06010000
 80009cc:	05030000 	.word	0x05030000
 80009d0:	06070012 	.word	0x06070012
													{
														if (inpar [sdo_subindex - 1][i] != rx[ro][3 + i])
 80009d4:	4b9d      	ldr	r3, [pc, #628]	; (8000c4c <read_rx+0x588>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	1e5a      	subs	r2, r3, #1
 80009dc:	7ff9      	ldrb	r1, [r7, #31]
 80009de:	489c      	ldr	r0, [pc, #624]	; (8000c50 <read_rx+0x58c>)
 80009e0:	4613      	mov	r3, r2
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	1a9b      	subs	r3, r3, r2
 80009e6:	4403      	add	r3, r0
 80009e8:	440b      	add	r3, r1
 80009ea:	781a      	ldrb	r2, [r3, #0]
 80009ec:	4b99      	ldr	r3, [pc, #612]	; (8000c54 <read_rx+0x590>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	461c      	mov	r4, r3
 80009f2:	7ffb      	ldrb	r3, [r7, #31]
 80009f4:	1cd9      	adds	r1, r3, #3
 80009f6:	4898      	ldr	r0, [pc, #608]	; (8000c58 <read_rx+0x594>)
 80009f8:	4623      	mov	r3, r4
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	4423      	add	r3, r4
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	4403      	add	r3, r0
 8000a02:	440b      	add	r3, r1
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d01a      	beq.n	8000a42 <read_rx+0x37e>
															inpar [sdo_subindex - 1][i] = rx[ro][3 + i];
 8000a0c:	4b91      	ldr	r3, [pc, #580]	; (8000c54 <read_rx+0x590>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	461d      	mov	r5, r3
 8000a12:	7ffb      	ldrb	r3, [r7, #31]
 8000a14:	1cd8      	adds	r0, r3, #3
 8000a16:	4b8d      	ldr	r3, [pc, #564]	; (8000c4c <read_rx+0x588>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	1e5a      	subs	r2, r3, #1
 8000a1e:	7ff9      	ldrb	r1, [r7, #31]
 8000a20:	4c8d      	ldr	r4, [pc, #564]	; (8000c58 <read_rx+0x594>)
 8000a22:	462b      	mov	r3, r5
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	442b      	add	r3, r5
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	4423      	add	r3, r4
 8000a2c:	4403      	add	r3, r0
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2dc      	uxtb	r4, r3
 8000a32:	4887      	ldr	r0, [pc, #540]	; (8000c50 <read_rx+0x58c>)
 8000a34:	4613      	mov	r3, r2
 8000a36:	00db      	lsls	r3, r3, #3
 8000a38:	1a9b      	subs	r3, r3, r2
 8000a3a:	4403      	add	r3, r0
 8000a3c:	440b      	add	r3, r1
 8000a3e:	4622      	mov	r2, r4
 8000a40:	701a      	strb	r2, [r3, #0]
												for (i = 0; i < 5; i++)	// dont write input state (uint8_t 5)
 8000a42:	7ffb      	ldrb	r3, [r7, #31]
 8000a44:	3301      	adds	r3, #1
 8000a46:	77fb      	strb	r3, [r7, #31]
 8000a48:	7ffb      	ldrb	r3, [r7, #31]
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	d9c2      	bls.n	80009d4 <read_rx+0x310>
													}
												break;
 8000a4e:	e03e      	b.n	8000ace <read_rx+0x40a>

											case (OUTPUT_GROUP):			// output group
												for (i = 0; i < 5; i++)
 8000a50:	2300      	movs	r3, #0
 8000a52:	77fb      	strb	r3, [r7, #31]
 8000a54:	e035      	b.n	8000ac2 <read_rx+0x3fe>
													{
														if (outpar [sdo_subindex - 1][i] != rx[ro][3 + i])
 8000a56:	4b7d      	ldr	r3, [pc, #500]	; (8000c4c <read_rx+0x588>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	1e5a      	subs	r2, r3, #1
 8000a5e:	7ffb      	ldrb	r3, [r7, #31]
 8000a60:	497e      	ldr	r1, [pc, #504]	; (8000c5c <read_rx+0x598>)
 8000a62:	00d2      	lsls	r2, r2, #3
 8000a64:	440a      	add	r2, r1
 8000a66:	4413      	add	r3, r2
 8000a68:	781a      	ldrb	r2, [r3, #0]
 8000a6a:	4b7a      	ldr	r3, [pc, #488]	; (8000c54 <read_rx+0x590>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	461c      	mov	r4, r3
 8000a70:	7ffb      	ldrb	r3, [r7, #31]
 8000a72:	1cd9      	adds	r1, r3, #3
 8000a74:	4878      	ldr	r0, [pc, #480]	; (8000c58 <read_rx+0x594>)
 8000a76:	4623      	mov	r3, r4
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	4423      	add	r3, r4
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	4403      	add	r3, r0
 8000a80:	440b      	add	r3, r1
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d018      	beq.n	8000abc <read_rx+0x3f8>
															outpar [sdo_subindex - 1][i] = rx[ro][3 + i];
 8000a8a:	4b72      	ldr	r3, [pc, #456]	; (8000c54 <read_rx+0x590>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	461d      	mov	r5, r3
 8000a90:	7ffb      	ldrb	r3, [r7, #31]
 8000a92:	1cd8      	adds	r0, r3, #3
 8000a94:	4b6d      	ldr	r3, [pc, #436]	; (8000c4c <read_rx+0x588>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	1e59      	subs	r1, r3, #1
 8000a9c:	7ffa      	ldrb	r2, [r7, #31]
 8000a9e:	4c6e      	ldr	r4, [pc, #440]	; (8000c58 <read_rx+0x594>)
 8000aa0:	462b      	mov	r3, r5
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	442b      	add	r3, r5
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	4423      	add	r3, r4
 8000aaa:	4403      	add	r3, r0
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	b2dc      	uxtb	r4, r3
 8000ab0:	486a      	ldr	r0, [pc, #424]	; (8000c5c <read_rx+0x598>)
 8000ab2:	00cb      	lsls	r3, r1, #3
 8000ab4:	4403      	add	r3, r0
 8000ab6:	4413      	add	r3, r2
 8000ab8:	4622      	mov	r2, r4
 8000aba:	701a      	strb	r2, [r3, #0]
												for (i = 0; i < 5; i++)
 8000abc:	7ffb      	ldrb	r3, [r7, #31]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	77fb      	strb	r3, [r7, #31]
 8000ac2:	7ffb      	ldrb	r3, [r7, #31]
 8000ac4:	2b04      	cmp	r3, #4
 8000ac6:	d9c6      	bls.n	8000a56 <read_rx+0x392>
													}
												set_io_config ();		// check if output is push output
 8000ac8:	f002 f83a 	bl	8002b40 <set_io_config>
												break;
 8000acc:	bf00      	nop
										}
									sdo_segment (WRITE_SEGM_RESP, 0, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2020      	movs	r0, #32
 8000ad4:	f000 fd0c 	bl	80014f0 <sdo_segment>
								}
							sdo_index    = 0;					// reset marker from init request
 8000ad8:	4b61      	ldr	r3, [pc, #388]	; (8000c60 <read_rx+0x59c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	801a      	strh	r2, [r3, #0]
							sdo_subindex = 0;
 8000ade:	4b5b      	ldr	r3, [pc, #364]	; (8000c4c <read_rx+0x588>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
							sdo_timer    = 0;
 8000ae4:	4b5f      	ldr	r3, [pc, #380]	; (8000c64 <read_rx+0x5a0>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
							break;
 8000aea:	e186      	b.n	8000dfa <read_rx+0x736>

						case (INIT_READ_REQ):						// init read or expedited read
							index = *(uint16_t *)&rx[ro][3];	// read object index
 8000aec:	4b59      	ldr	r3, [pc, #356]	; (8000c54 <read_rx+0x590>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	461a      	mov	r2, r3
 8000af2:	4613      	mov	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	4413      	add	r3, r2
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	3303      	adds	r3, #3
 8000afc:	4a56      	ldr	r2, [pc, #344]	; (8000c58 <read_rx+0x594>)
 8000afe:	4413      	add	r3, r2
 8000b00:	881b      	ldrh	r3, [r3, #0]
 8000b02:	823b      	strh	r3, [r7, #16]
							subindex = rx[ro][5];					// read object subindex
 8000b04:	4b53      	ldr	r3, [pc, #332]	; (8000c54 <read_rx+0x590>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4a53      	ldr	r2, [pc, #332]	; (8000c58 <read_rx+0x594>)
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	440b      	add	r3, r1
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4413      	add	r3, r2
 8000b16:	3305      	adds	r3, #5
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	73fb      	strb	r3, [r7, #15]
							value = search_dict (index, subindex, type, &pos);
 8000b1c:	7cfa      	ldrb	r2, [r7, #19]
 8000b1e:	7bf9      	ldrb	r1, [r7, #15]
 8000b20:	8a38      	ldrh	r0, [r7, #16]
 8000b22:	4b51      	ldr	r3, [pc, #324]	; (8000c68 <read_rx+0x5a4>)
 8000b24:	f002 ff7c 	bl	8003a20 <search_dict>
 8000b28:	61b8      	str	r0, [r7, #24]
							if (value)										// wrong access to object dictionary
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d003      	beq.n	8000b38 <read_rx+0x474>
								abort_sdo (value);					// abort SDO transfer
 8000b30:	69b8      	ldr	r0, [r7, #24]
 8000b32:	f000 fb87 	bl	8001244 <abort_sdo>
										  	 		value = read_dict (pos, subindex);
													sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
												}
										}
								}
							break;
 8000b36:	e160      	b.n	8000dfa <read_rx+0x736>
									if(index == PORT_IN)
 8000b38:	8a3b      	ldrh	r3, [r7, #16]
 8000b3a:	f642 72fd 	movw	r2, #12285	; 0x2ffd
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d111      	bne.n	8000b66 <read_rx+0x4a2>
											value = (uint32_t)(*((uint8_t *)dict [pos].pointer + subindex));
 8000b42:	4b49      	ldr	r3, [pc, #292]	; (8000c68 <read_rx+0x5a4>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	4a49      	ldr	r2, [pc, #292]	; (8000c6c <read_rx+0x5a8>)
 8000b48:	011b      	lsls	r3, r3, #4
 8000b4a:	4413      	add	r3, r2
 8000b4c:	3308      	adds	r3, #8
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	7bfb      	ldrb	r3, [r7, #15]
 8000b52:	4413      	add	r3, r2
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	61bb      	str	r3, [r7, #24]
											sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
 8000b58:	7bfa      	ldrb	r2, [r7, #15]
 8000b5a:	8a39      	ldrh	r1, [r7, #16]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	2042      	movs	r0, #66	; 0x42
 8000b60:	f000 fc1e 	bl	80013a0 <sdo_response>
							break;
 8000b64:	e149      	b.n	8000dfa <read_rx+0x736>
									else if(index == PORT_OUT)
 8000b66:	8a3b      	ldrh	r3, [r7, #16]
 8000b68:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d111      	bne.n	8000b94 <read_rx+0x4d0>
											value = (uint32_t)(*((uint8_t *)dict [pos].pointer + subindex));
 8000b70:	4b3d      	ldr	r3, [pc, #244]	; (8000c68 <read_rx+0x5a4>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4a3d      	ldr	r2, [pc, #244]	; (8000c6c <read_rx+0x5a8>)
 8000b76:	011b      	lsls	r3, r3, #4
 8000b78:	4413      	add	r3, r2
 8000b7a:	3308      	adds	r3, #8
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	4413      	add	r3, r2
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	61bb      	str	r3, [r7, #24]
											sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
 8000b86:	7bfa      	ldrb	r2, [r7, #15]
 8000b88:	8a39      	ldrh	r1, [r7, #16]
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	2042      	movs	r0, #66	; 0x42
 8000b8e:	f000 fc07 	bl	80013a0 <sdo_response>
							break;
 8000b92:	e132      	b.n	8000dfa <read_rx+0x736>
											size	= dict [pos].size;
 8000b94:	4b34      	ldr	r3, [pc, #208]	; (8000c68 <read_rx+0x5a4>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	4a34      	ldr	r2, [pc, #208]	; (8000c6c <read_rx+0x5a8>)
 8000b9a:	011b      	lsls	r3, r3, #4
 8000b9c:	4413      	add	r3, r2
 8000b9e:	3304      	adds	r3, #4
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	73bb      	strb	r3, [r7, #14]
											sub  	= dict [pos].sub;
 8000ba4:	4b30      	ldr	r3, [pc, #192]	; (8000c68 <read_rx+0x5a4>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4a30      	ldr	r2, [pc, #192]	; (8000c6c <read_rx+0x5a8>)
 8000baa:	011b      	lsls	r3, r3, #4
 8000bac:	4413      	add	r3, r2
 8000bae:	3302      	adds	r3, #2
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	737b      	strb	r3, [r7, #13]
											if (size > 4)							// normal transfer
 8000bb4:	7bbb      	ldrb	r3, [r7, #14]
 8000bb6:	2b04      	cmp	r3, #4
 8000bb8:	d91c      	bls.n	8000bf4 <read_rx+0x530>
													if ((!subindex) && sub)		// number of entries
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d109      	bne.n	8000bd4 <read_rx+0x510>
 8000bc0:	7b7b      	ldrb	r3, [r7, #13]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d006      	beq.n	8000bd4 <read_rx+0x510>
														sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, sub);
 8000bc6:	7b7b      	ldrb	r3, [r7, #13]
 8000bc8:	7bfa      	ldrb	r2, [r7, #15]
 8000bca:	8a39      	ldrh	r1, [r7, #16]
 8000bcc:	2042      	movs	r0, #66	; 0x42
 8000bce:	f000 fbe7 	bl	80013a0 <sdo_response>
							break;
 8000bd2:	e112      	b.n	8000dfa <read_rx+0x736>
															sdo_response (INIT_READ_RESP, index, subindex, size);
 8000bd4:	7bbb      	ldrb	r3, [r7, #14]
 8000bd6:	7bfa      	ldrb	r2, [r7, #15]
 8000bd8:	8a39      	ldrh	r1, [r7, #16]
 8000bda:	2040      	movs	r0, #64	; 0x40
 8000bdc:	f000 fbe0 	bl	80013a0 <sdo_response>
															sdo_index = index;		// save object index and subindex
 8000be0:	4a1f      	ldr	r2, [pc, #124]	; (8000c60 <read_rx+0x59c>)
 8000be2:	8a3b      	ldrh	r3, [r7, #16]
 8000be4:	8013      	strh	r3, [r2, #0]
															sdo_subindex = subindex;
 8000be6:	4a19      	ldr	r2, [pc, #100]	; (8000c4c <read_rx+0x588>)
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	7013      	strb	r3, [r2, #0]
															sdo_timer = SDO_TIMER;
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <read_rx+0x5a0>)
 8000bee:	220a      	movs	r2, #10
 8000bf0:	701a      	strb	r2, [r3, #0]
							break;
 8000bf2:	e102      	b.n	8000dfa <read_rx+0x736>
													if ((!subindex) && sub)
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d107      	bne.n	8000c0a <read_rx+0x546>
 8000bfa:	7b7b      	ldrb	r3, [r7, #13]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d004      	beq.n	8000c0a <read_rx+0x546>
															size = 1;				// size is 1 uint8_t
 8000c00:	2301      	movs	r3, #1
 8000c02:	73bb      	strb	r3, [r7, #14]
															value = sub;
 8000c04:	7b7b      	ldrb	r3, [r7, #13]
 8000c06:	61bb      	str	r3, [r7, #24]
 8000c08:	e007      	b.n	8000c1a <read_rx+0x556>
										  	 		value = read_dict (pos, subindex);
 8000c0a:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <read_rx+0x5a4>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	7bfa      	ldrb	r2, [r7, #15]
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f002 fd66 	bl	80036e4 <read_dict>
 8000c18:	61b8      	str	r0, [r7, #24]
													sdo_response (INIT_READ_RESP | EXPEDITED_BIT, index, subindex, value);
 8000c1a:	7bfa      	ldrb	r2, [r7, #15]
 8000c1c:	8a39      	ldrh	r1, [r7, #16]
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	2042      	movs	r0, #66	; 0x42
 8000c22:	f000 fbbd 	bl	80013a0 <sdo_response>
							break;
 8000c26:	e0e8      	b.n	8000dfa <read_rx+0x736>

						case (READ_SEGM_REQ):						//read segment
							if (!sdo_index)									//no init read request before
 8000c28:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <read_rx+0x59c>)
 8000c2a:	881b      	ldrh	r3, [r3, #0]
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d103      	bne.n	8000c3a <read_rx+0x576>
								abort_sdo (SDO_UNSUPPORTED);
 8000c32:	480f      	ldr	r0, [pc, #60]	; (8000c70 <read_rx+0x5ac>)
 8000c34:	f000 fb06 	bl	8001244 <abort_sdo>
 8000c38:	e0c6      	b.n	8000dc8 <read_rx+0x704>
							else if (type & TOGGLE_BIT)			// toggle bit must be 0 for 1. segment
 8000c3a:	7cfb      	ldrb	r3, [r7, #19]
 8000c3c:	f003 0310 	and.w	r3, r3, #16
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d019      	beq.n	8000c78 <read_rx+0x5b4>
								abort_sdo (SDO_TOGGLEBIT);
 8000c44:	480b      	ldr	r0, [pc, #44]	; (8000c74 <read_rx+0x5b0>)
 8000c46:	f000 fafd 	bl	8001244 <abort_sdo>
 8000c4a:	e0bd      	b.n	8000dc8 <read_rx+0x704>
 8000c4c:	20000274 	.word	0x20000274
 8000c50:	20000598 	.word	0x20000598
 8000c54:	200003f9 	.word	0x200003f9
 8000c58:	20000338 	.word	0x20000338
 8000c5c:	200007ec 	.word	0x200007ec
 8000c60:	20000272 	.word	0x20000272
 8000c64:	20000275 	.word	0x20000275
 8000c68:	2000028c 	.word	0x2000028c
 8000c6c:	20000004 	.word	0x20000004
 8000c70:	06010000 	.word	0x06010000
 8000c74:	05030000 	.word	0x05030000
							else
								{
									switch (sdo_index)
 8000c78:	4bb5      	ldr	r3, [pc, #724]	; (8000f50 <read_rx+0x88c>)
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 8000c82:	f000 8094 	beq.w	8000dae <read_rx+0x6ea>
 8000c86:	f5b3 4fc4 	cmp.w	r3, #25088	; 0x6200
 8000c8a:	f300 809d 	bgt.w	8000dc8 <read_rx+0x704>
 8000c8e:	f5b3 4fc2 	cmp.w	r3, #24832	; 0x6100
 8000c92:	d07d      	beq.n	8000d90 <read_rx+0x6cc>
 8000c94:	f5b3 4fc2 	cmp.w	r3, #24832	; 0x6100
 8000c98:	f300 8096 	bgt.w	8000dc8 <read_rx+0x704>
 8000c9c:	f246 0211 	movw	r2, #24593	; 0x6011
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d06f      	beq.n	8000d84 <read_rx+0x6c0>
 8000ca4:	f246 0211 	movw	r2, #24593	; 0x6011
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	f300 808d 	bgt.w	8000dc8 <read_rx+0x704>
 8000cae:	f246 0210 	movw	r2, #24592	; 0x6010
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d060      	beq.n	8000d78 <read_rx+0x6b4>
 8000cb6:	f246 0210 	movw	r2, #24592	; 0x6010
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	f300 8084 	bgt.w	8000dc8 <read_rx+0x704>
 8000cc0:	f241 020a 	movw	r2, #4106	; 0x100a
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d03e      	beq.n	8000d46 <read_rx+0x682>
 8000cc8:	f241 020a 	movw	r2, #4106	; 0x100a
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	dc7b      	bgt.n	8000dc8 <read_rx+0x704>
 8000cd0:	f241 0208 	movw	r2, #4104	; 0x1008
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d004      	beq.n	8000ce2 <read_rx+0x61e>
 8000cd8:	f241 0209 	movw	r2, #4105	; 0x1009
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d019      	beq.n	8000d14 <read_rx+0x650>
 8000ce0:	e072      	b.n	8000dc8 <read_rx+0x704>
										{
											case (DEVICE_NAME) :		// device name
												for (i = 0; i < DV_SIZE; i++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	77fb      	strb	r3, [r7, #31]
 8000ce6:	e00b      	b.n	8000d00 <read_rx+0x63c>
													buffer [i] = device_name[i];
 8000ce8:	7ffa      	ldrb	r2, [r7, #31]
 8000cea:	7ffb      	ldrb	r3, [r7, #31]
 8000cec:	4999      	ldr	r1, [pc, #612]	; (8000f54 <read_rx+0x890>)
 8000cee:	5c8a      	ldrb	r2, [r1, r2]
 8000cf0:	f107 0120 	add.w	r1, r7, #32
 8000cf4:	440b      	add	r3, r1
 8000cf6:	f803 2c1c 	strb.w	r2, [r3, #-28]
												for (i = 0; i < DV_SIZE; i++)
 8000cfa:	7ffb      	ldrb	r3, [r7, #31]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	77fb      	strb	r3, [r7, #31]
 8000d00:	7ffb      	ldrb	r3, [r7, #31]
 8000d02:	2b05      	cmp	r3, #5
 8000d04:	d9f0      	bls.n	8000ce8 <read_rx+0x624>
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, 6, buffer);
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	461a      	mov	r2, r3
 8000d0a:	2106      	movs	r1, #6
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f000 fbef 	bl	80014f0 <sdo_segment>
												break;
 8000d12:	e059      	b.n	8000dc8 <read_rx+0x704>

											case (HW_VERSION) :			// hardware version
												for (i = 0; i < HW_SIZE; i++)
 8000d14:	2300      	movs	r3, #0
 8000d16:	77fb      	strb	r3, [r7, #31]
 8000d18:	e00b      	b.n	8000d32 <read_rx+0x66e>
													buffer [i] = hardware_uea [i];
 8000d1a:	7ffa      	ldrb	r2, [r7, #31]
 8000d1c:	7ffb      	ldrb	r3, [r7, #31]
 8000d1e:	498e      	ldr	r1, [pc, #568]	; (8000f58 <read_rx+0x894>)
 8000d20:	5c8a      	ldrb	r2, [r1, r2]
 8000d22:	f107 0120 	add.w	r1, r7, #32
 8000d26:	440b      	add	r3, r1
 8000d28:	f803 2c1c 	strb.w	r2, [r3, #-28]
												for (i = 0; i < HW_SIZE; i++)
 8000d2c:	7ffb      	ldrb	r3, [r7, #31]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	77fb      	strb	r3, [r7, #31]
 8000d32:	7ffb      	ldrb	r3, [r7, #31]
 8000d34:	2b05      	cmp	r3, #5
 8000d36:	d9f0      	bls.n	8000d1a <read_rx+0x656>
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, 5, buffer);
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	2105      	movs	r1, #5
 8000d3e:	2001      	movs	r0, #1
 8000d40:	f000 fbd6 	bl	80014f0 <sdo_segment>
												break;
 8000d44:	e040      	b.n	8000dc8 <read_rx+0x704>

											case (SW_VERSION) :			//* software version
												for (i = 0; i < SW_SIZE; i++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	77fb      	strb	r3, [r7, #31]
 8000d4a:	e00b      	b.n	8000d64 <read_rx+0x6a0>
													buffer [i] = version_uea [i];
 8000d4c:	7ffa      	ldrb	r2, [r7, #31]
 8000d4e:	7ffb      	ldrb	r3, [r7, #31]
 8000d50:	4982      	ldr	r1, [pc, #520]	; (8000f5c <read_rx+0x898>)
 8000d52:	5c8a      	ldrb	r2, [r1, r2]
 8000d54:	f107 0120 	add.w	r1, r7, #32
 8000d58:	440b      	add	r3, r1
 8000d5a:	f803 2c1c 	strb.w	r2, [r3, #-28]
												for (i = 0; i < SW_SIZE; i++)
 8000d5e:	7ffb      	ldrb	r3, [r7, #31]
 8000d60:	3301      	adds	r3, #1
 8000d62:	77fb      	strb	r3, [r7, #31]
 8000d64:	7ffb      	ldrb	r3, [r7, #31]
 8000d66:	2b05      	cmp	r3, #5
 8000d68:	d9f0      	bls.n	8000d4c <read_rx+0x688>
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, 5, buffer);
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	2105      	movs	r1, #5
 8000d70:	2001      	movs	r0, #1
 8000d72:	f000 fbbd 	bl	80014f0 <sdo_segment>
												break;
 8000d76:	e027      	b.n	8000dc8 <read_rx+0x704>

											case (VIRTUAL_INPUT)  :		// virtual input mapping object
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, virt_in);
 8000d78:	4a79      	ldr	r2, [pc, #484]	; (8000f60 <read_rx+0x89c>)
 8000d7a:	2107      	movs	r1, #7
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f000 fbb7 	bl	80014f0 <sdo_segment>
												break;
 8000d82:	e021      	b.n	8000dc8 <read_rx+0x704>

											case (VIRTUAL_OUTPUT)  :	// virtual output mapping object
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, virt_out);
 8000d84:	4a77      	ldr	r2, [pc, #476]	; (8000f64 <read_rx+0x8a0>)
 8000d86:	2107      	movs	r1, #7
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f000 fbb1 	bl	80014f0 <sdo_segment>
												break;
 8000d8e:	e01b      	b.n	8000dc8 <read_rx+0x704>

											case (INPUT_GROUP)    :		// input group
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, inpar [sdo_subindex - 1]);
 8000d90:	4b75      	ldr	r3, [pc, #468]	; (8000f68 <read_rx+0x8a4>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	1e5a      	subs	r2, r3, #1
 8000d98:	4613      	mov	r3, r2
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	1a9b      	subs	r3, r3, r2
 8000d9e:	4a73      	ldr	r2, [pc, #460]	; (8000f6c <read_rx+0x8a8>)
 8000da0:	4413      	add	r3, r2
 8000da2:	461a      	mov	r2, r3
 8000da4:	2107      	movs	r1, #7
 8000da6:	2001      	movs	r0, #1
 8000da8:	f000 fba2 	bl	80014f0 <sdo_segment>
												break;
 8000dac:	e00c      	b.n	8000dc8 <read_rx+0x704>

											case (OUTPUT_GROUP)    :	// output group
												sdo_segment (READ_SEGM_RESP | LAST_SEGM_BIT, MAX_IO_TYPE, outpar [sdo_subindex - 1]);
 8000dae:	4b6e      	ldr	r3, [pc, #440]	; (8000f68 <read_rx+0x8a4>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	3b01      	subs	r3, #1
 8000db6:	00db      	lsls	r3, r3, #3
 8000db8:	4a6d      	ldr	r2, [pc, #436]	; (8000f70 <read_rx+0x8ac>)
 8000dba:	4413      	add	r3, r2
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	2107      	movs	r1, #7
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f000 fb95 	bl	80014f0 <sdo_segment>
												break;
 8000dc6:	bf00      	nop
										}
								}
							sdo_index    = 0;				// reset marker from init request
 8000dc8:	4b61      	ldr	r3, [pc, #388]	; (8000f50 <read_rx+0x88c>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	801a      	strh	r2, [r3, #0]
							sdo_subindex = 0;
 8000dce:	4b66      	ldr	r3, [pc, #408]	; (8000f68 <read_rx+0x8a4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
							sdo_timer    = 0;
 8000dd4:	4b67      	ldr	r3, [pc, #412]	; (8000f74 <read_rx+0x8b0>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
							break;
 8000dda:	e00e      	b.n	8000dfa <read_rx+0x736>

						case (ABORT_REQ):				// abort request
							sdo_index    = 0;				// reset marker from init request
 8000ddc:	4b5c      	ldr	r3, [pc, #368]	; (8000f50 <read_rx+0x88c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	801a      	strh	r2, [r3, #0]
							sdo_subindex = 0;
 8000de2:	4b61      	ldr	r3, [pc, #388]	; (8000f68 <read_rx+0x8a4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
							sdo_timer    = 0;
 8000de8:	4b62      	ldr	r3, [pc, #392]	; (8000f74 <read_rx+0x8b0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	701a      	strb	r2, [r3, #0]
							break;
 8000dee:	e004      	b.n	8000dfa <read_rx+0x736>

						default:
							abort_sdo (SDO_NOT_VALID);	// unknown SDO command specifier
 8000df0:	4861      	ldr	r0, [pc, #388]	; (8000f78 <read_rx+0x8b4>)
 8000df2:	f000 fa27 	bl	8001244 <abort_sdo>
							break;
 8000df6:	e000      	b.n	8000dfa <read_rx+0x736>
							break;
 8000df8:	bf00      	nop
					}
				break;
 8000dfa:	e12a      	b.n	8001052 <read_rx+0x98e>

			case (NMT) :											// network management
				i = rx [ro][3]; 								// read node id
 8000dfc:	4b5f      	ldr	r3, [pc, #380]	; (8000f7c <read_rx+0x8b8>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	4619      	mov	r1, r3
 8000e02:	4a5f      	ldr	r2, [pc, #380]	; (8000f80 <read_rx+0x8bc>)
 8000e04:	460b      	mov	r3, r1
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	440b      	add	r3, r1
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4413      	add	r3, r2
 8000e0e:	3303      	adds	r3, #3
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	77fb      	strb	r3, [r7, #31]
				if ((!i) || (i == node_id)) 		// for this node or for all nodes
 8000e14:	7ffb      	ldrb	r3, [r7, #31]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d004      	beq.n	8000e24 <read_rx+0x760>
 8000e1a:	4b5a      	ldr	r3, [pc, #360]	; (8000f84 <read_rx+0x8c0>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	7ffa      	ldrb	r2, [r7, #31]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d122      	bne.n	8000e6a <read_rx+0x7a6>
					{
						switch (rx [ro][2]) 					// command specifier
 8000e24:	4b55      	ldr	r3, [pc, #340]	; (8000f7c <read_rx+0x8b8>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4a55      	ldr	r2, [pc, #340]	; (8000f80 <read_rx+0x8bc>)
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	440b      	add	r3, r1
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	4413      	add	r3, r2
 8000e36:	3302      	adds	r3, #2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	2bf0      	cmp	r3, #240	; 0xf0
 8000e3e:	d010      	beq.n	8000e62 <read_rx+0x79e>
 8000e40:	2bf0      	cmp	r3, #240	; 0xf0
 8000e42:	dc14      	bgt.n	8000e6e <read_rx+0x7aa>
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d002      	beq.n	8000e4e <read_rx+0x78a>
 8000e48:	2b81      	cmp	r3, #129	; 0x81
 8000e4a:	d004      	beq.n	8000e56 <read_rx+0x792>

								case (STOP_NODE)	 :						// reset node
								case (ENTER_PREOP) :						// reset node
								case (RESET_COMM)  :						// reset node
								default:
									break;				// do nothing (not implemented)
 8000e4c:	e00f      	b.n	8000e6e <read_rx+0x7aa>
									nmtstate = OPERATIONAL; 	// enter operational state
 8000e4e:	4b4e      	ldr	r3, [pc, #312]	; (8000f88 <read_rx+0x8c4>)
 8000e50:	2205      	movs	r2, #5
 8000e52:	701a      	strb	r2, [r3, #0]
									break;
 8000e54:	e00c      	b.n	8000e70 <read_rx+0x7ac>
									merker = 0;
 8000e56:	4b4d      	ldr	r3, [pc, #308]	; (8000f8c <read_rx+0x8c8>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
									HAL_NVIC_SystemReset();
 8000e5c:	f006 f93b 	bl	80070d6 <HAL_NVIC_SystemReset>
									break;
 8000e60:	e006      	b.n	8000e70 <read_rx+0x7ac>
									nmtstate = TEST_MODE;
 8000e62:	4b49      	ldr	r3, [pc, #292]	; (8000f88 <read_rx+0x8c4>)
 8000e64:	22f0      	movs	r2, #240	; 0xf0
 8000e66:	701a      	strb	r2, [r3, #0]
									break;
 8000e68:	e002      	b.n	8000e70 <read_rx+0x7ac>
							}
					}
 8000e6a:	bf00      	nop
 8000e6c:	e0f1      	b.n	8001052 <read_rx+0x98e>
									break;				// do nothing (not implemented)
 8000e6e:	bf00      	nop
				break;
 8000e70:	e0ef      	b.n	8001052 <read_rx+0x98e>

			case (LSS) :										//LSS message for initialization
				type = rx [ro][2];						//read LSS service type
 8000e72:	4b42      	ldr	r3, [pc, #264]	; (8000f7c <read_rx+0x8b8>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	4619      	mov	r1, r3
 8000e78:	4a41      	ldr	r2, [pc, #260]	; (8000f80 <read_rx+0x8bc>)
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	440b      	add	r3, r1
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	4413      	add	r3, r2
 8000e84:	3302      	adds	r3, #2
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	74fb      	strb	r3, [r7, #19]
				switch (type)
 8000e8a:	7cfb      	ldrb	r3, [r7, #19]
 8000e8c:	2b11      	cmp	r3, #17
 8000e8e:	f040 80db 	bne.w	8001048 <read_rx+0x984>
					{
						case (SET_NODE_ID) :			//set new node id
							i = rx [ro][3];					//read new node id
 8000e92:	4b3a      	ldr	r3, [pc, #232]	; (8000f7c <read_rx+0x8b8>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	4619      	mov	r1, r3
 8000e98:	4a39      	ldr	r2, [pc, #228]	; (8000f80 <read_rx+0x8bc>)
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	440b      	add	r3, r1
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	4413      	add	r3, r2
 8000ea4:	3303      	adds	r3, #3
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	77fb      	strb	r3, [r7, #31]
							if ((i > 127) || (!i))	//node id invalid
 8000eaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	db02      	blt.n	8000eb8 <read_rx+0x7f4>
 8000eb2:	7ffb      	ldrb	r3, [r7, #31]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d104      	bne.n	8000ec2 <read_rx+0x7fe>
								lss_response (SET_NODE_ID, OUT_OF_RANGE);
 8000eb8:	2101      	movs	r1, #1
 8000eba:	2011      	movs	r0, #17
 8000ebc:	f000 fb8c 	bl	80015d8 <lss_response>
 8000ec0:	e006      	b.n	8000ed0 <read_rx+0x80c>
							else
								{
									node_id = i;
 8000ec2:	4a30      	ldr	r2, [pc, #192]	; (8000f84 <read_rx+0x8c0>)
 8000ec4:	7ffb      	ldrb	r3, [r7, #31]
 8000ec6:	7013      	strb	r3, [r2, #0]
									lss_response (SET_NODE_ID, 0);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2011      	movs	r0, #17
 8000ecc:	f000 fb84 	bl	80015d8 <lss_response>
								}
							break;
 8000ed0:	bf00      	nop
					}
				break;
 8000ed2:	e0b9      	b.n	8001048 <read_rx+0x984>

			case FC_D:				//Clock
				if (EMS_ID == rx [ro][1])
 8000ed4:	4b29      	ldr	r3, [pc, #164]	; (8000f7c <read_rx+0x8b8>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4a29      	ldr	r2, [pc, #164]	; (8000f80 <read_rx+0x8bc>)
 8000edc:	460b      	mov	r3, r1
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	440b      	add	r3, r1
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	2b0b      	cmp	r3, #11
 8000eee:	f040 80ad 	bne.w	800104c <read_rx+0x988>
					{
						for( int i=0; i<4; i++)
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	617b      	str	r3, [r7, #20]
 8000ef6:	e027      	b.n	8000f48 <read_rx+0x884>
							{
								aBCAN_ReceiveBuf_Clock[i] = rx [ro][2 + i];
 8000ef8:	4b20      	ldr	r3, [pc, #128]	; (8000f7c <read_rx+0x8b8>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4618      	mov	r0, r3
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	1c9a      	adds	r2, r3, #2
 8000f02:	491f      	ldr	r1, [pc, #124]	; (8000f80 <read_rx+0x8bc>)
 8000f04:	4603      	mov	r3, r0
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	4403      	add	r3, r0
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	440b      	add	r3, r1
 8000f0e:	4413      	add	r3, r2
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b2d9      	uxtb	r1, r3
 8000f14:	4a1e      	ldr	r2, [pc, #120]	; (8000f90 <read_rx+0x8cc>)
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	4413      	add	r3, r2
 8000f1a:	460a      	mov	r2, r1
 8000f1c:	701a      	strb	r2, [r3, #0]
								aBCAN_ReceiveBuf_Clock[i + 4] = rx [ro][6 + i];
 8000f1e:	4b17      	ldr	r3, [pc, #92]	; (8000f7c <read_rx+0x8b8>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	461c      	mov	r4, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	1d99      	adds	r1, r3, #6
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	1d1a      	adds	r2, r3, #4
 8000f2c:	4814      	ldr	r0, [pc, #80]	; (8000f80 <read_rx+0x8bc>)
 8000f2e:	4623      	mov	r3, r4
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4423      	add	r3, r4
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	4403      	add	r3, r0
 8000f38:	440b      	add	r3, r1
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2d9      	uxtb	r1, r3
 8000f3e:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <read_rx+0x8cc>)
 8000f40:	5499      	strb	r1, [r3, r2]
						for( int i=0; i<4; i++)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	2b03      	cmp	r3, #3
 8000f4c:	ddd4      	ble.n	8000ef8 <read_rx+0x834>
							}

					}
				break;
 8000f4e:	e07d      	b.n	800104c <read_rx+0x988>
 8000f50:	20000272 	.word	0x20000272
 8000f54:	08009554 	.word	0x08009554
 8000f58:	0800954c 	.word	0x0800954c
 8000f5c:	08009544 	.word	0x08009544
 8000f60:	200007c8 	.word	0x200007c8
 8000f64:	200007d4 	.word	0x200007d4
 8000f68:	20000274 	.word	0x20000274
 8000f6c:	20000598 	.word	0x20000598
 8000f70:	200007ec 	.word	0x200007ec
 8000f74:	20000275 	.word	0x20000275
 8000f78:	05040001 	.word	0x05040001
 8000f7c:	200003f9 	.word	0x200003f9
 8000f80:	20000338 	.word	0x20000338
 8000f84:	200007db 	.word	0x200007db
 8000f88:	20000a70 	.word	0x20000a70
 8000f8c:	20000287 	.word	0x20000287
 8000f90:	20000ad4 	.word	0x20000ad4

//����Ϣ��ʱֻ������ͣ�����״̬��Ϣ		2017-11-15		
			case (MPDO) :					// time stamp message
				sub = rx [ro][1];
 8000f94:	4b4c      	ldr	r3, [pc, #304]	; (80010c8 <read_rx+0xa04>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4a4c      	ldr	r2, [pc, #304]	; (80010cc <read_rx+0xa08>)
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4413      	add	r3, r2
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	737b      	strb	r3, [r7, #13]
				type = rx [ro][2];
 8000fac:	4b46      	ldr	r3, [pc, #280]	; (80010c8 <read_rx+0xa04>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4a46      	ldr	r2, [pc, #280]	; (80010cc <read_rx+0xa08>)
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	4413      	add	r3, r2
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	74fb      	strb	r3, [r7, #19]
				if((sub == EMS_ID) && (type == 0))
 8000fc4:	7b7b      	ldrb	r3, [r7, #13]
 8000fc6:	2b0b      	cmp	r3, #11
 8000fc8:	d142      	bne.n	8001050 <read_rx+0x98c>
 8000fca:	7cfb      	ldrb	r3, [r7, #19]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d13f      	bne.n	8001050 <read_rx+0x98c>
					{
						for(i = 0; i < 8; i++)
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	77fb      	strb	r3, [r7, #31]
 8000fd4:	e017      	b.n	8001006 <read_rx+0x942>
							buffer[i] = rx [ro][2 + i];
 8000fd6:	4b3c      	ldr	r3, [pc, #240]	; (80010c8 <read_rx+0xa04>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	461c      	mov	r4, r3
 8000fdc:	7ffb      	ldrb	r3, [r7, #31]
 8000fde:	1c99      	adds	r1, r3, #2
 8000fe0:	7ffa      	ldrb	r2, [r7, #31]
 8000fe2:	483a      	ldr	r0, [pc, #232]	; (80010cc <read_rx+0xa08>)
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	4423      	add	r3, r4
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	4403      	add	r3, r0
 8000fee:	440b      	add	r3, r1
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	b2d9      	uxtb	r1, r3
 8000ff4:	f107 0320 	add.w	r3, r7, #32
 8000ff8:	4413      	add	r3, r2
 8000ffa:	460a      	mov	r2, r1
 8000ffc:	f803 2c1c 	strb.w	r2, [r3, #-28]
						for(i = 0; i < 8; i++)
 8001000:	7ffb      	ldrb	r3, [r7, #31]
 8001002:	3301      	adds	r3, #1
 8001004:	77fb      	strb	r3, [r7, #31]
 8001006:	7ffb      	ldrb	r3, [r7, #31]
 8001008:	2b07      	cmp	r3, #7
 800100a:	d9e4      	bls.n	8000fd6 <read_rx+0x912>
						if(buffer[6] & 0x0A)							
 800100c:	7abb      	ldrb	r3, [r7, #10]
 800100e:	f003 030a 	and.w	r3, r3, #10
 8001012:	2b00      	cmp	r3, #0
 8001014:	d008      	beq.n	8001028 <read_rx+0x964>
							display[BUF_ARROW] |= OUT_OF_SERVICE;
 8001016:	4b2e      	ldr	r3, [pc, #184]	; (80010d0 <read_rx+0xa0c>)
 8001018:	789b      	ldrb	r3, [r3, #2]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001020:	b2da      	uxtb	r2, r3
 8001022:	4b2b      	ldr	r3, [pc, #172]	; (80010d0 <read_rx+0xa0c>)
 8001024:	709a      	strb	r2, [r3, #2]
 8001026:	e007      	b.n	8001038 <read_rx+0x974>
						else
							display[BUF_ARROW] &= ~OUT_OF_SERVICE;
 8001028:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <read_rx+0xa0c>)
 800102a:	789b      	ldrb	r3, [r3, #2]
 800102c:	b2db      	uxtb	r3, r3
 800102e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001032:	b2da      	uxtb	r2, r3
 8001034:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <read_rx+0xa0c>)
 8001036:	709a      	strb	r2, [r3, #2]
						mDisp_buf[BUF_ARROW + 1] = display[BUF_ARROW];
 8001038:	4b25      	ldr	r3, [pc, #148]	; (80010d0 <read_rx+0xa0c>)
 800103a:	789b      	ldrb	r3, [r3, #2]
 800103c:	b2da      	uxtb	r2, r3
 800103e:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <read_rx+0xa10>)
 8001040:	70da      	strb	r2, [r3, #3]
					}
				break;
 8001042:	e005      	b.n	8001050 <read_rx+0x98c>
				break;
 8001044:	bf00      	nop
 8001046:	e004      	b.n	8001052 <read_rx+0x98e>
				break;
 8001048:	bf00      	nop
 800104a:	e002      	b.n	8001052 <read_rx+0x98e>
				break;
 800104c:	bf00      	nop
 800104e:	e000      	b.n	8001052 <read_rx+0x98e>
				break;
 8001050:	bf00      	nop
//����Ϣ��ʱֻ������ͣ�����״̬��Ϣ		2017-11-15		
		}
	if (HAL_CAN_DeactivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8001052:	2112      	movs	r1, #18
 8001054:	4820      	ldr	r0, [pc, #128]	; (80010d8 <read_rx+0xa14>)
 8001056:	f005 fd01 	bl	8006a5c <HAL_CAN_DeactivateNotification>
	{

	}
	//INTCONbits.GIEH		= 0;		// low priority interrupts disable
	if (ro == (RX_SIZE-1))		// increment RX message read pointer
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <read_rx+0xa04>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b07      	cmp	r3, #7
 8001060:	d103      	bne.n	800106a <read_rx+0x9a6>
		ro = 0;
 8001062:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <read_rx+0xa04>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
 8001068:	e005      	b.n	8001076 <read_rx+0x9b2>
	else
		ro++;
 800106a:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <read_rx+0xa04>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	3301      	adds	r3, #1
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <read_rx+0xa04>)
 8001074:	701a      	strb	r2, [r3, #0]
	rc--;											// decrement RX counter
 8001076:	4b19      	ldr	r3, [pc, #100]	; (80010dc <read_rx+0xa18>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	3b01      	subs	r3, #1
 800107e:	b2da      	uxtb	r2, r3
 8001080:	4b16      	ldr	r3, [pc, #88]	; (80010dc <read_rx+0xa18>)
 8001082:	701a      	strb	r2, [r3, #0]
	i = ri;
 8001084:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <read_rx+0xa1c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	77fb      	strb	r3, [r7, #31]
	size = rc;
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <read_rx+0xa18>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	73bb      	strb	r3, [r7, #14]
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8001090:	2112      	movs	r1, #18
 8001092:	4811      	ldr	r0, [pc, #68]	; (80010d8 <read_rx+0xa14>)
 8001094:	f005 fcbd 	bl	8006a12 <HAL_CAN_ActivateNotification>
	{

	}
	//INTCONbits.GIEH		= 1;		// low priority interrupts enable
	if (i < ro)
 8001098:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <read_rx+0xa04>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	7ffa      	ldrb	r2, [r7, #31]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d202      	bcs.n	80010a8 <read_rx+0x9e4>
		i += RX_SIZE;
 80010a2:	7ffb      	ldrb	r3, [r7, #31]
 80010a4:	3308      	adds	r3, #8
 80010a6:	77fb      	strb	r3, [r7, #31]
	if ((i - ro) != (size % RX_SIZE))
 80010a8:	7ffb      	ldrb	r3, [r7, #31]
 80010aa:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <read_rx+0xa04>)
 80010ac:	7812      	ldrb	r2, [r2, #0]
 80010ae:	1a9a      	subs	r2, r3, r2
 80010b0:	7bbb      	ldrb	r3, [r7, #14]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d002      	beq.n	80010c0 <read_rx+0x9fc>
		{
			merker = RC_MERKER;	// set rc counter error marker
 80010ba:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <read_rx+0xa20>)
 80010bc:	225a      	movs	r2, #90	; 0x5a
 80010be:	701a      	strb	r2, [r3, #0]
		}
}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bdb0      	pop	{r4, r5, r7, pc}
 80010c8:	200003f9 	.word	0x200003f9
 80010cc:	20000338 	.word	0x20000338
 80010d0:	20000544 	.word	0x20000544
 80010d4:	20000548 	.word	0x20000548
 80010d8:	200007a0 	.word	0x200007a0
 80010dc:	2000032c 	.word	0x2000032c
 80010e0:	200003fa 	.word	0x200003fa
 80010e4:	20000287 	.word	0x20000287

080010e8 <can_transmit>:
/*=============================  �����Ƿ��ͳ���   ================================*/
// transmit a message if TX register is free or write message to buffer


uint32_t timeeeee ;
void can_transmit (void){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	; 0x28
 80010ec:	af00      	add	r7, sp, #0
	txmallbox_request++;
 80010ee:	4b4c      	ldr	r3, [pc, #304]	; (8001220 <can_transmit+0x138>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	3301      	adds	r3, #1
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	4b4a      	ldr	r3, [pc, #296]	; (8001220 <can_transmit+0x138>)
 80010f8:	801a      	strh	r2, [r3, #0]
	if ((!hse_heartbeat) || (merker == BS_MERKER))		// û��MCU����������busoff�������κ���Ϣ
 80010fa:	4b4a      	ldr	r3, [pc, #296]	; (8001224 <can_transmit+0x13c>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	f000 808a 	beq.w	8001218 <can_transmit+0x130>
 8001104:	4b48      	ldr	r3, [pc, #288]	; (8001228 <can_transmit+0x140>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b55      	cmp	r3, #85	; 0x55
 800110a:	f000 8085 	beq.w	8001218 <can_transmit+0x130>
		return;

	if (ti == (TX_SIZE-1))								/* increment TX message write pointer	*/
 800110e:	4b47      	ldr	r3, [pc, #284]	; (800122c <can_transmit+0x144>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b07      	cmp	r3, #7
 8001114:	d103      	bne.n	800111e <can_transmit+0x36>
		ti = 0;
 8001116:	4b45      	ldr	r3, [pc, #276]	; (800122c <can_transmit+0x144>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	e005      	b.n	800112a <can_transmit+0x42>
	else
		ti++;
 800111e:	4b43      	ldr	r3, [pc, #268]	; (800122c <can_transmit+0x144>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	3301      	adds	r3, #1
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4b41      	ldr	r3, [pc, #260]	; (800122c <can_transmit+0x144>)
 8001128:	701a      	strb	r2, [r3, #0]
	if (HAL_CAN_DeactivateNotification(&hcan,CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800112a:	2101      	movs	r1, #1
 800112c:	4840      	ldr	r0, [pc, #256]	; (8001230 <can_transmit+0x148>)
 800112e:	f005 fc95 	bl	8006a5c <HAL_CAN_DeactivateNotification>
	{

	}
	CAN_TxHeaderTypeDef CanTxHeader_t;
	uint8_t CanTxData_t[8] = {0};
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
	uint32_t Txmallbox;
	//INTCONbits.GIEH	= 0;								/* global interrupts disable			*/
	CanTxHeader_t.StdId = ((tx[to][0] & 0xF0)<<3) + tx[to][1];
 800113a:	4b3e      	ldr	r3, [pc, #248]	; (8001234 <can_transmit+0x14c>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	4619      	mov	r1, r3
 8001142:	4a3d      	ldr	r2, [pc, #244]	; (8001238 <can_transmit+0x150>)
 8001144:	460b      	mov	r3, r1
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	440b      	add	r3, r1
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4413      	add	r3, r2
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	f403 62f0 	and.w	r2, r3, #1920	; 0x780
 8001158:	4b36      	ldr	r3, [pc, #216]	; (8001234 <can_transmit+0x14c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	4618      	mov	r0, r3
 8001160:	4935      	ldr	r1, [pc, #212]	; (8001238 <can_transmit+0x150>)
 8001162:	4603      	mov	r3, r0
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4403      	add	r3, r0
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	440b      	add	r3, r1
 800116c:	3301      	adds	r3, #1
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	b2db      	uxtb	r3, r3
 8001172:	4413      	add	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
	CanTxHeader_t.DLC   = tx[to][0] & 0x0F;		//read data lenght code
 8001176:	4b2f      	ldr	r3, [pc, #188]	; (8001234 <can_transmit+0x14c>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	4619      	mov	r1, r3
 800117e:	4a2e      	ldr	r2, [pc, #184]	; (8001238 <can_transmit+0x150>)
 8001180:	460b      	mov	r3, r1
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	440b      	add	r3, r1
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4413      	add	r3, r2
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b2db      	uxtb	r3, r3
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	623b      	str	r3, [r7, #32]
	CanTxHeader_t.IDE   = CAN_ID_STD;
 8001194:	2300      	movs	r3, #0
 8001196:	61bb      	str	r3, [r7, #24]
	CanTxHeader_t.RTR	= CAN_RTR_DATA;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]

	memcpy(CanTxData_t,(void *)(tx[to]+2),8);
 800119c:	4b25      	ldr	r3, [pc, #148]	; (8001234 <can_transmit+0x14c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	461a      	mov	r2, r3
 80011a4:	4613      	mov	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4a22      	ldr	r2, [pc, #136]	; (8001238 <can_transmit+0x150>)
 80011ae:	4413      	add	r3, r2
 80011b0:	1c9a      	adds	r2, r3, #2
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	6810      	ldr	r0, [r2, #0]
 80011b8:	6851      	ldr	r1, [r2, #4]
 80011ba:	c303      	stmia	r3!, {r0, r1}
	if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader_t, CanTxData_t, &Txmallbox) == HAL_OK)
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	f107 0208 	add.w	r2, r7, #8
 80011c2:	f107 0110 	add.w	r1, r7, #16
 80011c6:	481a      	ldr	r0, [pc, #104]	; (8001230 <can_transmit+0x148>)
 80011c8:	f005 fa38 	bl	800663c <HAL_CAN_AddTxMessage>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d116      	bne.n	8001200 <can_transmit+0x118>
	{
		txmallbox++;
 80011d2:	4b1a      	ldr	r3, [pc, #104]	; (800123c <can_transmit+0x154>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	3301      	adds	r3, #1
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b18      	ldr	r3, [pc, #96]	; (800123c <can_transmit+0x154>)
 80011dc:	801a      	strh	r2, [r3, #0]
		if (to == (TX_SIZE-1))							/* increment TX message read pointer	*/
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <can_transmit+0x14c>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b07      	cmp	r3, #7
 80011e6:	d103      	bne.n	80011f0 <can_transmit+0x108>
			to = 0;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <can_transmit+0x14c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
 80011ee:	e00e      	b.n	800120e <can_transmit+0x126>
		else
			to++;
 80011f0:	4b10      	ldr	r3, [pc, #64]	; (8001234 <can_transmit+0x14c>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	3301      	adds	r3, #1
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <can_transmit+0x14c>)
 80011fc:	701a      	strb	r2, [r3, #0]
 80011fe:	e006      	b.n	800120e <can_transmit+0x126>
	}
	else
	{
		tc++;
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <can_transmit+0x158>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	3301      	adds	r3, #1
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <can_transmit+0x158>)
 800120c:	701a      	strb	r2, [r3, #0]
	}
	if (HAL_CAN_ActivateNotification(&hcan,CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800120e:	2101      	movs	r1, #1
 8001210:	4807      	ldr	r0, [pc, #28]	; (8001230 <can_transmit+0x148>)
 8001212:	f005 fbfe 	bl	8006a12 <HAL_CAN_ActivateNotification>
 8001216:	e000      	b.n	800121a <can_transmit+0x132>
		return;
 8001218:	bf00      	nop
	{

	}


}
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000248 	.word	0x20000248
 8001224:	20000282 	.word	0x20000282
 8001228:	20000287 	.word	0x20000287
 800122c:	200003fb 	.word	0x200003fb
 8001230:	200007a0 	.word	0x200007a0
 8001234:	200003f8 	.word	0x200003f8
 8001238:	200003a4 	.word	0x200003a4
 800123c:	20000246 	.word	0x20000246
 8001240:	20000334 	.word	0x20000334

08001244 <abort_sdo>:

// abort SDO transfer
void abort_sdo (uint32_t errorcode){
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	while (tc == TX_SIZE);								/* wait for TX buffer free				*/
 800124c:	bf00      	nop
 800124e:	4b4e      	ldr	r3, [pc, #312]	; (8001388 <abort_sdo+0x144>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	2b08      	cmp	r3, #8
 8001256:	d0fa      	beq.n	800124e <abort_sdo+0xa>

	tx[ti][0] = TSDO + 8; 								/* write function code + data length	*/
 8001258:	4b4c      	ldr	r3, [pc, #304]	; (800138c <abort_sdo+0x148>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4619      	mov	r1, r3
 800125e:	4a4c      	ldr	r2, [pc, #304]	; (8001390 <abort_sdo+0x14c>)
 8001260:	460b      	mov	r3, r1
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	440b      	add	r3, r1
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4413      	add	r3, r2
 800126a:	22b8      	movs	r2, #184	; 0xb8
 800126c:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 800126e:	4b47      	ldr	r3, [pc, #284]	; (800138c <abort_sdo+0x148>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	4619      	mov	r1, r3
 8001274:	4b47      	ldr	r3, [pc, #284]	; (8001394 <abort_sdo+0x150>)
 8001276:	7818      	ldrb	r0, [r3, #0]
 8001278:	4a45      	ldr	r2, [pc, #276]	; (8001390 <abort_sdo+0x14c>)
 800127a:	460b      	mov	r3, r1
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	440b      	add	r3, r1
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4413      	add	r3, r2
 8001284:	3301      	adds	r3, #1
 8001286:	4602      	mov	r2, r0
 8001288:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = ABORT_REQ;								/* write command specifier				*/
 800128a:	4b40      	ldr	r3, [pc, #256]	; (800138c <abort_sdo+0x148>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4a3f      	ldr	r2, [pc, #252]	; (8001390 <abort_sdo+0x14c>)
 8001292:	460b      	mov	r3, r1
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	440b      	add	r3, r1
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	4413      	add	r3, r2
 800129c:	3302      	adds	r3, #2
 800129e:	2280      	movs	r2, #128	; 0x80
 80012a0:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = sdo_index;								/* Index of last RX SDO					*/
 80012a2:	4b3d      	ldr	r3, [pc, #244]	; (8001398 <abort_sdo+0x154>)
 80012a4:	881b      	ldrh	r3, [r3, #0]
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	4b38      	ldr	r3, [pc, #224]	; (800138c <abort_sdo+0x148>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4619      	mov	r1, r3
 80012ae:	b2d0      	uxtb	r0, r2
 80012b0:	4a37      	ldr	r2, [pc, #220]	; (8001390 <abort_sdo+0x14c>)
 80012b2:	460b      	mov	r3, r1
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	440b      	add	r3, r1
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	4413      	add	r3, r2
 80012bc:	3303      	adds	r3, #3
 80012be:	4602      	mov	r2, r0
 80012c0:	701a      	strb	r2, [r3, #0]
	tx[ti][4] = sdo_index >> 8;
 80012c2:	4b35      	ldr	r3, [pc, #212]	; (8001398 <abort_sdo+0x154>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	0a1b      	lsrs	r3, r3, #8
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b2f      	ldr	r3, [pc, #188]	; (800138c <abort_sdo+0x148>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	b2d0      	uxtb	r0, r2
 80012d4:	4a2e      	ldr	r2, [pc, #184]	; (8001390 <abort_sdo+0x14c>)
 80012d6:	460b      	mov	r3, r1
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	440b      	add	r3, r1
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	3304      	adds	r3, #4
 80012e2:	4602      	mov	r2, r0
 80012e4:	701a      	strb	r2, [r3, #0]
	tx[ti][5] = sdo_subindex;							/* Sub-index last RX SDO				*/
 80012e6:	4b29      	ldr	r3, [pc, #164]	; (800138c <abort_sdo+0x148>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4619      	mov	r1, r3
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <abort_sdo+0x158>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2d8      	uxtb	r0, r3
 80012f2:	4a27      	ldr	r2, [pc, #156]	; (8001390 <abort_sdo+0x14c>)
 80012f4:	460b      	mov	r3, r1
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	440b      	add	r3, r1
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	4413      	add	r3, r2
 80012fe:	3305      	adds	r3, #5
 8001300:	4602      	mov	r2, r0
 8001302:	701a      	strb	r2, [r3, #0]
	tx[ti][6] = errorcode;								/* errorcode (reason for abort request	*/
 8001304:	4b21      	ldr	r3, [pc, #132]	; (800138c <abort_sdo+0x148>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	4619      	mov	r1, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	b2d8      	uxtb	r0, r3
 800130e:	4a20      	ldr	r2, [pc, #128]	; (8001390 <abort_sdo+0x14c>)
 8001310:	460b      	mov	r3, r1
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	440b      	add	r3, r1
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	4413      	add	r3, r2
 800131a:	3306      	adds	r3, #6
 800131c:	4602      	mov	r2, r0
 800131e:	701a      	strb	r2, [r3, #0]
	tx[ti][7] = errorcode >>  8;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	0a1a      	lsrs	r2, r3, #8
 8001324:	4b19      	ldr	r3, [pc, #100]	; (800138c <abort_sdo+0x148>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	4619      	mov	r1, r3
 800132a:	b2d0      	uxtb	r0, r2
 800132c:	4a18      	ldr	r2, [pc, #96]	; (8001390 <abort_sdo+0x14c>)
 800132e:	460b      	mov	r3, r1
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	440b      	add	r3, r1
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	4413      	add	r3, r2
 8001338:	3307      	adds	r3, #7
 800133a:	4602      	mov	r2, r0
 800133c:	701a      	strb	r2, [r3, #0]
	tx[ti][8] = errorcode >> 16;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	0c1a      	lsrs	r2, r3, #16
 8001342:	4b12      	ldr	r3, [pc, #72]	; (800138c <abort_sdo+0x148>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	4619      	mov	r1, r3
 8001348:	b2d0      	uxtb	r0, r2
 800134a:	4a11      	ldr	r2, [pc, #68]	; (8001390 <abort_sdo+0x14c>)
 800134c:	460b      	mov	r3, r1
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	440b      	add	r3, r1
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	4413      	add	r3, r2
 8001356:	3308      	adds	r3, #8
 8001358:	4602      	mov	r2, r0
 800135a:	701a      	strb	r2, [r3, #0]
	tx[ti][9] = errorcode >> 24;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	0e1a      	lsrs	r2, r3, #24
 8001360:	4b0a      	ldr	r3, [pc, #40]	; (800138c <abort_sdo+0x148>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	b2d0      	uxtb	r0, r2
 8001368:	4a09      	ldr	r2, [pc, #36]	; (8001390 <abort_sdo+0x14c>)
 800136a:	460b      	mov	r3, r1
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	4413      	add	r3, r2
 8001374:	3309      	adds	r3, #9
 8001376:	4602      	mov	r2, r0
 8001378:	701a      	strb	r2, [r3, #0]
	can_transmit ();									/* transmit message						*/
 800137a:	f7ff feb5 	bl	80010e8 <can_transmit>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000334 	.word	0x20000334
 800138c:	200003fb 	.word	0x200003fb
 8001390:	200003a4 	.word	0x200003a4
 8001394:	200007db 	.word	0x200007db
 8001398:	20000272 	.word	0x20000272
 800139c:	20000274 	.word	0x20000274

080013a0 <sdo_response>:

// SDO response
void sdo_response (uint8_t command, uint16_t index, uint8_t subindex, uint32_t value){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	4603      	mov	r3, r0
 80013aa:	71fb      	strb	r3, [r7, #7]
 80013ac:	460b      	mov	r3, r1
 80013ae:	80bb      	strh	r3, [r7, #4]
 80013b0:	4613      	mov	r3, r2
 80013b2:	71bb      	strb	r3, [r7, #6]
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 80013b4:	bf00      	nop
 80013b6:	4b4a      	ldr	r3, [pc, #296]	; (80014e0 <sdo_response+0x140>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b08      	cmp	r3, #8
 80013be:	d0fa      	beq.n	80013b6 <sdo_response+0x16>

	tx[ti][0] = TSDO + 8; 								/* write function code + data length	*/
 80013c0:	4b48      	ldr	r3, [pc, #288]	; (80014e4 <sdo_response+0x144>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4a48      	ldr	r2, [pc, #288]	; (80014e8 <sdo_response+0x148>)
 80013c8:	460b      	mov	r3, r1
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	4413      	add	r3, r2
 80013d2:	22b8      	movs	r2, #184	; 0xb8
 80013d4:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 80013d6:	4b43      	ldr	r3, [pc, #268]	; (80014e4 <sdo_response+0x144>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	4619      	mov	r1, r3
 80013dc:	4b43      	ldr	r3, [pc, #268]	; (80014ec <sdo_response+0x14c>)
 80013de:	7818      	ldrb	r0, [r3, #0]
 80013e0:	4a41      	ldr	r2, [pc, #260]	; (80014e8 <sdo_response+0x148>)
 80013e2:	460b      	mov	r3, r1
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	440b      	add	r3, r1
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	3301      	adds	r3, #1
 80013ee:	4602      	mov	r2, r0
 80013f0:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = command;								/* write command specifier				*/
 80013f2:	4b3c      	ldr	r3, [pc, #240]	; (80014e4 <sdo_response+0x144>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	4619      	mov	r1, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	; (80014e8 <sdo_response+0x148>)
 80013fa:	460b      	mov	r3, r1
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	440b      	add	r3, r1
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4413      	add	r3, r2
 8001404:	3302      	adds	r3, #2
 8001406:	79fa      	ldrb	r2, [r7, #7]
 8001408:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = index;									/* write index 							*/
 800140a:	4b36      	ldr	r3, [pc, #216]	; (80014e4 <sdo_response+0x144>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4619      	mov	r1, r3
 8001410:	88bb      	ldrh	r3, [r7, #4]
 8001412:	b2d8      	uxtb	r0, r3
 8001414:	4a34      	ldr	r2, [pc, #208]	; (80014e8 <sdo_response+0x148>)
 8001416:	460b      	mov	r3, r1
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	4413      	add	r3, r2
 8001420:	3303      	adds	r3, #3
 8001422:	4602      	mov	r2, r0
 8001424:	701a      	strb	r2, [r3, #0]
	tx[ti][4] = index >> 8;
 8001426:	88bb      	ldrh	r3, [r7, #4]
 8001428:	0a1b      	lsrs	r3, r3, #8
 800142a:	b29a      	uxth	r2, r3
 800142c:	4b2d      	ldr	r3, [pc, #180]	; (80014e4 <sdo_response+0x144>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	4619      	mov	r1, r3
 8001432:	b2d0      	uxtb	r0, r2
 8001434:	4a2c      	ldr	r2, [pc, #176]	; (80014e8 <sdo_response+0x148>)
 8001436:	460b      	mov	r3, r1
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	440b      	add	r3, r1
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	4413      	add	r3, r2
 8001440:	3304      	adds	r3, #4
 8001442:	4602      	mov	r2, r0
 8001444:	701a      	strb	r2, [r3, #0]
	tx[ti][5] = subindex;								/* write sub-index						*/
 8001446:	4b27      	ldr	r3, [pc, #156]	; (80014e4 <sdo_response+0x144>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	4619      	mov	r1, r3
 800144c:	4a26      	ldr	r2, [pc, #152]	; (80014e8 <sdo_response+0x148>)
 800144e:	460b      	mov	r3, r1
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	440b      	add	r3, r1
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4413      	add	r3, r2
 8001458:	3305      	adds	r3, #5
 800145a:	79ba      	ldrb	r2, [r7, #6]
 800145c:	701a      	strb	r2, [r3, #0]
	tx[ti][6] = value;									/* write value							*/
 800145e:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <sdo_response+0x144>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	4619      	mov	r1, r3
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	b2d8      	uxtb	r0, r3
 8001468:	4a1f      	ldr	r2, [pc, #124]	; (80014e8 <sdo_response+0x148>)
 800146a:	460b      	mov	r3, r1
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	440b      	add	r3, r1
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	3306      	adds	r3, #6
 8001476:	4602      	mov	r2, r0
 8001478:	701a      	strb	r2, [r3, #0]
	tx[ti][7] = value >>  8;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	0a1a      	lsrs	r2, r3, #8
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <sdo_response+0x144>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	4619      	mov	r1, r3
 8001484:	b2d0      	uxtb	r0, r2
 8001486:	4a18      	ldr	r2, [pc, #96]	; (80014e8 <sdo_response+0x148>)
 8001488:	460b      	mov	r3, r1
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	440b      	add	r3, r1
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	4413      	add	r3, r2
 8001492:	3307      	adds	r3, #7
 8001494:	4602      	mov	r2, r0
 8001496:	701a      	strb	r2, [r3, #0]
	tx[ti][8] = value >> 16;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	0c1a      	lsrs	r2, r3, #16
 800149c:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <sdo_response+0x144>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	b2d0      	uxtb	r0, r2
 80014a4:	4a10      	ldr	r2, [pc, #64]	; (80014e8 <sdo_response+0x148>)
 80014a6:	460b      	mov	r3, r1
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	4413      	add	r3, r2
 80014b0:	3308      	adds	r3, #8
 80014b2:	4602      	mov	r2, r0
 80014b4:	701a      	strb	r2, [r3, #0]
	tx[ti][9] = value >> 24;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	0e1a      	lsrs	r2, r3, #24
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <sdo_response+0x144>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	4619      	mov	r1, r3
 80014c0:	b2d0      	uxtb	r0, r2
 80014c2:	4a09      	ldr	r2, [pc, #36]	; (80014e8 <sdo_response+0x148>)
 80014c4:	460b      	mov	r3, r1
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	4413      	add	r3, r2
 80014ce:	3309      	adds	r3, #9
 80014d0:	4602      	mov	r2, r0
 80014d2:	701a      	strb	r2, [r3, #0]
	can_transmit ();									/* transmit message						*/
 80014d4:	f7ff fe08 	bl	80010e8 <can_transmit>
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000334 	.word	0x20000334
 80014e4:	200003fb 	.word	0x200003fb
 80014e8:	200003a4 	.word	0x200003a4
 80014ec:	200007db 	.word	0x200007db

080014f0 <sdo_segment>:

//SDO segment
void sdo_segment (uint8_t command, uint8_t size, uint8_t *value){
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	603a      	str	r2, [r7, #0]
 80014fa:	71fb      	strb	r3, [r7, #7]
 80014fc:	460b      	mov	r3, r1
 80014fe:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 8001500:	bf00      	nop
 8001502:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <sdo_segment+0xd8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b08      	cmp	r3, #8
 800150a:	d0fa      	beq.n	8001502 <sdo_segment+0x12>
	tx[ti][0] = TSDO + 8; 								/* write function code + data length	*/
 800150c:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <sdo_segment+0xdc>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4619      	mov	r1, r3
 8001512:	4a2f      	ldr	r2, [pc, #188]	; (80015d0 <sdo_segment+0xe0>)
 8001514:	460b      	mov	r3, r1
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4413      	add	r3, r2
 800151e:	22b8      	movs	r2, #184	; 0xb8
 8001520:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 8001522:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <sdo_segment+0xdc>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	4619      	mov	r1, r3
 8001528:	4b2a      	ldr	r3, [pc, #168]	; (80015d4 <sdo_segment+0xe4>)
 800152a:	7818      	ldrb	r0, [r3, #0]
 800152c:	4a28      	ldr	r2, [pc, #160]	; (80015d0 <sdo_segment+0xe0>)
 800152e:	460b      	mov	r3, r1
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	440b      	add	r3, r1
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	3301      	adds	r3, #1
 800153a:	4602      	mov	r2, r0
 800153c:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = command;								/* write command specifier				*/
 800153e:	4b23      	ldr	r3, [pc, #140]	; (80015cc <sdo_segment+0xdc>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	4619      	mov	r1, r3
 8001544:	4a22      	ldr	r2, [pc, #136]	; (80015d0 <sdo_segment+0xe0>)
 8001546:	460b      	mov	r3, r1
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	440b      	add	r3, r1
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4413      	add	r3, r2
 8001550:	3302      	adds	r3, #2
 8001552:	79fa      	ldrb	r2, [r7, #7]
 8001554:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < size; i++)
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	e014      	b.n	8001586 <sdo_segment+0x96>
		tx[ti][3 + i] = *value++;						/* write value 							*/
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	603a      	str	r2, [r7, #0]
 8001562:	4a1a      	ldr	r2, [pc, #104]	; (80015cc <sdo_segment+0xdc>)
 8001564:	7812      	ldrb	r2, [r2, #0]
 8001566:	4610      	mov	r0, r2
 8001568:	7bfa      	ldrb	r2, [r7, #15]
 800156a:	3203      	adds	r2, #3
 800156c:	781c      	ldrb	r4, [r3, #0]
 800156e:	4918      	ldr	r1, [pc, #96]	; (80015d0 <sdo_segment+0xe0>)
 8001570:	4603      	mov	r3, r0
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4403      	add	r3, r0
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	440b      	add	r3, r1
 800157a:	4413      	add	r3, r2
 800157c:	4622      	mov	r2, r4
 800157e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < size; i++)
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	3301      	adds	r3, #1
 8001584:	73fb      	strb	r3, [r7, #15]
 8001586:	7bfa      	ldrb	r2, [r7, #15]
 8001588:	79bb      	ldrb	r3, [r7, #6]
 800158a:	429a      	cmp	r2, r3
 800158c:	d3e6      	bcc.n	800155c <sdo_segment+0x6c>
	for (i = size; i < 7; i++)
 800158e:	79bb      	ldrb	r3, [r7, #6]
 8001590:	73fb      	strb	r3, [r7, #15]
 8001592:	e010      	b.n	80015b6 <sdo_segment+0xc6>
		tx[ti][3 + i] = 0;								/* set unused data bytes to 0			*/
 8001594:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <sdo_segment+0xdc>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	1cda      	adds	r2, r3, #3
 800159e:	490c      	ldr	r1, [pc, #48]	; (80015d0 <sdo_segment+0xe0>)
 80015a0:	4603      	mov	r3, r0
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4403      	add	r3, r0
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	440b      	add	r3, r1
 80015aa:	4413      	add	r3, r2
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]
	for (i = size; i < 7; i++)
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	3301      	adds	r3, #1
 80015b4:	73fb      	strb	r3, [r7, #15]
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	2b06      	cmp	r3, #6
 80015ba:	d9eb      	bls.n	8001594 <sdo_segment+0xa4>
	can_transmit ();									/* transmit message						*/
 80015bc:	f7ff fd94 	bl	80010e8 <can_transmit>
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd90      	pop	{r4, r7, pc}
 80015c8:	20000334 	.word	0x20000334
 80015cc:	200003fb 	.word	0x200003fb
 80015d0:	200003a4 	.word	0x200003a4
 80015d4:	200007db 	.word	0x200007db

080015d8 <lss_response>:

//LSS response
void lss_response (uint8_t command, uint8_t value){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	460a      	mov	r2, r1
 80015e2:	71fb      	strb	r3, [r7, #7]
 80015e4:	4613      	mov	r3, r2
 80015e6:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 80015e8:	bf00      	nop
 80015ea:	4b28      	ldr	r3, [pc, #160]	; (800168c <lss_response+0xb4>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b08      	cmp	r3, #8
 80015f2:	d0fa      	beq.n	80015ea <lss_response+0x12>
	tx[ti][0] = LSS + 8; 								/* write function code + data length	*/
 80015f4:	4b26      	ldr	r3, [pc, #152]	; (8001690 <lss_response+0xb8>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	4619      	mov	r1, r3
 80015fa:	4a26      	ldr	r2, [pc, #152]	; (8001694 <lss_response+0xbc>)
 80015fc:	460b      	mov	r3, r1
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	440b      	add	r3, r1
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4413      	add	r3, r2
 8001606:	22f8      	movs	r2, #248	; 0xf8
 8001608:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = LSS_RES_ID;								/* write node id part of identifier		*/
 800160a:	4b21      	ldr	r3, [pc, #132]	; (8001690 <lss_response+0xb8>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	4619      	mov	r1, r3
 8001610:	4a20      	ldr	r2, [pc, #128]	; (8001694 <lss_response+0xbc>)
 8001612:	460b      	mov	r3, r1
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4413      	add	r3, r2
 800161c:	3301      	adds	r3, #1
 800161e:	2264      	movs	r2, #100	; 0x64
 8001620:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = command;								/* write command specifier				*/
 8001622:	4b1b      	ldr	r3, [pc, #108]	; (8001690 <lss_response+0xb8>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	4619      	mov	r1, r3
 8001628:	4a1a      	ldr	r2, [pc, #104]	; (8001694 <lss_response+0xbc>)
 800162a:	460b      	mov	r3, r1
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	440b      	add	r3, r1
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	3302      	adds	r3, #2
 8001636:	79fa      	ldrb	r2, [r7, #7]
 8001638:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = value;									/* write index 							*/
 800163a:	4b15      	ldr	r3, [pc, #84]	; (8001690 <lss_response+0xb8>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	4619      	mov	r1, r3
 8001640:	4a14      	ldr	r2, [pc, #80]	; (8001694 <lss_response+0xbc>)
 8001642:	460b      	mov	r3, r1
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	3303      	adds	r3, #3
 800164e:	79ba      	ldrb	r2, [r7, #6]
 8001650:	701a      	strb	r2, [r3, #0]
	for (i = 4; i <= 9; i++)
 8001652:	2304      	movs	r3, #4
 8001654:	73fb      	strb	r3, [r7, #15]
 8001656:	e00f      	b.n	8001678 <lss_response+0xa0>
		tx[ti][i] = 0;									/* set unused data bytes to 0			*/
 8001658:	4b0d      	ldr	r3, [pc, #52]	; (8001690 <lss_response+0xb8>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	7bfa      	ldrb	r2, [r7, #15]
 8001660:	490c      	ldr	r1, [pc, #48]	; (8001694 <lss_response+0xbc>)
 8001662:	4603      	mov	r3, r0
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4403      	add	r3, r0
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	440b      	add	r3, r1
 800166c:	4413      	add	r3, r2
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]
	for (i = 4; i <= 9; i++)
 8001672:	7bfb      	ldrb	r3, [r7, #15]
 8001674:	3301      	adds	r3, #1
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	2b09      	cmp	r3, #9
 800167c:	d9ec      	bls.n	8001658 <lss_response+0x80>
	can_transmit ();									/* transmit message						*/
 800167e:	f7ff fd33 	bl	80010e8 <can_transmit>
}
 8001682:	bf00      	nop
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000334 	.word	0x20000334
 8001690:	200003fb 	.word	0x200003fb
 8001694:	200003a4 	.word	0x200003a4

08001698 <transmit_error>:

// transmit emergency message
void transmit_error (void){
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 800169e:	bf00      	nop
 80016a0:	4b33      	ldr	r3, [pc, #204]	; (8001770 <transmit_error+0xd8>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b08      	cmp	r3, #8
 80016a8:	d0fa      	beq.n	80016a0 <transmit_error+0x8>
	tx[ti][0] = EMERGENCY + 8;							/* write function code + data length	*/
 80016aa:	4b32      	ldr	r3, [pc, #200]	; (8001774 <transmit_error+0xdc>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	4619      	mov	r1, r3
 80016b0:	4a31      	ldr	r2, [pc, #196]	; (8001778 <transmit_error+0xe0>)
 80016b2:	460b      	mov	r3, r1
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	440b      	add	r3, r1
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	4413      	add	r3, r2
 80016bc:	2218      	movs	r2, #24
 80016be:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 80016c0:	4b2c      	ldr	r3, [pc, #176]	; (8001774 <transmit_error+0xdc>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	4b2d      	ldr	r3, [pc, #180]	; (800177c <transmit_error+0xe4>)
 80016c8:	7818      	ldrb	r0, [r3, #0]
 80016ca:	4a2b      	ldr	r2, [pc, #172]	; (8001778 <transmit_error+0xe0>)
 80016cc:	460b      	mov	r3, r1
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	440b      	add	r3, r1
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	4413      	add	r3, r2
 80016d6:	3301      	adds	r3, #1
 80016d8:	4602      	mov	r2, r0
 80016da:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = errorcode;								/* write error code						*/
 80016dc:	4b28      	ldr	r3, [pc, #160]	; (8001780 <transmit_error+0xe8>)
 80016de:	881a      	ldrh	r2, [r3, #0]
 80016e0:	4b24      	ldr	r3, [pc, #144]	; (8001774 <transmit_error+0xdc>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	4619      	mov	r1, r3
 80016e6:	b2d0      	uxtb	r0, r2
 80016e8:	4a23      	ldr	r2, [pc, #140]	; (8001778 <transmit_error+0xe0>)
 80016ea:	460b      	mov	r3, r1
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	440b      	add	r3, r1
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4413      	add	r3, r2
 80016f4:	3302      	adds	r3, #2
 80016f6:	4602      	mov	r2, r0
 80016f8:	701a      	strb	r2, [r3, #0]
	tx[ti][3] = errorcode >> 8;							/* write error code						*/
 80016fa:	4b21      	ldr	r3, [pc, #132]	; (8001780 <transmit_error+0xe8>)
 80016fc:	881b      	ldrh	r3, [r3, #0]
 80016fe:	0a1b      	lsrs	r3, r3, #8
 8001700:	b29a      	uxth	r2, r3
 8001702:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <transmit_error+0xdc>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	4619      	mov	r1, r3
 8001708:	b2d0      	uxtb	r0, r2
 800170a:	4a1b      	ldr	r2, [pc, #108]	; (8001778 <transmit_error+0xe0>)
 800170c:	460b      	mov	r3, r1
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	440b      	add	r3, r1
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	3303      	adds	r3, #3
 8001718:	4602      	mov	r2, r0
 800171a:	701a      	strb	r2, [r3, #0]
	tx[ti][4] = errorregister;							/* write error register					*/
 800171c:	4b15      	ldr	r3, [pc, #84]	; (8001774 <transmit_error+0xdc>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	4619      	mov	r1, r3
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <transmit_error+0xec>)
 8001724:	7818      	ldrb	r0, [r3, #0]
 8001726:	4a14      	ldr	r2, [pc, #80]	; (8001778 <transmit_error+0xe0>)
 8001728:	460b      	mov	r3, r1
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4413      	add	r3, r2
 8001732:	3304      	adds	r3, #4
 8001734:	4602      	mov	r2, r0
 8001736:	701a      	strb	r2, [r3, #0]
	for (i = 5; i <= 9; i++)
 8001738:	2305      	movs	r3, #5
 800173a:	71fb      	strb	r3, [r7, #7]
 800173c:	e00f      	b.n	800175e <transmit_error+0xc6>
		tx[ti][i] = 0;									/* manufacture specific part not used	*/
 800173e:	4b0d      	ldr	r3, [pc, #52]	; (8001774 <transmit_error+0xdc>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	79fa      	ldrb	r2, [r7, #7]
 8001746:	490c      	ldr	r1, [pc, #48]	; (8001778 <transmit_error+0xe0>)
 8001748:	4603      	mov	r3, r0
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4403      	add	r3, r0
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	440b      	add	r3, r1
 8001752:	4413      	add	r3, r2
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
	for (i = 5; i <= 9; i++)
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	3301      	adds	r3, #1
 800175c:	71fb      	strb	r3, [r7, #7]
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	2b09      	cmp	r3, #9
 8001762:	d9ec      	bls.n	800173e <transmit_error+0xa6>
	can_transmit ();									/* transmit message						*/
 8001764:	f7ff fcc0 	bl	80010e8 <can_transmit>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000334 	.word	0x20000334
 8001774:	200003fb 	.word	0x200003fb
 8001778:	200003a4 	.word	0x200003a4
 800177c:	200007db 	.word	0x200007db
 8001780:	2000028a 	.word	0x2000028a
 8001784:	20000288 	.word	0x20000288

08001788 <transmit_in>:

//ransmit special inputs and calls
 void transmit_in (uint8_t *input){
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	while (tc == TX_SIZE); 								/* wait for TX buffer free				*/
 8001790:	bf00      	nop
 8001792:	4b1f      	ldr	r3, [pc, #124]	; (8001810 <transmit_in+0x88>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	b2db      	uxtb	r3, r3
 8001798:	2b08      	cmp	r3, #8
 800179a:	d0fa      	beq.n	8001792 <transmit_in+0xa>
	tx[ti][0] = PDO_IN + MAX_IO_TYPE; 					/* write function code + data length	*/
 800179c:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <transmit_in+0x8c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	4a1d      	ldr	r2, [pc, #116]	; (8001818 <transmit_in+0x90>)
 80017a4:	460b      	mov	r3, r1
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	440b      	add	r3, r1
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	2297      	movs	r2, #151	; 0x97
 80017b0:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = node_id;								/* write node id of UEA					*/
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <transmit_in+0x8c>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4619      	mov	r1, r3
 80017b8:	4b18      	ldr	r3, [pc, #96]	; (800181c <transmit_in+0x94>)
 80017ba:	7818      	ldrb	r0, [r3, #0]
 80017bc:	4a16      	ldr	r2, [pc, #88]	; (8001818 <transmit_in+0x90>)
 80017be:	460b      	mov	r3, r1
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	3301      	adds	r3, #1
 80017ca:	4602      	mov	r2, r0
 80017cc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_IO_TYPE; i++)
 80017ce:	2300      	movs	r3, #0
 80017d0:	73fb      	strb	r3, [r7, #15]
 80017d2:	e014      	b.n	80017fe <transmit_in+0x76>
		tx[ti][2 + i] = *input++;						/* write input function					*/
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	607a      	str	r2, [r7, #4]
 80017da:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <transmit_in+0x8c>)
 80017dc:	7812      	ldrb	r2, [r2, #0]
 80017de:	4610      	mov	r0, r2
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	3202      	adds	r2, #2
 80017e4:	781c      	ldrb	r4, [r3, #0]
 80017e6:	490c      	ldr	r1, [pc, #48]	; (8001818 <transmit_in+0x90>)
 80017e8:	4603      	mov	r3, r0
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4403      	add	r3, r0
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	440b      	add	r3, r1
 80017f2:	4413      	add	r3, r2
 80017f4:	4622      	mov	r2, r4
 80017f6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_IO_TYPE; i++)
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	3301      	adds	r3, #1
 80017fc:	73fb      	strb	r3, [r7, #15]
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	2b06      	cmp	r3, #6
 8001802:	d9e7      	bls.n	80017d4 <transmit_in+0x4c>
	can_transmit ();									/* transmit message						*/
 8001804:	f7ff fc70 	bl	80010e8 <can_transmit>

}
 8001808:	bf00      	nop
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	bd90      	pop	{r4, r7, pc}
 8001810:	20000334 	.word	0x20000334
 8001814:	200003fb 	.word	0x200003fb
 8001818:	200003a4 	.word	0x200003a4
 800181c:	200007db 	.word	0x200007db

08001820 <transmit_load>:

//ransmit load measurement state
 void transmit_load (void){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t state;
	state = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	71bb      	strb	r3, [r7, #6]
	for (i = 0; i < mInOut_Number; i++)
 800182a:	2300      	movs	r3, #0
 800182c:	71fb      	strb	r3, [r7, #7]
 800182e:	e020      	b.n	8001872 <transmit_load+0x52>
		{
			if (inpar [i][IO_BASIC_FUNC] == LOAD_IN)		/* load measurement input				*/
 8001830:	79fa      	ldrb	r2, [r7, #7]
 8001832:	492a      	ldr	r1, [pc, #168]	; (80018dc <transmit_load+0xbc>)
 8001834:	4613      	mov	r3, r2
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	1a9b      	subs	r3, r3, r2
 800183a:	440b      	add	r3, r1
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b84      	cmp	r3, #132	; 0x84
 8001840:	d114      	bne.n	800186c <transmit_load+0x4c>
			if (inpar [i][IO_STATE])						/* input is on							*/
 8001842:	79fa      	ldrb	r2, [r7, #7]
 8001844:	4925      	ldr	r1, [pc, #148]	; (80018dc <transmit_load+0xbc>)
 8001846:	4613      	mov	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	1a9b      	subs	r3, r3, r2
 800184c:	440b      	add	r3, r1
 800184e:	3305      	adds	r3, #5
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00a      	beq.n	800186c <transmit_load+0x4c>
				state |= inpar [i][IO_SUB_FUNC];			/* set load measurement state			*/
 8001856:	79fa      	ldrb	r2, [r7, #7]
 8001858:	4920      	ldr	r1, [pc, #128]	; (80018dc <transmit_load+0xbc>)
 800185a:	4613      	mov	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	1a9b      	subs	r3, r3, r2
 8001860:	440b      	add	r3, r1
 8001862:	3301      	adds	r3, #1
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	79bb      	ldrb	r3, [r7, #6]
 8001868:	4313      	orrs	r3, r2
 800186a:	71bb      	strb	r3, [r7, #6]
	for (i = 0; i < mInOut_Number; i++)
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	3301      	adds	r3, #1
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	4b1b      	ldr	r3, [pc, #108]	; (80018e0 <transmit_load+0xc0>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	79fa      	ldrb	r2, [r7, #7]
 8001878:	429a      	cmp	r2, r3
 800187a:	d3d9      	bcc.n	8001830 <transmit_load+0x10>
		}
	while (tc == TX_SIZE);								/* wait for TX buffer free				*/
 800187c:	bf00      	nop
 800187e:	4b19      	ldr	r3, [pc, #100]	; (80018e4 <transmit_load+0xc4>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b08      	cmp	r3, #8
 8001886:	d0fa      	beq.n	800187e <transmit_load+0x5e>
	tx[ti][0] = FC_3 + 1; 								/* write function code + data length	*/
 8001888:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <transmit_load+0xc8>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	4619      	mov	r1, r3
 800188e:	4a17      	ldr	r2, [pc, #92]	; (80018ec <transmit_load+0xcc>)
 8001890:	460b      	mov	r3, r1
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	440b      	add	r3, r1
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4413      	add	r3, r2
 800189a:	2231      	movs	r2, #49	; 0x31
 800189c:	701a      	strb	r2, [r3, #0]
	tx[ti][1] = LOAD_ID;								/* write second part of ID				*/
 800189e:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <transmit_load+0xc8>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	4619      	mov	r1, r3
 80018a4:	4a11      	ldr	r2, [pc, #68]	; (80018ec <transmit_load+0xcc>)
 80018a6:	460b      	mov	r3, r1
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	4413      	add	r3, r2
 80018b0:	3301      	adds	r3, #1
 80018b2:	2208      	movs	r2, #8
 80018b4:	701a      	strb	r2, [r3, #0]
	tx[ti][2] = state;									/* write load measurment state			*/
 80018b6:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <transmit_load+0xc8>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4619      	mov	r1, r3
 80018bc:	4a0b      	ldr	r2, [pc, #44]	; (80018ec <transmit_load+0xcc>)
 80018be:	460b      	mov	r3, r1
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	440b      	add	r3, r1
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	4413      	add	r3, r2
 80018c8:	3302      	adds	r3, #2
 80018ca:	79ba      	ldrb	r2, [r7, #6]
 80018cc:	701a      	strb	r2, [r3, #0]
	can_transmit ();									/* transmit message						*/
 80018ce:	f7ff fc0b 	bl	80010e8 <can_transmit>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000598 	.word	0x20000598
 80018e0:	20000184 	.word	0x20000184
 80018e4:	20000334 	.word	0x20000334
 80018e8:	200003fb 	.word	0x200003fb
 80018ec:	200003a4 	.word	0x200003a4

080018f0 <CAN_transmit_heartbeat>:
 void CAN_transmit_heartbeat(void)
 {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
 	while (tc == TX_SIZE);								/* wait for TX buffer free				*/
 80018f4:	bf00      	nop
 80018f6:	4b18      	ldr	r3, [pc, #96]	; (8001958 <CAN_transmit_heartbeat+0x68>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d0fa      	beq.n	80018f6 <CAN_transmit_heartbeat+0x6>

 	tx[ti][0] = HEARTBEAT + 1; 								/* write function code + data length	*/
 8001900:	4b16      	ldr	r3, [pc, #88]	; (800195c <CAN_transmit_heartbeat+0x6c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4619      	mov	r1, r3
 8001906:	4a16      	ldr	r2, [pc, #88]	; (8001960 <CAN_transmit_heartbeat+0x70>)
 8001908:	460b      	mov	r3, r1
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	22e1      	movs	r2, #225	; 0xe1
 8001914:	701a      	strb	r2, [r3, #0]
 	tx[ti][1] = node_id;								/* write node id of UEA					*/
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <CAN_transmit_heartbeat+0x6c>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	4619      	mov	r1, r3
 800191c:	4b11      	ldr	r3, [pc, #68]	; (8001964 <CAN_transmit_heartbeat+0x74>)
 800191e:	7818      	ldrb	r0, [r3, #0]
 8001920:	4a0f      	ldr	r2, [pc, #60]	; (8001960 <CAN_transmit_heartbeat+0x70>)
 8001922:	460b      	mov	r3, r1
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	440b      	add	r3, r1
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	4413      	add	r3, r2
 800192c:	3301      	adds	r3, #1
 800192e:	4602      	mov	r2, r0
 8001930:	701a      	strb	r2, [r3, #0]
 	tx[ti][2] = nmtstate;								/* write command specifier				*/
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <CAN_transmit_heartbeat+0x6c>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	4619      	mov	r1, r3
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <CAN_transmit_heartbeat+0x78>)
 800193a:	7818      	ldrb	r0, [r3, #0]
 800193c:	4a08      	ldr	r2, [pc, #32]	; (8001960 <CAN_transmit_heartbeat+0x70>)
 800193e:	460b      	mov	r3, r1
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	3302      	adds	r3, #2
 800194a:	4602      	mov	r2, r0
 800194c:	701a      	strb	r2, [r3, #0]
 	can_transmit ();									/* transmit message						*/
 800194e:	f7ff fbcb 	bl	80010e8 <can_transmit>
 // 	TXB1SIDH 			= HEARTBEAT + (node_id >> 3);	// write ID bit 10 ... 3 for HEARTBEAT
 //	TXB1SIDL 			= node_id << 5;		// write ID bit  2 ... 0 for HEARTBEAT
 //	TXB1DLC	 			= 1;							// write data lenght code
 //	TXB1D0   			= nmtstate;				// write data uint8_t for HEARTBEAT
 }
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000334 	.word	0x20000334
 800195c:	200003fb 	.word	0x200003fb
 8001960:	200003a4 	.word	0x200003a4
 8001964:	200007db 	.word	0x200007db
 8001968:	20000a70 	.word	0x20000a70

0800196c <check_for_call>:

//check if input/output is car call or hall call
uint8_t check_for_call (uint8_t value){
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b91      	cmp	r3, #145	; 0x91
 800197a:	dc07      	bgt.n	800198c <check_for_call+0x20>
 800197c:	2b8f      	cmp	r3, #143	; 0x8f
 800197e:	da03      	bge.n	8001988 <check_for_call+0x1c>
 8001980:	2b02      	cmp	r3, #2
 8001982:	d001      	beq.n	8001988 <check_for_call+0x1c>
 8001984:	2b05      	cmp	r3, #5
 8001986:	d101      	bne.n	800198c <check_for_call+0x20>
			case (HALL_CALL)	 	  :						// standard hall call
			case (HALL_CALL_SPECIAL)  :				// special hall call
			case (HALL_CALL_ADVANCED) :			// advanced hall call
			case (HALL_CALL_EMERGENCY):			// emergency hall call
			case (CAR_CALL) 		  :
				return (1);			//car call
 8001988:	2301      	movs	r3, #1
 800198a:	e000      	b.n	800198e <check_for_call+0x22>

			default:
				return (0);			//all other values
 800198c:	2300      	movs	r3, #0
		}
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	bc80      	pop	{r7}
 8001996:	4770      	bx	lr

08001998 <buzzer_signal>:

//set or reset buzzer
void buzzer_signal (uint8_t state, uint8_t reason){
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	460a      	mov	r2, r1
 80019a2:	71fb      	strb	r3, [r7, #7]
 80019a4:	4613      	mov	r3, r2
 80019a6:	71bb      	strb	r3, [r7, #6]
	uint8_t buzzer_old;
	uint8_t i;
	buzzer_old = buzzer;			// save old state of buzzer
 80019a8:	4b40      	ldr	r3, [pc, #256]	; (8001aac <buzzer_signal+0x114>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	73bb      	strb	r3, [r7, #14]
	if (state)								// set buzzer
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d007      	beq.n	80019c4 <buzzer_signal+0x2c>
		buzzer |= reason;				// save reason for buzzer
 80019b4:	4b3d      	ldr	r3, [pc, #244]	; (8001aac <buzzer_signal+0x114>)
 80019b6:	781a      	ldrb	r2, [r3, #0]
 80019b8:	79bb      	ldrb	r3, [r7, #6]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4b3b      	ldr	r3, [pc, #236]	; (8001aac <buzzer_signal+0x114>)
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	e00b      	b.n	80019dc <buzzer_signal+0x44>
	else
		buzzer &= ~reason;			// reset reason for buzzer
 80019c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80019c8:	43db      	mvns	r3, r3
 80019ca:	b25a      	sxtb	r2, r3
 80019cc:	4b37      	ldr	r3, [pc, #220]	; (8001aac <buzzer_signal+0x114>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b25b      	sxtb	r3, r3
 80019d2:	4013      	ands	r3, r2
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	4b34      	ldr	r3, [pc, #208]	; (8001aac <buzzer_signal+0x114>)
 80019da:	701a      	strb	r2, [r3, #0]
	if ((buzzer  && (!buzzer_old)) || ((!buzzer) && buzzer_old))
 80019dc:	4b33      	ldr	r3, [pc, #204]	; (8001aac <buzzer_signal+0x114>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d002      	beq.n	80019ea <buzzer_signal+0x52>
 80019e4:	7bbb      	ldrb	r3, [r7, #14]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d006      	beq.n	80019f8 <buzzer_signal+0x60>
 80019ea:	4b30      	ldr	r3, [pc, #192]	; (8001aac <buzzer_signal+0x114>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d157      	bne.n	8001aa2 <buzzer_signal+0x10a>
 80019f2:	7bbb      	ldrb	r3, [r7, #14]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d054      	beq.n	8001aa2 <buzzer_signal+0x10a>
		{
			for (i = 0; i < mInOut_Number; i++)
 80019f8:	2300      	movs	r3, #0
 80019fa:	73fb      	strb	r3, [r7, #15]
 80019fc:	e04c      	b.n	8001a98 <buzzer_signal+0x100>
				{// search output parameter list
					if (outpar [i][IO_BASIC_FUNC] == SPECIAL_FUNC)
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	4a2b      	ldr	r2, [pc, #172]	; (8001ab0 <buzzer_signal+0x118>)
 8001a02:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001a06:	2b0e      	cmp	r3, #14
 8001a08:	d143      	bne.n	8001a92 <buzzer_signal+0xfa>
					if (outpar [i][IO_SUB_FUNC]   == BUZZER)
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	4a28      	ldr	r2, [pc, #160]	; (8001ab0 <buzzer_signal+0x118>)
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	4413      	add	r3, r2
 8001a12:	785b      	ldrb	r3, [r3, #1]
 8001a14:	2b80      	cmp	r3, #128	; 0x80
 8001a16:	d13c      	bne.n	8001a92 <buzzer_signal+0xfa>
						{
							if (buzzer)
 8001a18:	4b24      	ldr	r3, [pc, #144]	; (8001aac <buzzer_signal+0x114>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d01b      	beq.n	8001a58 <buzzer_signal+0xc0>
								{
						  		bit_set (out[i/8], (i%8));								// set output
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	08db      	lsrs	r3, r3, #3
 8001a24:	b2d8      	uxtb	r0, r3
 8001a26:	4602      	mov	r2, r0
 8001a28:	4b22      	ldr	r3, [pc, #136]	; (8001ab4 <buzzer_signal+0x11c>)
 8001a2a:	5c9b      	ldrb	r3, [r3, r2]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	b25a      	sxtb	r2, r3
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	2101      	movs	r1, #1
 8001a38:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	b25b      	sxtb	r3, r3
 8001a42:	4602      	mov	r2, r0
 8001a44:	b2d9      	uxtb	r1, r3
 8001a46:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <buzzer_signal+0x11c>)
 8001a48:	5499      	strb	r1, [r3, r2]
						  		outpar [i][IO_STATE] = 1;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	4a18      	ldr	r2, [pc, #96]	; (8001ab0 <buzzer_signal+0x118>)
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	4413      	add	r3, r2
 8001a52:	2201      	movs	r2, #1
 8001a54:	715a      	strb	r2, [r3, #5]
 8001a56:	e01c      	b.n	8001a92 <buzzer_signal+0xfa>
						  	}
							else
								{
									bit_reset (out[i/8], (i%8));							// reset output
 8001a58:	7bfb      	ldrb	r3, [r7, #15]
 8001a5a:	08db      	lsrs	r3, r3, #3
 8001a5c:	b2d8      	uxtb	r0, r3
 8001a5e:	4602      	mov	r2, r0
 8001a60:	4b14      	ldr	r3, [pc, #80]	; (8001ab4 <buzzer_signal+0x11c>)
 8001a62:	5c9b      	ldrb	r3, [r3, r2]
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	b25a      	sxtb	r2, r3
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	2101      	movs	r1, #1
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	b25b      	sxtb	r3, r3
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	b25b      	sxtb	r3, r3
 8001a7e:	4602      	mov	r2, r0
 8001a80:	b2d9      	uxtb	r1, r3
 8001a82:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <buzzer_signal+0x11c>)
 8001a84:	5499      	strb	r1, [r3, r2]
						  		outpar [i][IO_STATE] = 0;
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	4a09      	ldr	r2, [pc, #36]	; (8001ab0 <buzzer_signal+0x118>)
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	4413      	add	r3, r2
 8001a8e:	2200      	movs	r2, #0
 8001a90:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	3301      	adds	r3, #1
 8001a96:	73fb      	strb	r3, [r7, #15]
 8001a98:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <buzzer_signal+0x120>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	7bfa      	ldrb	r2, [r7, #15]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d3ad      	bcc.n	80019fe <buzzer_signal+0x66>
						  	}
						}
				}
		}
}
 8001aa2:	bf00      	nop
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	20000271 	.word	0x20000271
 8001ab0:	200007ec 	.word	0x200007ec
 8001ab4:	20000278 	.word	0x20000278
 8001ab8:	20000184 	.word	0x20000184

08001abc <set_output>:
uint8_t fire_alarm = 0;
uint8_t fire_evacuation = 0;
uint8_t fire_state = 0;

//set special outputs
void set_output (uint8_t *virt){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t iotype;
	uint8_t sub = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	73bb      	strb	r3, [r7, #14]

	iotype = virt [IO_BASIC_FUNC];
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	737b      	strb	r3, [r7, #13]
	sub = virt [IO_SUB_FUNC];
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	785b      	ldrb	r3, [r3, #1]
 8001ad2:	73bb      	strb	r3, [r7, #14]
	if (check_for_call (iotype))
 8001ad4:	7b7b      	ldrb	r3, [r7, #13]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff ff48 	bl	800196c <check_for_call>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 8156 	beq.w	8001d90 <set_output+0x2d4>
		{// car call, hall call or priority call
			if (iotype == HALL_CALL)				// read floor number
 8001ae4:	7b7b      	ldrb	r3, [r7, #13]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d103      	bne.n	8001af2 <set_output+0x36>
				i = virt [IO_FLOOR];
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	78db      	ldrb	r3, [r3, #3]
 8001aee:	73fb      	strb	r3, [r7, #15]
 8001af0:	e002      	b.n	8001af8 <set_output+0x3c>
			else
				i = virt [IO_SUB_FUNC];
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	785b      	ldrb	r3, [r3, #1]
 8001af6:	73fb      	strb	r3, [r7, #15]
			if (i == 0xFF)
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	2bff      	cmp	r3, #255	; 0xff
 8001afc:	d158      	bne.n	8001bb0 <set_output+0xf4>
				{// clear all calls
					for (i = 0; i < mInOut_Number; i++)
 8001afe:	2300      	movs	r3, #0
 8001b00:	73fb      	strb	r3, [r7, #15]
 8001b02:	e049      	b.n	8001b98 <set_output+0xdc>
						{// search output parameter list
							if ((outpar [i][IO_BASIC_FUNC] == iotype) && (outpar [i][IO_ENABLE] == ENABLE))
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	4a9e      	ldr	r2, [pc, #632]	; (8001d80 <set_output+0x2c4>)
 8001b08:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001b0c:	7b7a      	ldrb	r2, [r7, #13]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d13f      	bne.n	8001b92 <set_output+0xd6>
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	4a9a      	ldr	r2, [pc, #616]	; (8001d80 <set_output+0x2c4>)
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	4413      	add	r3, r2
 8001b1a:	799b      	ldrb	r3, [r3, #6]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d138      	bne.n	8001b92 <set_output+0xd6>
								{
									outpar [i][IO_ACK] &= ~virt [IO_LIFT];
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	4a97      	ldr	r2, [pc, #604]	; (8001d80 <set_output+0x2c4>)
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	4413      	add	r3, r2
 8001b28:	79db      	ldrb	r3, [r3, #7]
 8001b2a:	b25a      	sxtb	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3302      	adds	r3, #2
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	b25b      	sxtb	r3, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	b25b      	sxtb	r3, r3
 8001b38:	4013      	ands	r3, r2
 8001b3a:	b25a      	sxtb	r2, r3
 8001b3c:	7bfb      	ldrb	r3, [r7, #15]
 8001b3e:	b2d1      	uxtb	r1, r2
 8001b40:	4a8f      	ldr	r2, [pc, #572]	; (8001d80 <set_output+0x2c4>)
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4413      	add	r3, r2
 8001b46:	460a      	mov	r2, r1
 8001b48:	71da      	strb	r2, [r3, #7]
									if (!outpar [i][IO_ACK])
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	4a8c      	ldr	r2, [pc, #560]	; (8001d80 <set_output+0x2c4>)
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	4413      	add	r3, r2
 8001b52:	79db      	ldrb	r3, [r3, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d11c      	bne.n	8001b92 <set_output+0xd6>
										{// all acknowledgements cancelled
				    					bit_reset (out[i/8], (i%8));				// clear output
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
 8001b5a:	08db      	lsrs	r3, r3, #3
 8001b5c:	b2d8      	uxtb	r0, r3
 8001b5e:	4602      	mov	r2, r0
 8001b60:	4b88      	ldr	r3, [pc, #544]	; (8001d84 <set_output+0x2c8>)
 8001b62:	5c9b      	ldrb	r3, [r3, r2]
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	b25a      	sxtb	r2, r3
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	2101      	movs	r1, #1
 8001b70:	fa01 f303 	lsl.w	r3, r1, r3
 8001b74:	b25b      	sxtb	r3, r3
 8001b76:	43db      	mvns	r3, r3
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	b25b      	sxtb	r3, r3
 8001b7e:	4602      	mov	r2, r0
 8001b80:	b2d9      	uxtb	r1, r3
 8001b82:	4b80      	ldr	r3, [pc, #512]	; (8001d84 <set_output+0x2c8>)
 8001b84:	5499      	strb	r1, [r3, r2]
				  						outpar [i][IO_STATE] = 0;
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	4a7d      	ldr	r2, [pc, #500]	; (8001d80 <set_output+0x2c4>)
 8001b8a:	00db      	lsls	r3, r3, #3
 8001b8c:	4413      	add	r3, r2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	715a      	strb	r2, [r3, #5]
					for (i = 0; i < mInOut_Number; i++)
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	3301      	adds	r3, #1
 8001b96:	73fb      	strb	r3, [r7, #15]
 8001b98:	4b7b      	ldr	r3, [pc, #492]	; (8001d88 <set_output+0x2cc>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d3b0      	bcc.n	8001b04 <set_output+0x48>
				  					}
								}
						}
					memset(Callstatus,0,8);
 8001ba2:	2208      	movs	r2, #8
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4879      	ldr	r0, [pc, #484]	; (8001d8c <set_output+0x2d0>)
 8001ba8:	f007 f82a 	bl	8008c00 <memset>
 8001bac:	f000 bfa8 	b.w	8002b00 <set_output+0x1044>
				}
			else
				{// set or reset single call

					if (iotype == CAR_CALL)
 8001bb0:	7b7b      	ldrb	r3, [r7, #13]
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d141      	bne.n	8001c3a <set_output+0x17e>
					{
						if (virt [IO_STATE] & 0x01)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	3305      	adds	r3, #5
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d01c      	beq.n	8001bfe <set_output+0x142>
						{
							bit_set (Callstatus[(i-1)/8], (i-1)%8);
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	da00      	bge.n	8001bce <set_output+0x112>
 8001bcc:	3307      	adds	r3, #7
 8001bce:	10db      	asrs	r3, r3, #3
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b6e      	ldr	r3, [pc, #440]	; (8001d8c <set_output+0x2d0>)
 8001bd4:	5c9b      	ldrb	r3, [r3, r2]
 8001bd6:	b259      	sxtb	r1, r3
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	4258      	negs	r0, r3
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	f000 0007 	and.w	r0, r0, #7
 8001be6:	bf58      	it	pl
 8001be8:	4243      	negpl	r3, r0
 8001bea:	2001      	movs	r0, #1
 8001bec:	fa00 f303 	lsl.w	r3, r0, r3
 8001bf0:	b25b      	sxtb	r3, r3
 8001bf2:	430b      	orrs	r3, r1
 8001bf4:	b25b      	sxtb	r3, r3
 8001bf6:	b2d9      	uxtb	r1, r3
 8001bf8:	4b64      	ldr	r3, [pc, #400]	; (8001d8c <set_output+0x2d0>)
 8001bfa:	5499      	strb	r1, [r3, r2]
 8001bfc:	e01d      	b.n	8001c3a <set_output+0x17e>
						}
						else
						{
							bit_reset (Callstatus[(i-1)/8], (i-1)%8);
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	da00      	bge.n	8001c08 <set_output+0x14c>
 8001c06:	3307      	adds	r3, #7
 8001c08:	10db      	asrs	r3, r3, #3
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	4b5f      	ldr	r3, [pc, #380]	; (8001d8c <set_output+0x2d0>)
 8001c0e:	5c9b      	ldrb	r3, [r3, r2]
 8001c10:	b259      	sxtb	r1, r3
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	3b01      	subs	r3, #1
 8001c16:	4258      	negs	r0, r3
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	f000 0007 	and.w	r0, r0, #7
 8001c20:	bf58      	it	pl
 8001c22:	4243      	negpl	r3, r0
 8001c24:	2001      	movs	r0, #1
 8001c26:	fa00 f303 	lsl.w	r3, r0, r3
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	b25b      	sxtb	r3, r3
 8001c30:	400b      	ands	r3, r1
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	b2d9      	uxtb	r1, r3
 8001c36:	4b55      	ldr	r3, [pc, #340]	; (8001d8c <set_output+0x2d0>)
 8001c38:	5499      	strb	r1, [r3, r2]
						}
					}
					for (i = 0; i < mInOut_Number; i++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	73fb      	strb	r3, [r7, #15]
 8001c3e:	e097      	b.n	8001d70 <set_output+0x2b4>
						{// search output parameter list
							if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	781a      	ldrb	r2, [r3, #0]
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	494e      	ldr	r1, [pc, #312]	; (8001d80 <set_output+0x2c4>)
 8001c48:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	f040 808c 	bne.w	8001d6a <set_output+0x2ae>
							if (virt [IO_SUB_FUNC]   == outpar [i][IO_SUB_FUNC])
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	3301      	adds	r3, #1
 8001c56:	781a      	ldrb	r2, [r3, #0]
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	4949      	ldr	r1, [pc, #292]	; (8001d80 <set_output+0x2c4>)
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	440b      	add	r3, r1
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	f040 8081 	bne.w	8001d6a <set_output+0x2ae>
							if (virt [IO_FLOOR]      == outpar [i][IO_FLOOR])
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3303      	adds	r3, #3
 8001c6c:	781a      	ldrb	r2, [r3, #0]
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	4943      	ldr	r1, [pc, #268]	; (8001d80 <set_output+0x2c4>)
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	440b      	add	r3, r1
 8001c76:	78db      	ldrb	r3, [r3, #3]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d176      	bne.n	8001d6a <set_output+0x2ae>
							if (virt [IO_LIFT]       &  outpar [i][IO_LIFT])
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3302      	adds	r3, #2
 8001c80:	781a      	ldrb	r2, [r3, #0]
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	493e      	ldr	r1, [pc, #248]	; (8001d80 <set_output+0x2c4>)
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	440b      	add	r3, r1
 8001c8a:	789b      	ldrb	r3, [r3, #2]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d06a      	beq.n	8001d6a <set_output+0x2ae>
							if (!((~virt [IO_DOOR])  & (outpar [i][IO_DOOR] & 0x0F)))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3304      	adds	r3, #4
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	43da      	mvns	r2, r3
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	4938      	ldr	r1, [pc, #224]	; (8001d80 <set_output+0x2c4>)
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	440b      	add	r3, r1
 8001ca4:	791b      	ldrb	r3, [r3, #4]
 8001ca6:	f003 030f 	and.w	r3, r3, #15
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d15c      	bne.n	8001d6a <set_output+0x2ae>
							if (outpar [i][IO_ENABLE] == ENABLE)
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
 8001cb2:	4a33      	ldr	r2, [pc, #204]	; (8001d80 <set_output+0x2c4>)
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	799b      	ldrb	r3, [r3, #6]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d155      	bne.n	8001d6a <set_output+0x2ae>
								{// virtual output matches with physical
				  				if (virt [IO_STATE] & 0x01)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3305      	adds	r3, #5
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d02b      	beq.n	8001d24 <set_output+0x268>
					  				{// set acknowledgement
											bit_set (out[i/8], i%8);				// set physical output
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	08db      	lsrs	r3, r3, #3
 8001cd0:	b2d8      	uxtb	r0, r3
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	4b2b      	ldr	r3, [pc, #172]	; (8001d84 <set_output+0x2c8>)
 8001cd6:	5c9b      	ldrb	r3, [r3, r2]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	b25a      	sxtb	r2, r3
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	b25b      	sxtb	r3, r3
 8001cea:	4313      	orrs	r3, r2
 8001cec:	b25b      	sxtb	r3, r3
 8001cee:	4602      	mov	r2, r0
 8001cf0:	b2d9      	uxtb	r1, r3
 8001cf2:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <set_output+0x2c8>)
 8001cf4:	5499      	strb	r1, [r3, r2]
					  					outpar [i][IO_ACK] |= virt [IO_LIFT];
 8001cf6:	7bfb      	ldrb	r3, [r7, #15]
 8001cf8:	4a21      	ldr	r2, [pc, #132]	; (8001d80 <set_output+0x2c4>)
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	4413      	add	r3, r2
 8001cfe:	79d9      	ldrb	r1, [r3, #7]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3302      	adds	r3, #2
 8001d04:	781a      	ldrb	r2, [r3, #0]
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	b2d1      	uxtb	r1, r2
 8001d0c:	4a1c      	ldr	r2, [pc, #112]	; (8001d80 <set_output+0x2c4>)
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	4413      	add	r3, r2
 8001d12:	460a      	mov	r2, r1
 8001d14:	71da      	strb	r2, [r3, #7]
					  					outpar [i][IO_STATE] = 1;
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	4a19      	ldr	r2, [pc, #100]	; (8001d80 <set_output+0x2c4>)
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	2201      	movs	r2, #1
 8001d20:	715a      	strb	r2, [r3, #5]
 8001d22:	e022      	b.n	8001d6a <set_output+0x2ae>
					  				}
									else
										{// reset acknowledgement
					  					outpar [i][IO_ACK] = 0;
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	4a16      	ldr	r2, [pc, #88]	; (8001d80 <set_output+0x2c4>)
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	71da      	strb	r2, [r3, #7]
											bit_reset (out[i/8], i%8);				// clear physical output
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	08db      	lsrs	r3, r3, #3
 8001d34:	b2d8      	uxtb	r0, r3
 8001d36:	4602      	mov	r2, r0
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <set_output+0x2c8>)
 8001d3a:	5c9b      	ldrb	r3, [r3, r2]
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	b25a      	sxtb	r2, r3
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	2101      	movs	r1, #1
 8001d48:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	b25b      	sxtb	r3, r3
 8001d52:	4013      	ands	r3, r2
 8001d54:	b25b      	sxtb	r3, r3
 8001d56:	4602      	mov	r2, r0
 8001d58:	b2d9      	uxtb	r1, r3
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <set_output+0x2c8>)
 8001d5c:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <set_output+0x2c4>)
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	4413      	add	r3, r2
 8001d66:	2200      	movs	r2, #0
 8001d68:	715a      	strb	r2, [r3, #5]
					for (i = 0; i < mInOut_Number; i++)
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	73fb      	strb	r3, [r7, #15]
 8001d70:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <set_output+0x2cc>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	7bfa      	ldrb	r2, [r7, #15]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	f4ff af62 	bcc.w	8001c40 <set_output+0x184>
 8001d7c:	f000 bec0 	b.w	8002b00 <set_output+0x1044>
 8001d80:	200007ec 	.word	0x200007ec
 8001d84:	20000278 	.word	0x20000278
 8001d88:	20000184 	.word	0x20000184
 8001d8c:	20000308 	.word	0x20000308
										}
								}
						}
				 }
		}
	else if (iotype == POSITION_INDICATOR)
 8001d90:	7b7b      	ldrb	r3, [r7, #13]
 8001d92:	2b40      	cmp	r3, #64	; 0x40
 8001d94:	f040 81a3 	bne.w	80020de <set_output+0x622>
		{//��ʾ��Ϣ
			if (virt [IO_LIFT] == disp_lift)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3302      	adds	r3, #2
 8001d9c:	781a      	ldrb	r2, [r3, #0]
 8001d9e:	4b9d      	ldr	r3, [pc, #628]	; (8002014 <set_output+0x558>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d179      	bne.n	8001e9a <set_output+0x3de>
	  		{// display message is for this lift
					display [BUF_TEN] = virt [IO_DOOR];				// 1. digit; not CANopen compatible
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	791a      	ldrb	r2, [r3, #4]
 8001daa:	4b9b      	ldr	r3, [pc, #620]	; (8002018 <set_output+0x55c>)
 8001dac:	701a      	strb	r2, [r3, #0]
					display [BUF_UNIT] = virt [IO_STATE];			// 2. digit; not CANopen compatible
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	795a      	ldrb	r2, [r3, #5]
 8001db2:	4b99      	ldr	r3, [pc, #612]	; (8002018 <set_output+0x55c>)
 8001db4:	705a      	strb	r2, [r3, #1]
					if(display [BUF_TEN] == 0x20)
 8001db6:	4b98      	ldr	r3, [pc, #608]	; (8002018 <set_output+0x55c>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b20      	cmp	r3, #32
 8001dbe:	d102      	bne.n	8001dc6 <set_output+0x30a>
						display [BUF_TEN] = 0;
 8001dc0:	4b95      	ldr	r3, [pc, #596]	; (8002018 <set_output+0x55c>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	701a      	strb	r2, [r3, #0]
					if(display [BUF_UNIT] == 0x20)
 8001dc6:	4b94      	ldr	r3, [pc, #592]	; (8002018 <set_output+0x55c>)
 8001dc8:	785b      	ldrb	r3, [r3, #1]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b20      	cmp	r3, #32
 8001dce:	d102      	bne.n	8001dd6 <set_output+0x31a>
						display [BUF_UNIT] = 0;
 8001dd0:	4b91      	ldr	r3, [pc, #580]	; (8002018 <set_output+0x55c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	705a      	strb	r2, [r3, #1]
					if (!display [BUF_UNIT] && !display [BUF_TEN])							// lift out of work
 8001dd6:	4b90      	ldr	r3, [pc, #576]	; (8002018 <set_output+0x55c>)
 8001dd8:	785b      	ldrb	r3, [r3, #1]
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d10a      	bne.n	8001df6 <set_output+0x33a>
 8001de0:	4b8d      	ldr	r3, [pc, #564]	; (8002018 <set_output+0x55c>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d105      	bne.n	8001df6 <set_output+0x33a>
					{
						display [BUF_TEN] = A_BETR;
 8001dea:	4b8b      	ldr	r3, [pc, #556]	; (8002018 <set_output+0x55c>)
 8001dec:	2226      	movs	r2, #38	; 0x26
 8001dee:	701a      	strb	r2, [r3, #0]
						display [BUF_UNIT] = A_BETR;
 8001df0:	4b89      	ldr	r3, [pc, #548]	; (8002018 <set_output+0x55c>)
 8001df2:	2226      	movs	r2, #38	; 0x26
 8001df4:	705a      	strb	r2, [r3, #1]
					}
					if((display[BUF_UNIT] != 'J') && (display[BUF_TEN] != 'X'))
 8001df6:	4b88      	ldr	r3, [pc, #544]	; (8002018 <set_output+0x55c>)
 8001df8:	785b      	ldrb	r3, [r3, #1]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b4a      	cmp	r3, #74	; 0x4a
 8001dfe:	d04c      	beq.n	8001e9a <set_output+0x3de>
 8001e00:	4b85      	ldr	r3, [pc, #532]	; (8002018 <set_output+0x55c>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b58      	cmp	r3, #88	; 0x58
 8001e08:	d047      	beq.n	8001e9a <set_output+0x3de>
					{
						if((virt[IO_SUB_FUNC]<56) &&(virt[IO_SUB_FUNC]))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b37      	cmp	r3, #55	; 0x37
 8001e12:	d842      	bhi.n	8001e9a <set_output+0x3de>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3301      	adds	r3, #1
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d03d      	beq.n	8001e9a <set_output+0x3de>
						{
							if((FloorName[virt[IO_SUB_FUNC]-1][0] !=display [BUF_TEN]) ||(FloorName[virt[IO_SUB_FUNC]-1][1] !=display [BUF_UNIT]))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3301      	adds	r3, #1
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	4a7d      	ldr	r2, [pc, #500]	; (800201c <set_output+0x560>)
 8001e28:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001e2c:	4b7a      	ldr	r3, [pc, #488]	; (8002018 <set_output+0x55c>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d10c      	bne.n	8001e50 <set_output+0x394>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	4a77      	ldr	r2, [pc, #476]	; (800201c <set_output+0x560>)
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	4413      	add	r3, r2
 8001e44:	785a      	ldrb	r2, [r3, #1]
 8001e46:	4b74      	ldr	r3, [pc, #464]	; (8002018 <set_output+0x55c>)
 8001e48:	785b      	ldrb	r3, [r3, #1]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d024      	beq.n	8001e9a <set_output+0x3de>
							{
								if((display [BUF_TEN]!=A_BETR) &&(display [BUF_UNIT]!=A_BETR))
 8001e50:	4b71      	ldr	r3, [pc, #452]	; (8002018 <set_output+0x55c>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b26      	cmp	r3, #38	; 0x26
 8001e58:	d01f      	beq.n	8001e9a <set_output+0x3de>
 8001e5a:	4b6f      	ldr	r3, [pc, #444]	; (8002018 <set_output+0x55c>)
 8001e5c:	785b      	ldrb	r3, [r3, #1]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b26      	cmp	r3, #38	; 0x26
 8001e62:	d01a      	beq.n	8001e9a <set_output+0x3de>
								{
									FloorName[virt[IO_SUB_FUNC]-1][0] =display [BUF_TEN];
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3301      	adds	r3, #1
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	4a6a      	ldr	r2, [pc, #424]	; (8002018 <set_output+0x55c>)
 8001e6e:	7812      	ldrb	r2, [r2, #0]
 8001e70:	b2d1      	uxtb	r1, r2
 8001e72:	4a6a      	ldr	r2, [pc, #424]	; (800201c <set_output+0x560>)
 8001e74:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
									FloorName[virt[IO_SUB_FUNC]-1][1] =display [BUF_UNIT];
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	4a65      	ldr	r2, [pc, #404]	; (8002018 <set_output+0x55c>)
 8001e82:	7852      	ldrb	r2, [r2, #1]
 8001e84:	b2d1      	uxtb	r1, r2
 8001e86:	4a65      	ldr	r2, [pc, #404]	; (800201c <set_output+0x560>)
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	4413      	add	r3, r2
 8001e8c:	460a      	mov	r2, r1
 8001e8e:	705a      	strb	r2, [r3, #1]
									Flash_Write_Bytes(DATA_START_ADDRESS, (uint8_t *)&FloorName, sizeof(FloorName));
 8001e90:	226e      	movs	r2, #110	; 0x6e
 8001e92:	4962      	ldr	r1, [pc, #392]	; (800201c <set_output+0x560>)
 8001e94:	4862      	ldr	r0, [pc, #392]	; (8002020 <set_output+0x564>)
 8001e96:	f002 fc0d 	bl	80046b4 <Flash_Write_Bytes>
								}
							}
						}
					}
				}
			for (i = 0; i < mInOut_Number; i++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	73fb      	strb	r3, [r7, #15]
 8001e9e:	e116      	b.n	80020ce <set_output+0x612>
				{// search output parameter list
					if ((outpar [i][IO_BASIC_FUNC] == POSITION_INDICATOR) &&
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	4a60      	ldr	r2, [pc, #384]	; (8002024 <set_output+0x568>)
 8001ea4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001ea8:	2b40      	cmp	r3, #64	; 0x40
 8001eaa:	f040 810c 	bne.w	80020c6 <set_output+0x60a>
							(outpar [i][IO_LIFT] == virt [IO_LIFT]) &&
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	4a5c      	ldr	r2, [pc, #368]	; (8002024 <set_output+0x568>)
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	789a      	ldrb	r2, [r3, #2]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3302      	adds	r3, #2
 8001ebc:	781b      	ldrb	r3, [r3, #0]
					if ((outpar [i][IO_BASIC_FUNC] == POSITION_INDICATOR) &&
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	f040 8101 	bne.w	80020c6 <set_output+0x60a>
							(outpar [i][IO_ENABLE] == ENABLE))
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	4a57      	ldr	r2, [pc, #348]	; (8002024 <set_output+0x568>)
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	4413      	add	r3, r2
 8001ecc:	799b      	ldrb	r3, [r3, #6]
							(outpar [i][IO_LIFT] == virt [IO_LIFT]) &&
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	f040 80f9 	bne.w	80020c6 <set_output+0x60a>
						{// position ind. output for this lift
							switch (outpar [i][IO_SUB_FUNC])
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
 8001ed6:	4a53      	ldr	r2, [pc, #332]	; (8002024 <set_output+0x568>)
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	785b      	ldrb	r3, [r3, #1]
 8001ede:	2b03      	cmp	r3, #3
 8001ee0:	f000 80a4 	beq.w	800202c <set_output+0x570>
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	f300 80ef 	bgt.w	80020c8 <set_output+0x60c>
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d002      	beq.n	8001ef4 <set_output+0x438>
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d044      	beq.n	8001f7c <set_output+0x4c0>
 8001ef2:	e0e9      	b.n	80020c8 <set_output+0x60c>
								{// type of output
									case (ONE_OF_N):					// 1 of n controlled display
										if (virt [IO_SUB_FUNC] == outpar [i][IO_FLOOR])
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	781a      	ldrb	r2, [r3, #0]
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	4949      	ldr	r1, [pc, #292]	; (8002024 <set_output+0x568>)
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	440b      	add	r3, r1
 8001f02:	78db      	ldrb	r3, [r3, #3]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d11b      	bne.n	8001f40 <set_output+0x484>
											{
												bit_set (out[i/8], i%8);		// set physical output
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	08db      	lsrs	r3, r3, #3
 8001f0c:	b2d8      	uxtb	r0, r3
 8001f0e:	4602      	mov	r2, r0
 8001f10:	4b45      	ldr	r3, [pc, #276]	; (8002028 <set_output+0x56c>)
 8001f12:	5c9b      	ldrb	r3, [r3, r2]
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	b25a      	sxtb	r2, r3
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	2101      	movs	r1, #1
 8001f20:	fa01 f303 	lsl.w	r3, r1, r3
 8001f24:	b25b      	sxtb	r3, r3
 8001f26:	4313      	orrs	r3, r2
 8001f28:	b25b      	sxtb	r3, r3
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	b2d9      	uxtb	r1, r3
 8001f2e:	4b3e      	ldr	r3, [pc, #248]	; (8002028 <set_output+0x56c>)
 8001f30:	5499      	strb	r1, [r3, r2]
												outpar [i][IO_STATE] = 1;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	4a3b      	ldr	r2, [pc, #236]	; (8002024 <set_output+0x568>)
 8001f36:	00db      	lsls	r3, r3, #3
 8001f38:	4413      	add	r3, r2
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	715a      	strb	r2, [r3, #5]
					  				else
											{
							  				bit_reset (out[i/8], i%8);		// reset physical output
						  					outpar [i][IO_STATE] = 0;
											}
										break;
 8001f3e:	e0c3      	b.n	80020c8 <set_output+0x60c>
							  				bit_reset (out[i/8], i%8);		// reset physical output
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	08db      	lsrs	r3, r3, #3
 8001f44:	b2d8      	uxtb	r0, r3
 8001f46:	4602      	mov	r2, r0
 8001f48:	4b37      	ldr	r3, [pc, #220]	; (8002028 <set_output+0x56c>)
 8001f4a:	5c9b      	ldrb	r3, [r3, r2]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	b25a      	sxtb	r2, r3
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	2101      	movs	r1, #1
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	b25b      	sxtb	r3, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	b25b      	sxtb	r3, r3
 8001f62:	4013      	ands	r3, r2
 8001f64:	b25b      	sxtb	r3, r3
 8001f66:	4602      	mov	r2, r0
 8001f68:	b2d9      	uxtb	r1, r3
 8001f6a:	4b2f      	ldr	r3, [pc, #188]	; (8002028 <set_output+0x56c>)
 8001f6c:	5499      	strb	r1, [r3, r2]
						  					outpar [i][IO_STATE] = 0;
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	4a2c      	ldr	r2, [pc, #176]	; (8002024 <set_output+0x568>)
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	4413      	add	r3, r2
 8001f76:	2200      	movs	r2, #0
 8001f78:	715a      	strb	r2, [r3, #5]
										break;
 8001f7a:	e0a5      	b.n	80020c8 <set_output+0x60c>

									case (BINARY):						// binary controlled display
										if ((virt [IO_SUB_FUNC] >> (outpar [i][IO_FLOOR] - 1)) & 0x01)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	4619      	mov	r1, r3
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	4a27      	ldr	r2, [pc, #156]	; (8002024 <set_output+0x568>)
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	78db      	ldrb	r3, [r3, #3]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	fa41 f303 	asr.w	r3, r1, r3
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d01c      	beq.n	8001fd6 <set_output+0x51a>
											{
												bit_set (out[i/8], i&8);			// set physical output
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	08db      	lsrs	r3, r3, #3
 8001fa0:	b2d8      	uxtb	r0, r3
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	4b20      	ldr	r3, [pc, #128]	; (8002028 <set_output+0x56c>)
 8001fa6:	5c9b      	ldrb	r3, [r3, r2]
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	b25a      	sxtb	r2, r3
 8001fac:	7bfb      	ldrb	r3, [r7, #15]
 8001fae:	2101      	movs	r1, #1
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	b25b      	sxtb	r3, r3
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	b25b      	sxtb	r3, r3
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	b2d9      	uxtb	r1, r3
 8001fc4:	4b18      	ldr	r3, [pc, #96]	; (8002028 <set_output+0x56c>)
 8001fc6:	5499      	strb	r1, [r3, r2]
					 							outpar [i][IO_STATE] = 1;
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
 8001fca:	4a16      	ldr	r2, [pc, #88]	; (8002024 <set_output+0x568>)
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	715a      	strb	r2, [r3, #5]
					  				else
											{
							  				bit_reset (out[i/8], i%8);			// reset physical output
						  					outpar [i][IO_STATE] = 0;
											}
										break;
 8001fd4:	e078      	b.n	80020c8 <set_output+0x60c>
							  				bit_reset (out[i/8], i%8);			// reset physical output
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
 8001fd8:	08db      	lsrs	r3, r3, #3
 8001fda:	b2d8      	uxtb	r0, r3
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b12      	ldr	r3, [pc, #72]	; (8002028 <set_output+0x56c>)
 8001fe0:	5c9b      	ldrb	r3, [r3, r2]
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	b25a      	sxtb	r2, r3
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	2101      	movs	r1, #1
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	b25b      	sxtb	r3, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	b25b      	sxtb	r3, r3
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	b2d9      	uxtb	r1, r3
 8002000:	4b09      	ldr	r3, [pc, #36]	; (8002028 <set_output+0x56c>)
 8002002:	5499      	strb	r1, [r3, r2]
						  					outpar [i][IO_STATE] = 0;
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	4a07      	ldr	r2, [pc, #28]	; (8002024 <set_output+0x568>)
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	4413      	add	r3, r2
 800200c:	2200      	movs	r2, #0
 800200e:	715a      	strb	r2, [r3, #5]
										break;
 8002010:	e05a      	b.n	80020c8 <set_output+0x60c>
 8002012:	bf00      	nop
 8002014:	20000b9c 	.word	0x20000b9c
 8002018:	20000544 	.word	0x20000544
 800201c:	20000294 	.word	0x20000294
 8002020:	0801fc00 	.word	0x0801fc00
 8002024:	200007ec 	.word	0x200007ec
 8002028:	20000278 	.word	0x20000278

									case (GRAY):						// gray code controlled display
										if ((graycode [virt [IO_SUB_FUNC]] >> (outpar [i][IO_FLOOR] - 1)) & 0x01)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3301      	adds	r3, #1
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	4ba9      	ldr	r3, [pc, #676]	; (80022dc <set_output+0x820>)
 8002036:	5c9b      	ldrb	r3, [r3, r2]
 8002038:	4619      	mov	r1, r3
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	4aa8      	ldr	r2, [pc, #672]	; (80022e0 <set_output+0x824>)
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4413      	add	r3, r2
 8002042:	78db      	ldrb	r3, [r3, #3]
 8002044:	3b01      	subs	r3, #1
 8002046:	fa41 f303 	asr.w	r3, r1, r3
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d01b      	beq.n	800208a <set_output+0x5ce>
											{
												bit_set (out[i/8], i%8);			// set physical output
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	08db      	lsrs	r3, r3, #3
 8002056:	b2d8      	uxtb	r0, r3
 8002058:	4602      	mov	r2, r0
 800205a:	4ba2      	ldr	r3, [pc, #648]	; (80022e4 <set_output+0x828>)
 800205c:	5c9b      	ldrb	r3, [r3, r2]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	b25a      	sxtb	r2, r3
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	2101      	movs	r1, #1
 800206a:	fa01 f303 	lsl.w	r3, r1, r3
 800206e:	b25b      	sxtb	r3, r3
 8002070:	4313      	orrs	r3, r2
 8002072:	b25b      	sxtb	r3, r3
 8002074:	4602      	mov	r2, r0
 8002076:	b2d9      	uxtb	r1, r3
 8002078:	4b9a      	ldr	r3, [pc, #616]	; (80022e4 <set_output+0x828>)
 800207a:	5499      	strb	r1, [r3, r2]
												outpar [i][IO_STATE] = 1;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	4a98      	ldr	r2, [pc, #608]	; (80022e0 <set_output+0x824>)
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4413      	add	r3, r2
 8002084:	2201      	movs	r2, #1
 8002086:	715a      	strb	r2, [r3, #5]
						  			else
											{
							  				bit_reset (out[i/8], i%8);			// reset physical output
						  					outpar [i][IO_STATE] = 0;
											}
										break;
 8002088:	e01e      	b.n	80020c8 <set_output+0x60c>
							  				bit_reset (out[i/8], i%8);			// reset physical output
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	08db      	lsrs	r3, r3, #3
 800208e:	b2d8      	uxtb	r0, r3
 8002090:	4602      	mov	r2, r0
 8002092:	4b94      	ldr	r3, [pc, #592]	; (80022e4 <set_output+0x828>)
 8002094:	5c9b      	ldrb	r3, [r3, r2]
 8002096:	b2db      	uxtb	r3, r3
 8002098:	b25a      	sxtb	r2, r3
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	2101      	movs	r1, #1
 80020a2:	fa01 f303 	lsl.w	r3, r1, r3
 80020a6:	b25b      	sxtb	r3, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	4013      	ands	r3, r2
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	4602      	mov	r2, r0
 80020b2:	b2d9      	uxtb	r1, r3
 80020b4:	4b8b      	ldr	r3, [pc, #556]	; (80022e4 <set_output+0x828>)
 80020b6:	5499      	strb	r1, [r3, r2]
						  					outpar [i][IO_STATE] = 0;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	4a89      	ldr	r2, [pc, #548]	; (80022e0 <set_output+0x824>)
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	4413      	add	r3, r2
 80020c0:	2200      	movs	r2, #0
 80020c2:	715a      	strb	r2, [r3, #5]
										break;
 80020c4:	e000      	b.n	80020c8 <set_output+0x60c>
								}
						}
 80020c6:	bf00      	nop
			for (i = 0; i < mInOut_Number; i++)
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	3301      	adds	r3, #1
 80020cc:	73fb      	strb	r3, [r7, #15]
 80020ce:	4b86      	ldr	r3, [pc, #536]	; (80022e8 <set_output+0x82c>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	7bfa      	ldrb	r2, [r7, #15]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	f4ff aee3 	bcc.w	8001ea0 <set_output+0x3e4>
 80020da:	f000 bd11 	b.w	8002b00 <set_output+0x1044>
				}
		}
	else if ((iotype == DIRECTION_IND) && (virt [IO_LIFT] == disp_lift))
 80020de:	7b7b      	ldrb	r3, [r7, #13]
 80020e0:	2b42      	cmp	r3, #66	; 0x42
 80020e2:	d152      	bne.n	800218a <set_output+0x6ce>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3302      	adds	r3, #2
 80020e8:	781a      	ldrb	r2, [r3, #0]
 80020ea:	4b80      	ldr	r3, [pc, #512]	; (80022ec <set_output+0x830>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d14b      	bne.n	800218a <set_output+0x6ce>
		{//�����
			if (!virt [IO_STATE] & 0x01)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3305      	adds	r3, #5
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10b      	bne.n	8002114 <set_output+0x658>
			{
				display[BUF_ARROW] &= 0xF0;
 80020fc:	4b7c      	ldr	r3, [pc, #496]	; (80022f0 <set_output+0x834>)
 80020fe:	789b      	ldrb	r3, [r3, #2]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	f023 030f 	bic.w	r3, r3, #15
 8002106:	b2da      	uxtb	r2, r3
 8002108:	4b79      	ldr	r3, [pc, #484]	; (80022f0 <set_output+0x834>)
 800210a:	709a      	strb	r2, [r3, #2]
				Arrow_state = 0;
 800210c:	4b79      	ldr	r3, [pc, #484]	; (80022f4 <set_output+0x838>)
 800210e:	2200      	movs	r2, #0
 8002110:	701a      	strb	r2, [r3, #0]
 8002112:	e025      	b.n	8002160 <set_output+0x6a4>
			}
			else
			{
				display[BUF_ARROW] = (display[BUF_ARROW] & 0xF0) | ((virt [IO_SUB_FUNC] & 0x03) | ((virt [IO_SUB_FUNC] >> 2) & 0x0C));
 8002114:	4b76      	ldr	r3, [pc, #472]	; (80022f0 <set_output+0x834>)
 8002116:	789b      	ldrb	r3, [r3, #2]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	b25b      	sxtb	r3, r3
 800211c:	f023 030f 	bic.w	r3, r3, #15
 8002120:	b25a      	sxtb	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3301      	adds	r3, #1
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b25b      	sxtb	r3, r3
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	b259      	sxtb	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3301      	adds	r3, #1
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	089b      	lsrs	r3, r3, #2
 8002138:	b2db      	uxtb	r3, r3
 800213a:	b25b      	sxtb	r3, r3
 800213c:	f003 030c 	and.w	r3, r3, #12
 8002140:	b25b      	sxtb	r3, r3
 8002142:	430b      	orrs	r3, r1
 8002144:	b25b      	sxtb	r3, r3
 8002146:	4313      	orrs	r3, r2
 8002148:	b25b      	sxtb	r3, r3
 800214a:	b2da      	uxtb	r2, r3
 800214c:	4b68      	ldr	r3, [pc, #416]	; (80022f0 <set_output+0x834>)
 800214e:	709a      	strb	r2, [r3, #2]
				Arrow_state =(virt [IO_SUB_FUNC] & 0x33);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3301      	adds	r3, #1
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	f003 0333 	and.w	r3, r3, #51	; 0x33
 800215a:	b2da      	uxtb	r2, r3
 800215c:	4b65      	ldr	r3, [pc, #404]	; (80022f4 <set_output+0x838>)
 800215e:	701a      	strb	r2, [r3, #0]
			}
			if ((display[BUF_ARROW] & 0x03) > 2)
 8002160:	4b63      	ldr	r3, [pc, #396]	; (80022f0 <set_output+0x834>)
 8002162:	789b      	ldrb	r3, [r3, #2]
 8002164:	b2db      	uxtb	r3, r3
 8002166:	f003 0303 	and.w	r3, r3, #3
 800216a:	2b02      	cmp	r3, #2
 800216c:	f340 84c8 	ble.w	8002b00 <set_output+0x1044>
			{
				display[BUF_ARROW] &= 0xF0;
 8002170:	4b5f      	ldr	r3, [pc, #380]	; (80022f0 <set_output+0x834>)
 8002172:	789b      	ldrb	r3, [r3, #2]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	f023 030f 	bic.w	r3, r3, #15
 800217a:	b2da      	uxtb	r2, r3
 800217c:	4b5c      	ldr	r3, [pc, #368]	; (80022f0 <set_output+0x834>)
 800217e:	709a      	strb	r2, [r3, #2]
				Arrow_state =0;
 8002180:	4b5c      	ldr	r3, [pc, #368]	; (80022f4 <set_output+0x838>)
 8002182:	2200      	movs	r2, #0
 8002184:	701a      	strb	r2, [r3, #0]
			if ((display[BUF_ARROW] & 0x03) > 2)
 8002186:	f000 bcbb 	b.w	8002b00 <set_output+0x1044>
			}


		}
	else if((iotype == LIGHT_FUNC) &&
 800218a:	7b7b      	ldrb	r3, [r7, #13]
 800218c:	2b49      	cmp	r3, #73	; 0x49
 800218e:	f040 80da 	bne.w	8002346 <set_output+0x88a>
			(sub & (HALL_LANTERN_UP | HALL_LANTERN_DN | DIRECTION_IND_UP | DIRECTION_IND_DN)))
 8002192:	7bbb      	ldrb	r3, [r7, #14]
 8002194:	f003 030f 	and.w	r3, r3, #15
	else if((iotype == LIGHT_FUNC) &&
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 80d4 	beq.w	8002346 <set_output+0x88a>
		{			
			for (i = 0; i < mInOut_Number; i++)
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]
 80021a2:	e0c9      	b.n	8002338 <set_output+0x87c>
				{// search output parameter list
					if ((virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC]) &&
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	781a      	ldrb	r2, [r3, #0]
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	494d      	ldr	r1, [pc, #308]	; (80022e0 <set_output+0x824>)
 80021ac:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	f040 80be 	bne.w	8002332 <set_output+0x876>
							(virt [IO_LIFT]  	  == outpar [i][IO_LIFT]) &&
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3302      	adds	r3, #2
 80021ba:	781a      	ldrb	r2, [r3, #0]
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	4948      	ldr	r1, [pc, #288]	; (80022e0 <set_output+0x824>)
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	440b      	add	r3, r1
 80021c4:	789b      	ldrb	r3, [r3, #2]
					if ((virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC]) &&
 80021c6:	429a      	cmp	r2, r3
 80021c8:	f040 80b3 	bne.w	8002332 <set_output+0x876>
							(outpar [i][IO_ENABLE] == ENABLE))
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	4a44      	ldr	r2, [pc, #272]	; (80022e0 <set_output+0x824>)
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	4413      	add	r3, r2
 80021d4:	799b      	ldrb	r3, [r3, #6]
							(virt [IO_LIFT]  	  == outpar [i][IO_LIFT]) &&
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	f040 80ab 	bne.w	8002332 <set_output+0x876>
						{
							if (((virt [IO_SUB_FUNC]   & outpar [i][IO_SUB_FUNC] & 0x0F) || (!outpar [i][IO_SUB_FUNC])) &&
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3301      	adds	r3, #1
 80021e0:	781a      	ldrb	r2, [r3, #0]
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	493e      	ldr	r1, [pc, #248]	; (80022e0 <set_output+0x824>)
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	440b      	add	r3, r1
 80021ea:	785b      	ldrb	r3, [r3, #1]
 80021ec:	4013      	ands	r3, r2
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	f003 030f 	and.w	r3, r3, #15
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d106      	bne.n	8002206 <set_output+0x74a>
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	4a39      	ldr	r2, [pc, #228]	; (80022e0 <set_output+0x824>)
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	4413      	add	r3, r2
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d178      	bne.n	80022f8 <set_output+0x83c>
								  ((virt [IO_FLOOR] == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR])) &&
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3303      	adds	r3, #3
 800220a:	781a      	ldrb	r2, [r3, #0]
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	4934      	ldr	r1, [pc, #208]	; (80022e0 <set_output+0x824>)
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	440b      	add	r3, r1
 8002214:	78db      	ldrb	r3, [r3, #3]
							if (((virt [IO_SUB_FUNC]   & outpar [i][IO_SUB_FUNC] & 0x0F) || (!outpar [i][IO_SUB_FUNC])) &&
 8002216:	429a      	cmp	r2, r3
 8002218:	d00b      	beq.n	8002232 <set_output+0x776>
								  ((virt [IO_FLOOR] == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR])) &&
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3303      	adds	r3, #3
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	2bff      	cmp	r3, #255	; 0xff
 8002222:	d006      	beq.n	8002232 <set_output+0x776>
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	4a2e      	ldr	r2, [pc, #184]	; (80022e0 <set_output+0x824>)
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	4413      	add	r3, r2
 800222c:	78db      	ldrb	r3, [r3, #3]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d162      	bne.n	80022f8 <set_output+0x83c>
								  ((virt [IO_DOOR]   & outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR])))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3304      	adds	r3, #4
 8002236:	781a      	ldrb	r2, [r3, #0]
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	4929      	ldr	r1, [pc, #164]	; (80022e0 <set_output+0x824>)
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	440b      	add	r3, r1
 8002240:	791b      	ldrb	r3, [r3, #4]
 8002242:	4013      	ands	r3, r2
 8002244:	b2db      	uxtb	r3, r3
								  ((virt [IO_FLOOR] == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR])) &&
 8002246:	2b00      	cmp	r3, #0
 8002248:	d106      	bne.n	8002258 <set_output+0x79c>
								  ((virt [IO_DOOR]   & outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR])))
 800224a:	7bfb      	ldrb	r3, [r7, #15]
 800224c:	4a24      	ldr	r2, [pc, #144]	; (80022e0 <set_output+0x824>)
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4413      	add	r3, r2
 8002252:	791b      	ldrb	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d14f      	bne.n	80022f8 <set_output+0x83c>
								{
									if (virt [IO_STATE] & 0x01)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3305      	adds	r3, #5
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	d01b      	beq.n	800229e <set_output+0x7e2>
										{
											bit_set (out[i/8], i % 8);							//set physical output
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	08db      	lsrs	r3, r3, #3
 800226a:	b2d8      	uxtb	r0, r3
 800226c:	4602      	mov	r2, r0
 800226e:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <set_output+0x828>)
 8002270:	5c9b      	ldrb	r3, [r3, r2]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	b25a      	sxtb	r2, r3
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	2101      	movs	r1, #1
 800227e:	fa01 f303 	lsl.w	r3, r1, r3
 8002282:	b25b      	sxtb	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	b25b      	sxtb	r3, r3
 8002288:	4602      	mov	r2, r0
 800228a:	b2d9      	uxtb	r1, r3
 800228c:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <set_output+0x828>)
 800228e:	5499      	strb	r1, [r3, r2]
					  		 			outpar [i][IO_STATE] = 1;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	4a13      	ldr	r2, [pc, #76]	; (80022e0 <set_output+0x824>)
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4413      	add	r3, r2
 8002298:	2201      	movs	r2, #1
 800229a:	715a      	strb	r2, [r3, #5]
									if (virt [IO_STATE] & 0x01)
 800229c:	e049      	b.n	8002332 <set_output+0x876>
										}
									else
										{
											bit_reset (out[i/8], i % 8);						//reset physical output
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	08db      	lsrs	r3, r3, #3
 80022a2:	b2d8      	uxtb	r0, r3
 80022a4:	4602      	mov	r2, r0
 80022a6:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <set_output+0x828>)
 80022a8:	5c9b      	ldrb	r3, [r3, r2]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	b25a      	sxtb	r2, r3
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	2101      	movs	r1, #1
 80022b6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ba:	b25b      	sxtb	r3, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	b25b      	sxtb	r3, r3
 80022c0:	4013      	ands	r3, r2
 80022c2:	b25b      	sxtb	r3, r3
 80022c4:	4602      	mov	r2, r0
 80022c6:	b2d9      	uxtb	r1, r3
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <set_output+0x828>)
 80022ca:	5499      	strb	r1, [r3, r2]
					    				outpar [i][IO_STATE] = 0;
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	4a04      	ldr	r2, [pc, #16]	; (80022e0 <set_output+0x824>)
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	4413      	add	r3, r2
 80022d4:	2200      	movs	r2, #0
 80022d6:	715a      	strb	r2, [r3, #5]
									if (virt [IO_STATE] & 0x01)
 80022d8:	e02b      	b.n	8002332 <set_output+0x876>
 80022da:	bf00      	nop
 80022dc:	08009504 	.word	0x08009504
 80022e0:	200007ec 	.word	0x200007ec
 80022e4:	20000278 	.word	0x20000278
 80022e8:	20000184 	.word	0x20000184
 80022ec:	20000b9c 	.word	0x20000b9c
 80022f0:	20000544 	.word	0x20000544
 80022f4:	200007e9 	.word	0x200007e9
										}
							 	}
							else
								{// reset all not matching indications
									bit_reset (out[i/8], i % 8);								//reset physical output
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	08db      	lsrs	r3, r3, #3
 80022fc:	b2d8      	uxtb	r0, r3
 80022fe:	4602      	mov	r2, r0
 8002300:	4b84      	ldr	r3, [pc, #528]	; (8002514 <set_output+0xa58>)
 8002302:	5c9b      	ldrb	r3, [r3, r2]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	b25a      	sxtb	r2, r3
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	2101      	movs	r1, #1
 8002310:	fa01 f303 	lsl.w	r3, r1, r3
 8002314:	b25b      	sxtb	r3, r3
 8002316:	43db      	mvns	r3, r3
 8002318:	b25b      	sxtb	r3, r3
 800231a:	4013      	ands	r3, r2
 800231c:	b25b      	sxtb	r3, r3
 800231e:	4602      	mov	r2, r0
 8002320:	b2d9      	uxtb	r1, r3
 8002322:	4b7c      	ldr	r3, [pc, #496]	; (8002514 <set_output+0xa58>)
 8002324:	5499      	strb	r1, [r3, r2]
									outpar [i][IO_STATE] = 0;
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	4a7b      	ldr	r2, [pc, #492]	; (8002518 <set_output+0xa5c>)
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4413      	add	r3, r2
 800232e:	2200      	movs	r2, #0
 8002330:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	3301      	adds	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
 8002338:	4b78      	ldr	r3, [pc, #480]	; (800251c <set_output+0xa60>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	7bfa      	ldrb	r2, [r7, #15]
 800233e:	429a      	cmp	r2, r3
 8002340:	f4ff af30 	bcc.w	80021a4 <set_output+0x6e8>
	else if((iotype == LIGHT_FUNC) &&
 8002344:	e3dc      	b.n	8002b00 <set_output+0x1044>
								}
						}
				}
		}
	else if (iotype == SPEAKER_BUZ)
 8002346:	7b7b      	ldrb	r3, [r7, #13]
 8002348:	2b4c      	cmp	r3, #76	; 0x4c
 800234a:	d153      	bne.n	80023f4 <set_output+0x938>
		{//��վ��
			switch(sub)
 800234c:	7bbb      	ldrb	r3, [r7, #14]
 800234e:	2b10      	cmp	r3, #16
 8002350:	d01c      	beq.n	800238c <set_output+0x8d0>
 8002352:	2b10      	cmp	r3, #16
 8002354:	f300 83d4 	bgt.w	8002b00 <set_output+0x1044>
 8002358:	2b04      	cmp	r3, #4
 800235a:	d002      	beq.n	8002362 <set_output+0x8a6>
 800235c:	2b08      	cmp	r3, #8
 800235e:	f040 83cf 	bne.w	8002b00 <set_output+0x1044>
				{
					case BUZZER_FIRE:
					case BUZZER_LEVELING:						
						if(virt[IO_STATE])					
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3305      	adds	r3, #5
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d007      	beq.n	800237c <set_output+0x8c0>
							buzzer |= BUZ_WORKING;
 800236c:	4b6c      	ldr	r3, [pc, #432]	; (8002520 <set_output+0xa64>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	b2da      	uxtb	r2, r3
 8002376:	4b6a      	ldr	r3, [pc, #424]	; (8002520 <set_output+0xa64>)
 8002378:	701a      	strb	r2, [r3, #0]
						else
							buzzer &= ~BUZ_WORKING;
						break;
 800237a:	e3c1      	b.n	8002b00 <set_output+0x1044>
							buzzer &= ~BUZ_WORKING;
 800237c:	4b68      	ldr	r3, [pc, #416]	; (8002520 <set_output+0xa64>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b66      	ldr	r3, [pc, #408]	; (8002520 <set_output+0xa64>)
 8002388:	701a      	strb	r2, [r3, #0]
						break;
 800238a:	e3b9      	b.n	8002b00 <set_output+0x1044>

					case BUZZER_NORMAL:
						if(virt[IO_STATE])		
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3305      	adds	r3, #5
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d026      	beq.n	80023e4 <set_output+0x928>
							{
								if(virt[IO_DOOR] & BIT_0)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	3304      	adds	r3, #4
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d01b      	beq.n	80023dc <set_output+0x920>
									{
										buzzer |= (BUZ_WORKING | BUZ_PULSE);
 80023a4:	4b5e      	ldr	r3, [pc, #376]	; (8002520 <set_output+0xa64>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	f043 0303 	orr.w	r3, r3, #3
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	4b5c      	ldr	r3, [pc, #368]	; (8002520 <set_output+0xa64>)
 80023b0:	701a      	strb	r2, [r3, #0]
										bFunc.buz_state = true;
 80023b2:	4a5c      	ldr	r2, [pc, #368]	; (8002524 <set_output+0xa68>)
 80023b4:	7813      	ldrb	r3, [r2, #0]
 80023b6:	f043 0302 	orr.w	r3, r3, #2
 80023ba:	7013      	strb	r3, [r2, #0]
										att_alarm_timer = virt[IO_FLOOR];
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	78da      	ldrb	r2, [r3, #3]
 80023c0:	4b59      	ldr	r3, [pc, #356]	; (8002528 <set_output+0xa6c>)
 80023c2:	701a      	strb	r2, [r3, #0]
										buz_alarm_timer = att_alarm_timer;
 80023c4:	4b58      	ldr	r3, [pc, #352]	; (8002528 <set_output+0xa6c>)
 80023c6:	781a      	ldrb	r2, [r3, #0]
 80023c8:	4b58      	ldr	r3, [pc, #352]	; (800252c <set_output+0xa70>)
 80023ca:	701a      	strb	r2, [r3, #0]
										buz_alarm_totaltimer = virt[IO_DOOR] >> 1;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3304      	adds	r3, #4
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	085b      	lsrs	r3, r3, #1
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4b56      	ldr	r3, [pc, #344]	; (8002530 <set_output+0xa74>)
 80023d8:	701a      	strb	r2, [r3, #0]
									buzzer = BUZ_WORKING;
							}
						else
							buzzer &= ~(BUZ_WORKING | BUZ_PULSE);

						break;
 80023da:	e391      	b.n	8002b00 <set_output+0x1044>
									buzzer = BUZ_WORKING;
 80023dc:	4b50      	ldr	r3, [pc, #320]	; (8002520 <set_output+0xa64>)
 80023de:	2201      	movs	r2, #1
 80023e0:	701a      	strb	r2, [r3, #0]
						break;
 80023e2:	e38d      	b.n	8002b00 <set_output+0x1044>
							buzzer &= ~(BUZ_WORKING | BUZ_PULSE);
 80023e4:	4b4e      	ldr	r3, [pc, #312]	; (8002520 <set_output+0xa64>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	f023 0303 	bic.w	r3, r3, #3
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4b4c      	ldr	r3, [pc, #304]	; (8002520 <set_output+0xa64>)
 80023f0:	701a      	strb	r2, [r3, #0]
						break;
 80023f2:	e385      	b.n	8002b00 <set_output+0x1044>
				}
		}
	else if (iotype == ARRIVAL_INDICATION)
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	2b44      	cmp	r3, #68	; 0x44
 80023f8:	f040 809c 	bne.w	8002534 <set_output+0xa78>
		{//��վ��
			for (i = 0; i < mInOut_Number; i++)
 80023fc:	2300      	movs	r3, #0
 80023fe:	73fb      	strb	r3, [r7, #15]
 8002400:	e081      	b.n	8002506 <set_output+0xa4a>
				{// search output parameter list
					if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	4943      	ldr	r1, [pc, #268]	; (8002518 <set_output+0xa5c>)
 800240a:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 800240e:	429a      	cmp	r2, r3
 8002410:	d176      	bne.n	8002500 <set_output+0xa44>
					if ((virt [IO_SUB_FUNC]   & outpar [i][IO_SUB_FUNC] & 0x03) || (!outpar [i][IO_SUB_FUNC]))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3301      	adds	r3, #1
 8002416:	781a      	ldrb	r2, [r3, #0]
 8002418:	7bfb      	ldrb	r3, [r7, #15]
 800241a:	493f      	ldr	r1, [pc, #252]	; (8002518 <set_output+0xa5c>)
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	440b      	add	r3, r1
 8002420:	785b      	ldrb	r3, [r3, #1]
 8002422:	4013      	ands	r3, r2
 8002424:	b2db      	uxtb	r3, r3
 8002426:	f003 0303 	and.w	r3, r3, #3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d106      	bne.n	800243c <set_output+0x980>
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	4a39      	ldr	r2, [pc, #228]	; (8002518 <set_output+0xa5c>)
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4413      	add	r3, r2
 8002436:	785b      	ldrb	r3, [r3, #1]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d161      	bne.n	8002500 <set_output+0xa44>
					if ((virt [IO_FLOOR]     == outpar [i][IO_FLOOR]) || (virt [IO_FLOOR] == 0xFF) || (!outpar [i][IO_FLOOR]))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3303      	adds	r3, #3
 8002440:	781a      	ldrb	r2, [r3, #0]
 8002442:	7bfb      	ldrb	r3, [r7, #15]
 8002444:	4934      	ldr	r1, [pc, #208]	; (8002518 <set_output+0xa5c>)
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	440b      	add	r3, r1
 800244a:	78db      	ldrb	r3, [r3, #3]
 800244c:	429a      	cmp	r2, r3
 800244e:	d00b      	beq.n	8002468 <set_output+0x9ac>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3303      	adds	r3, #3
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2bff      	cmp	r3, #255	; 0xff
 8002458:	d006      	beq.n	8002468 <set_output+0x9ac>
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	4a2e      	ldr	r2, [pc, #184]	; (8002518 <set_output+0xa5c>)
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	4413      	add	r3, r2
 8002462:	78db      	ldrb	r3, [r3, #3]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d14b      	bne.n	8002500 <set_output+0xa44>
					if (virt [IO_LIFT]       == outpar [i][IO_LIFT])
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3302      	adds	r3, #2
 800246c:	781a      	ldrb	r2, [r3, #0]
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	4929      	ldr	r1, [pc, #164]	; (8002518 <set_output+0xa5c>)
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	440b      	add	r3, r1
 8002476:	789b      	ldrb	r3, [r3, #2]
 8002478:	429a      	cmp	r2, r3
 800247a:	d141      	bne.n	8002500 <set_output+0xa44>
					if ((virt [IO_DOOR]       & outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR]))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3304      	adds	r3, #4
 8002480:	781a      	ldrb	r2, [r3, #0]
 8002482:	7bfb      	ldrb	r3, [r7, #15]
 8002484:	4924      	ldr	r1, [pc, #144]	; (8002518 <set_output+0xa5c>)
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	440b      	add	r3, r1
 800248a:	791b      	ldrb	r3, [r3, #4]
 800248c:	4013      	ands	r3, r2
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	d106      	bne.n	80024a2 <set_output+0x9e6>
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	4a20      	ldr	r2, [pc, #128]	; (8002518 <set_output+0xa5c>)
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	4413      	add	r3, r2
 800249c:	791b      	ldrb	r3, [r3, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d12e      	bne.n	8002500 <set_output+0xa44>
					if (outpar [i][IO_ENABLE] == ENABLE)
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	4a1c      	ldr	r2, [pc, #112]	; (8002518 <set_output+0xa5c>)
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4413      	add	r3, r2
 80024aa:	799b      	ldrb	r3, [r3, #6]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d127      	bne.n	8002500 <set_output+0xa44>
						{
							if (virt [IO_STATE] & 0x01)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	3305      	adds	r3, #5
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d020      	beq.n	8002500 <set_output+0xa44>
								{
									bit_set (out[i/8], i%8);							// set physical output
 80024be:	7bfb      	ldrb	r3, [r7, #15]
 80024c0:	08db      	lsrs	r3, r3, #3
 80024c2:	b2d8      	uxtb	r0, r3
 80024c4:	4602      	mov	r2, r0
 80024c6:	4b13      	ldr	r3, [pc, #76]	; (8002514 <set_output+0xa58>)
 80024c8:	5c9b      	ldrb	r3, [r3, r2]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	b25a      	sxtb	r2, r3
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	2101      	movs	r1, #1
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	b25b      	sxtb	r3, r3
 80024dc:	4313      	orrs	r3, r2
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	4602      	mov	r2, r0
 80024e2:	b2d9      	uxtb	r1, r3
 80024e4:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <set_output+0xa58>)
 80024e6:	5499      	strb	r1, [r3, r2]
									outpar [i][IO_ACK] = 20;			// set on timer 20 * 500 ms = 10 s	(��վ�Ƴ�����20s)
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	4a0b      	ldr	r2, [pc, #44]	; (8002518 <set_output+0xa5c>)
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	4413      	add	r3, r2
 80024f0:	2214      	movs	r2, #20
 80024f2:	71da      	strb	r2, [r3, #7]
									outpar [i][IO_STATE] = 1;
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	4a08      	ldr	r2, [pc, #32]	; (8002518 <set_output+0xa5c>)
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	4413      	add	r3, r2
 80024fc:	2201      	movs	r2, #1
 80024fe:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	3301      	adds	r3, #1
 8002504:	73fb      	strb	r3, [r7, #15]
 8002506:	4b05      	ldr	r3, [pc, #20]	; (800251c <set_output+0xa60>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	7bfa      	ldrb	r2, [r7, #15]
 800250c:	429a      	cmp	r2, r3
 800250e:	f4ff af78 	bcc.w	8002402 <set_output+0x946>
 8002512:	e2f5      	b.n	8002b00 <set_output+0x1044>
 8002514:	20000278 	.word	0x20000278
 8002518:	200007ec 	.word	0x200007ec
 800251c:	20000184 	.word	0x20000184
 8002520:	20000271 	.word	0x20000271
 8002524:	20000af0 	.word	0x20000af0
 8002528:	20000284 	.word	0x20000284
 800252c:	20000285 	.word	0x20000285
 8002530:	20000286 	.word	0x20000286
								}
						}
				}
		}
	else if((iotype == SPECIAL_FUNC) || (iotype == FIRE_FUNCTION))
 8002534:	7b7b      	ldrb	r3, [r7, #13]
 8002536:	2b0e      	cmp	r3, #14
 8002538:	d003      	beq.n	8002542 <set_output+0xa86>
 800253a:	7b7b      	ldrb	r3, [r7, #13]
 800253c:	2b14      	cmp	r3, #20
 800253e:	f040 8220 	bne.w	8002982 <set_output+0xec6>
		{//���⹦��
			switch(sub)
 8002542:	7bbb      	ldrb	r3, [r7, #14]
 8002544:	2b10      	cmp	r3, #16
 8002546:	d061      	beq.n	800260c <set_output+0xb50>
 8002548:	2b10      	cmp	r3, #16
 800254a:	f2c0 8139 	blt.w	80027c0 <set_output+0xd04>
 800254e:	2bae      	cmp	r3, #174	; 0xae
 8002550:	f300 8136 	bgt.w	80027c0 <set_output+0xd04>
 8002554:	2b86      	cmp	r3, #134	; 0x86
 8002556:	f2c0 8133 	blt.w	80027c0 <set_output+0xd04>
 800255a:	3b86      	subs	r3, #134	; 0x86
 800255c:	2b28      	cmp	r3, #40	; 0x28
 800255e:	f200 812f 	bhi.w	80027c0 <set_output+0xd04>
 8002562:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <set_output+0xaac>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002793 	.word	0x08002793
 800256c:	08002685 	.word	0x08002685
 8002570:	080026db 	.word	0x080026db
 8002574:	080027c1 	.word	0x080027c1
 8002578:	080027c1 	.word	0x080027c1
 800257c:	080027c1 	.word	0x080027c1
 8002580:	080027c1 	.word	0x080027c1
 8002584:	080027c1 	.word	0x080027c1
 8002588:	080027c1 	.word	0x080027c1
 800258c:	080026db 	.word	0x080026db
 8002590:	080026db 	.word	0x080026db
 8002594:	080027c1 	.word	0x080027c1
 8002598:	080027c1 	.word	0x080027c1
 800259c:	080027c1 	.word	0x080027c1
 80025a0:	080027c1 	.word	0x080027c1
 80025a4:	080027c1 	.word	0x080027c1
 80025a8:	080027c1 	.word	0x080027c1
 80025ac:	080027c1 	.word	0x080027c1
 80025b0:	080027c1 	.word	0x080027c1
 80025b4:	080027c1 	.word	0x080027c1
 80025b8:	080027c1 	.word	0x080027c1
 80025bc:	080027c1 	.word	0x080027c1
 80025c0:	080027c1 	.word	0x080027c1
 80025c4:	080027c1 	.word	0x080027c1
 80025c8:	080027c1 	.word	0x080027c1
 80025cc:	080027c1 	.word	0x080027c1
 80025d0:	080027c1 	.word	0x080027c1
 80025d4:	080027c1 	.word	0x080027c1
 80025d8:	080027c1 	.word	0x080027c1
 80025dc:	080027c1 	.word	0x080027c1
 80025e0:	080027c1 	.word	0x080027c1
 80025e4:	080027c1 	.word	0x080027c1
 80025e8:	080027c1 	.word	0x080027c1
 80025ec:	080027c1 	.word	0x080027c1
 80025f0:	0800263b 	.word	0x0800263b
 80025f4:	080027c1 	.word	0x080027c1
 80025f8:	080027c1 	.word	0x080027c1
 80025fc:	080027c1 	.word	0x080027c1
 8002600:	080027c1 	.word	0x080027c1
 8002604:	08002749 	.word	0x08002749
 8002608:	08002685 	.word	0x08002685
				{
					case OUT_OF_ORDER:
						if(virt[IO_STATE])
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3305      	adds	r3, #5
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d008      	beq.n	8002628 <set_output+0xb6c>
							display[BUF_ARROW] |= OUT_OF_SERVICE;
 8002616:	4b78      	ldr	r3, [pc, #480]	; (80027f8 <set_output+0xd3c>)
 8002618:	789b      	ldrb	r3, [r3, #2]
 800261a:	b2db      	uxtb	r3, r3
 800261c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4b75      	ldr	r3, [pc, #468]	; (80027f8 <set_output+0xd3c>)
 8002624:	709a      	strb	r2, [r3, #2]
						else
							display[BUF_ARROW] &= ~OUT_OF_SERVICE;
						break;
 8002626:	e1ab      	b.n	8002980 <set_output+0xec4>
							display[BUF_ARROW] &= ~OUT_OF_SERVICE;
 8002628:	4b73      	ldr	r3, [pc, #460]	; (80027f8 <set_output+0xd3c>)
 800262a:	789b      	ldrb	r3, [r3, #2]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002632:	b2da      	uxtb	r2, r3
 8002634:	4b70      	ldr	r3, [pc, #448]	; (80027f8 <set_output+0xd3c>)
 8002636:	709a      	strb	r2, [r3, #2]
						break;
 8002638:	e1a2      	b.n	8002980 <set_output+0xec4>

					case UPS_EVAC_READY_SPEAKER:
						if(virt[IO_STATE])
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3305      	adds	r3, #5
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00f      	beq.n	8002664 <set_output+0xba8>
							{
								bTime.Time_alarm_fg = 1;
 8002644:	4a6d      	ldr	r2, [pc, #436]	; (80027fc <set_output+0xd40>)
 8002646:	7813      	ldrb	r3, [r2, #0]
 8002648:	f043 0320 	orr.w	r3, r3, #32
 800264c:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 10;
 800264e:	4b6c      	ldr	r3, [pc, #432]	; (8002800 <set_output+0xd44>)
 8002650:	220a      	movs	r2, #10
 8002652:	701a      	strb	r2, [r3, #0]
								buzzer |= BUZ_WORKING;
 8002654:	4b6b      	ldr	r3, [pc, #428]	; (8002804 <set_output+0xd48>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4b69      	ldr	r3, [pc, #420]	; (8002804 <set_output+0xd48>)
 8002660:	701a      	strb	r2, [r3, #0]
							{
								bTime.Time_alarm_fg = 0;
								att_alarm_timer = 0;
								buzzer &= ~BUZ_WORKING;
							}
						break;
 8002662:	e18d      	b.n	8002980 <set_output+0xec4>
								bTime.Time_alarm_fg = 0;
 8002664:	4a65      	ldr	r2, [pc, #404]	; (80027fc <set_output+0xd40>)
 8002666:	7813      	ldrb	r3, [r2, #0]
 8002668:	f36f 1345 	bfc	r3, #5, #1
 800266c:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 0;
 800266e:	4b64      	ldr	r3, [pc, #400]	; (8002800 <set_output+0xd44>)
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
								buzzer &= ~BUZ_WORKING;
 8002674:	4b63      	ldr	r3, [pc, #396]	; (8002804 <set_output+0xd48>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	f023 0301 	bic.w	r3, r3, #1
 800267c:	b2da      	uxtb	r2, r3
 800267e:	4b61      	ldr	r3, [pc, #388]	; (8002804 <set_output+0xd48>)
 8002680:	701a      	strb	r2, [r3, #0]
						break;
 8002682:	e17d      	b.n	8002980 <set_output+0xec4>
						
					case OVER_LOAD_STATE:					
					case DOOR_CONN_ALARM:
						if(virt[IO_STATE])
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3305      	adds	r3, #5
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d012      	beq.n	80026b4 <set_output+0xbf8>
							{
								if(sub == OVER_LOAD_STATE)
 800268e:	7bbb      	ldrb	r3, [r7, #14]
 8002690:	2b87      	cmp	r3, #135	; 0x87
 8002692:	d107      	bne.n	80026a4 <set_output+0xbe8>
									display[BUF_ARROW] |= OVER_LOAD;
 8002694:	4b58      	ldr	r3, [pc, #352]	; (80027f8 <set_output+0xd3c>)
 8002696:	789b      	ldrb	r3, [r3, #2]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f043 0310 	orr.w	r3, r3, #16
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	4b55      	ldr	r3, [pc, #340]	; (80027f8 <set_output+0xd3c>)
 80026a2:	709a      	strb	r2, [r3, #2]
								buzzer |= BUZ_WORKING;
 80026a4:	4b57      	ldr	r3, [pc, #348]	; (8002804 <set_output+0xd48>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	4b55      	ldr	r3, [pc, #340]	; (8002804 <set_output+0xd48>)
 80026b0:	701a      	strb	r2, [r3, #0]
							{
								if(sub == OVER_LOAD_STATE)
									display[BUF_ARROW] &= ~OVER_LOAD;
								buzzer &= ~BUZ_WORKING;
							}
						break;
 80026b2:	e165      	b.n	8002980 <set_output+0xec4>
								if(sub == OVER_LOAD_STATE)
 80026b4:	7bbb      	ldrb	r3, [r7, #14]
 80026b6:	2b87      	cmp	r3, #135	; 0x87
 80026b8:	d107      	bne.n	80026ca <set_output+0xc0e>
									display[BUF_ARROW] &= ~OVER_LOAD;
 80026ba:	4b4f      	ldr	r3, [pc, #316]	; (80027f8 <set_output+0xd3c>)
 80026bc:	789b      	ldrb	r3, [r3, #2]
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	f023 0310 	bic.w	r3, r3, #16
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4b4c      	ldr	r3, [pc, #304]	; (80027f8 <set_output+0xd3c>)
 80026c8:	709a      	strb	r2, [r3, #2]
								buzzer &= ~BUZ_WORKING;
 80026ca:	4b4e      	ldr	r3, [pc, #312]	; (8002804 <set_output+0xd48>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	f023 0301 	bic.w	r3, r3, #1
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	4b4b      	ldr	r3, [pc, #300]	; (8002804 <set_output+0xd48>)
 80026d6:	701a      	strb	r2, [r3, #0]
						break;
 80026d8:	e152      	b.n	8002980 <set_output+0xec4>
						
					case FIRE_ALARM:
					case FIRE_EVACUATION:
					case FIRE_STATE:
						switch(sub)
 80026da:	7bbb      	ldrb	r3, [r7, #14]
 80026dc:	2b90      	cmp	r3, #144	; 0x90
 80026de:	d006      	beq.n	80026ee <set_output+0xc32>
 80026e0:	2b90      	cmp	r3, #144	; 0x90
 80026e2:	dc13      	bgt.n	800270c <set_output+0xc50>
 80026e4:	2b88      	cmp	r3, #136	; 0x88
 80026e6:	d00c      	beq.n	8002702 <set_output+0xc46>
 80026e8:	2b8f      	cmp	r3, #143	; 0x8f
 80026ea:	d005      	beq.n	80026f8 <set_output+0xc3c>
 80026ec:	e00e      	b.n	800270c <set_output+0xc50>
							{
								case FIRE_ALARM:
									fire_alarm = virt[IO_STATE];
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	795a      	ldrb	r2, [r3, #5]
 80026f2:	4b45      	ldr	r3, [pc, #276]	; (8002808 <set_output+0xd4c>)
 80026f4:	701a      	strb	r2, [r3, #0]
									break;
 80026f6:	e009      	b.n	800270c <set_output+0xc50>
								case FIRE_EVACUATION:
									fire_evacuation = virt[IO_STATE];
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	795a      	ldrb	r2, [r3, #5]
 80026fc:	4b43      	ldr	r3, [pc, #268]	; (800280c <set_output+0xd50>)
 80026fe:	701a      	strb	r2, [r3, #0]
									break;
 8002700:	e004      	b.n	800270c <set_output+0xc50>
								case FIRE_STATE:
									fire_state = virt[IO_STATE];
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	795a      	ldrb	r2, [r3, #5]
 8002706:	4b42      	ldr	r3, [pc, #264]	; (8002810 <set_output+0xd54>)
 8002708:	701a      	strb	r2, [r3, #0]
									break;
 800270a:	bf00      	nop
							}
						if(fire_alarm | fire_evacuation | fire_state)
 800270c:	4b3e      	ldr	r3, [pc, #248]	; (8002808 <set_output+0xd4c>)
 800270e:	781a      	ldrb	r2, [r3, #0]
 8002710:	4b3e      	ldr	r3, [pc, #248]	; (800280c <set_output+0xd50>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	4313      	orrs	r3, r2
 8002716:	b2da      	uxtb	r2, r3
 8002718:	4b3d      	ldr	r3, [pc, #244]	; (8002810 <set_output+0xd54>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	4313      	orrs	r3, r2
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	d008      	beq.n	8002736 <set_output+0xc7a>
							display[BUF_ARROW] |= FIRE_CASE;
 8002724:	4b34      	ldr	r3, [pc, #208]	; (80027f8 <set_output+0xd3c>)
 8002726:	789b      	ldrb	r3, [r3, #2]
 8002728:	b2db      	uxtb	r3, r3
 800272a:	f043 0320 	orr.w	r3, r3, #32
 800272e:	b2da      	uxtb	r2, r3
 8002730:	4b31      	ldr	r3, [pc, #196]	; (80027f8 <set_output+0xd3c>)
 8002732:	709a      	strb	r2, [r3, #2]
						else
							display[BUF_ARROW] &= ~FIRE_CASE;
						break;
 8002734:	e124      	b.n	8002980 <set_output+0xec4>
							display[BUF_ARROW] &= ~FIRE_CASE;
 8002736:	4b30      	ldr	r3, [pc, #192]	; (80027f8 <set_output+0xd3c>)
 8002738:	789b      	ldrb	r3, [r3, #2]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	f023 0320 	bic.w	r3, r3, #32
 8002740:	b2da      	uxtb	r2, r3
 8002742:	4b2d      	ldr	r3, [pc, #180]	; (80027f8 <set_output+0xd3c>)
 8002744:	709a      	strb	r2, [r3, #2]
						break;
 8002746:	e11b      	b.n	8002980 <set_output+0xec4>

					case ATT_BUZ_ALARM:				
						if(virt[IO_STATE])
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3305      	adds	r3, #5
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00f      	beq.n	8002772 <set_output+0xcb6>
							{						
								buzzer |= BUZ_WORKING;
 8002752:	4b2c      	ldr	r3, [pc, #176]	; (8002804 <set_output+0xd48>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	b2da      	uxtb	r2, r3
 800275c:	4b29      	ldr	r3, [pc, #164]	; (8002804 <set_output+0xd48>)
 800275e:	701a      	strb	r2, [r3, #0]
								bTime.Time_alarm_fg = 1;
 8002760:	4a26      	ldr	r2, [pc, #152]	; (80027fc <set_output+0xd40>)
 8002762:	7813      	ldrb	r3, [r2, #0]
 8002764:	f043 0320 	orr.w	r3, r3, #32
 8002768:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 3;
 800276a:	4b25      	ldr	r3, [pc, #148]	; (8002800 <set_output+0xd44>)
 800276c:	2203      	movs	r2, #3
 800276e:	701a      	strb	r2, [r3, #0]
							{
								buzzer &= ~BUZ_WORKING;
								bTime.Time_alarm_fg = 0;
								att_alarm_timer = 0;
							}
						break;					
 8002770:	e106      	b.n	8002980 <set_output+0xec4>
								buzzer &= ~BUZ_WORKING;
 8002772:	4b24      	ldr	r3, [pc, #144]	; (8002804 <set_output+0xd48>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	f023 0301 	bic.w	r3, r3, #1
 800277a:	b2da      	uxtb	r2, r3
 800277c:	4b21      	ldr	r3, [pc, #132]	; (8002804 <set_output+0xd48>)
 800277e:	701a      	strb	r2, [r3, #0]
								bTime.Time_alarm_fg = 0;
 8002780:	4a1e      	ldr	r2, [pc, #120]	; (80027fc <set_output+0xd40>)
 8002782:	7813      	ldrb	r3, [r2, #0]
 8002784:	f36f 1345 	bfc	r3, #5, #1
 8002788:	7013      	strb	r3, [r2, #0]
								att_alarm_timer = 0;
 800278a:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <set_output+0xd44>)
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]
						break;					
 8002790:	e0f6      	b.n	8002980 <set_output+0xec4>
						
					case FULL_LOAD_STATE: 					
						if(virt[IO_STATE])
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3305      	adds	r3, #5
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d008      	beq.n	80027ae <set_output+0xcf2>
							display[BUF_MESSAGE] |= FULLLOAD;
 800279c:	4b16      	ldr	r3, [pc, #88]	; (80027f8 <set_output+0xd3c>)
 800279e:	78db      	ldrb	r3, [r3, #3]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	4b13      	ldr	r3, [pc, #76]	; (80027f8 <set_output+0xd3c>)
 80027aa:	70da      	strb	r2, [r3, #3]
						else
							display[BUF_MESSAGE] &= ~FULLLOAD;
						break;		
 80027ac:	e0e8      	b.n	8002980 <set_output+0xec4>
							display[BUF_MESSAGE] &= ~FULLLOAD;
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <set_output+0xd3c>)
 80027b0:	78db      	ldrb	r3, [r3, #3]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	4b0f      	ldr	r3, [pc, #60]	; (80027f8 <set_output+0xd3c>)
 80027bc:	70da      	strb	r2, [r3, #3]
						break;		
 80027be:	e0df      	b.n	8002980 <set_output+0xec4>

					default:
						if(sub == DOOR_STOP)
 80027c0:	7bbb      	ldrb	r3, [r7, #14]
 80027c2:	2ba1      	cmp	r3, #161	; 0xa1
 80027c4:	d115      	bne.n	80027f2 <set_output+0xd36>
							{
								if(virt[IO_STATE])
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3305      	adds	r3, #5
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d008      	beq.n	80027e2 <set_output+0xd26>
									display[BUF_ARROW] |= IN_USE;
 80027d0:	4b09      	ldr	r3, [pc, #36]	; (80027f8 <set_output+0xd3c>)
 80027d2:	789b      	ldrb	r3, [r3, #2]
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <set_output+0xd3c>)
 80027de:	709a      	strb	r2, [r3, #2]
 80027e0:	e007      	b.n	80027f2 <set_output+0xd36>
								else
									display[BUF_ARROW] &= ~IN_USE;
 80027e2:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <set_output+0xd3c>)
 80027e4:	789b      	ldrb	r3, [r3, #2]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	4b02      	ldr	r3, [pc, #8]	; (80027f8 <set_output+0xd3c>)
 80027f0:	709a      	strb	r2, [r3, #2]
							}
						for (i = 0; i < mInOut_Number; i++)
 80027f2:	2300      	movs	r3, #0
 80027f4:	73fb      	strb	r3, [r7, #15]
 80027f6:	e0aa      	b.n	800294e <set_output+0xe92>
 80027f8:	20000544 	.word	0x20000544
 80027fc:	2000056c 	.word	0x2000056c
 8002800:	20000284 	.word	0x20000284
 8002804:	20000271 	.word	0x20000271
 8002808:	2000024a 	.word	0x2000024a
 800280c:	2000024b 	.word	0x2000024b
 8002810:	2000024c 	.word	0x2000024c
							{// search output parameter list
								if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	781a      	ldrb	r2, [r3, #0]
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	499a      	ldr	r1, [pc, #616]	; (8002a84 <set_output+0xfc8>)
 800281c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8002820:	429a      	cmp	r2, r3
 8002822:	f040 8091 	bne.w	8002948 <set_output+0xe8c>
								if ((virt [IO_SUB_FUNC]  == outpar [i][IO_SUB_FUNC]) || (!virt [IO_SUB_FUNC]))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3301      	adds	r3, #1
 800282a:	781a      	ldrb	r2, [r3, #0]
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	4995      	ldr	r1, [pc, #596]	; (8002a84 <set_output+0xfc8>)
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	440b      	add	r3, r1
 8002834:	785b      	ldrb	r3, [r3, #1]
 8002836:	429a      	cmp	r2, r3
 8002838:	d005      	beq.n	8002846 <set_output+0xd8a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3301      	adds	r3, #1
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f040 8081 	bne.w	8002948 <set_output+0xe8c>
								if (virt [IO_FLOOR] 		 == outpar [i][IO_FLOOR])
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3303      	adds	r3, #3
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	498d      	ldr	r1, [pc, #564]	; (8002a84 <set_output+0xfc8>)
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	440b      	add	r3, r1
 8002854:	78db      	ldrb	r3, [r3, #3]
 8002856:	429a      	cmp	r2, r3
 8002858:	d176      	bne.n	8002948 <set_output+0xe8c>
								if (virt [IO_LIFT]			 == outpar [i][IO_LIFT])
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3302      	adds	r3, #2
 800285e:	781a      	ldrb	r2, [r3, #0]
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	4988      	ldr	r1, [pc, #544]	; (8002a84 <set_output+0xfc8>)
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	440b      	add	r3, r1
 8002868:	789b      	ldrb	r3, [r3, #2]
 800286a:	429a      	cmp	r2, r3
 800286c:	d16c      	bne.n	8002948 <set_output+0xe8c>
								if ((virt [IO_DOOR] &  outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR]))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3304      	adds	r3, #4
 8002872:	781a      	ldrb	r2, [r3, #0]
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	4983      	ldr	r1, [pc, #524]	; (8002a84 <set_output+0xfc8>)
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	440b      	add	r3, r1
 800287c:	791b      	ldrb	r3, [r3, #4]
 800287e:	4013      	ands	r3, r2
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d106      	bne.n	8002894 <set_output+0xdd8>
 8002886:	7bfb      	ldrb	r3, [r7, #15]
 8002888:	4a7e      	ldr	r2, [pc, #504]	; (8002a84 <set_output+0xfc8>)
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	4413      	add	r3, r2
 800288e:	791b      	ldrb	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d159      	bne.n	8002948 <set_output+0xe8c>
								if (outpar [i][IO_ENABLE] == ENABLE)
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	4a7b      	ldr	r2, [pc, #492]	; (8002a84 <set_output+0xfc8>)
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4413      	add	r3, r2
 800289c:	799b      	ldrb	r3, [r3, #6]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d152      	bne.n	8002948 <set_output+0xe8c>
									{
										if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == BUZZER))
 80028a2:	7b7b      	ldrb	r3, [r7, #13]
 80028a4:	2b0e      	cmp	r3, #14
 80028a6:	d10f      	bne.n	80028c8 <set_output+0xe0c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3301      	adds	r3, #1
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b80      	cmp	r3, #128	; 0x80
 80028b0:	d10a      	bne.n	80028c8 <set_output+0xe0c>
											buzzer_signal (virt [IO_STATE] & 0x01, 0x01);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3305      	adds	r3, #5
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2101      	movs	r1, #1
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff f869 	bl	8001998 <buzzer_signal>
 80028c6:	e03f      	b.n	8002948 <set_output+0xe8c>
										else
											{
												if (virt [IO_STATE] & 0x01)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3305      	adds	r3, #5
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d01b      	beq.n	800290e <set_output+0xe52>
													{
														bit_set (out[i/8], i%8); 				// set physical output
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	08db      	lsrs	r3, r3, #3
 80028da:	b2d8      	uxtb	r0, r3
 80028dc:	4602      	mov	r2, r0
 80028de:	4b6a      	ldr	r3, [pc, #424]	; (8002a88 <set_output+0xfcc>)
 80028e0:	5c9b      	ldrb	r3, [r3, r2]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	b25a      	sxtb	r2, r3
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	2101      	movs	r1, #1
 80028ee:	fa01 f303 	lsl.w	r3, r1, r3
 80028f2:	b25b      	sxtb	r3, r3
 80028f4:	4313      	orrs	r3, r2
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	4602      	mov	r2, r0
 80028fa:	b2d9      	uxtb	r1, r3
 80028fc:	4b62      	ldr	r3, [pc, #392]	; (8002a88 <set_output+0xfcc>)
 80028fe:	5499      	strb	r1, [r3, r2]
														outpar [i][IO_STATE] = 1;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	4a60      	ldr	r2, [pc, #384]	; (8002a84 <set_output+0xfc8>)
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	4413      	add	r3, r2
 8002908:	2201      	movs	r2, #1
 800290a:	715a      	strb	r2, [r3, #5]
 800290c:	e01c      	b.n	8002948 <set_output+0xe8c>
													}
												else
													{
														bit_reset (out[i/8], i%8); 			// reset physical output
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	08db      	lsrs	r3, r3, #3
 8002912:	b2d8      	uxtb	r0, r3
 8002914:	4602      	mov	r2, r0
 8002916:	4b5c      	ldr	r3, [pc, #368]	; (8002a88 <set_output+0xfcc>)
 8002918:	5c9b      	ldrb	r3, [r3, r2]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	b25a      	sxtb	r2, r3
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	2101      	movs	r1, #1
 8002926:	fa01 f303 	lsl.w	r3, r1, r3
 800292a:	b25b      	sxtb	r3, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	b25b      	sxtb	r3, r3
 8002930:	4013      	ands	r3, r2
 8002932:	b25b      	sxtb	r3, r3
 8002934:	4602      	mov	r2, r0
 8002936:	b2d9      	uxtb	r1, r3
 8002938:	4b53      	ldr	r3, [pc, #332]	; (8002a88 <set_output+0xfcc>)
 800293a:	5499      	strb	r1, [r3, r2]
														outpar [i][IO_STATE] = 0;
 800293c:	7bfb      	ldrb	r3, [r7, #15]
 800293e:	4a51      	ldr	r2, [pc, #324]	; (8002a84 <set_output+0xfc8>)
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	4413      	add	r3, r2
 8002944:	2200      	movs	r2, #0
 8002946:	715a      	strb	r2, [r3, #5]
						for (i = 0; i < mInOut_Number; i++)
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	3301      	adds	r3, #1
 800294c:	73fb      	strb	r3, [r7, #15]
 800294e:	4b4f      	ldr	r3, [pc, #316]	; (8002a8c <set_output+0xfd0>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	7bfa      	ldrb	r2, [r7, #15]
 8002954:	429a      	cmp	r2, r3
 8002956:	f4ff af5d 	bcc.w	8002814 <set_output+0xd58>
													}
											}
									}
							}
						if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == OVER_LOAD_STATE))
 800295a:	7b7b      	ldrb	r3, [r7, #13]
 800295c:	2b0e      	cmp	r3, #14
 800295e:	d10e      	bne.n	800297e <set_output+0xec2>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3301      	adds	r3, #1
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b87      	cmp	r3, #135	; 0x87
 8002968:	d109      	bne.n	800297e <set_output+0xec2>
							buzzer_signal (virt [IO_STATE] & 0x01, 0x80);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	3305      	adds	r3, #5
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2180      	movs	r1, #128	; 0x80
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff f80d 	bl	8001998 <buzzer_signal>
						break;
 800297e:	bf00      	nop
			switch(sub)
 8002980:	e0be      	b.n	8002b00 <set_output+0x1044>
				}
		}	
	else
		{//�����ź�
			for (i = 0; i < mInOut_Number; i++)
 8002982:	2300      	movs	r3, #0
 8002984:	73fb      	strb	r3, [r7, #15]
 8002986:	e0a3      	b.n	8002ad0 <set_output+0x1014>
				{// search output parameter list
					if (virt [IO_BASIC_FUNC] == outpar [i][IO_BASIC_FUNC])
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	781a      	ldrb	r2, [r3, #0]
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	493d      	ldr	r1, [pc, #244]	; (8002a84 <set_output+0xfc8>)
 8002990:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8002994:	429a      	cmp	r2, r3
 8002996:	f040 8098 	bne.w	8002aca <set_output+0x100e>
					if ((virt [IO_SUB_FUNC]  == outpar [i][IO_SUB_FUNC]) || (!virt [IO_SUB_FUNC]))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3301      	adds	r3, #1
 800299e:	781a      	ldrb	r2, [r3, #0]
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
 80029a2:	4938      	ldr	r1, [pc, #224]	; (8002a84 <set_output+0xfc8>)
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	440b      	add	r3, r1
 80029a8:	785b      	ldrb	r3, [r3, #1]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d005      	beq.n	80029ba <set_output+0xefe>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3301      	adds	r3, #1
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f040 8088 	bne.w	8002aca <set_output+0x100e>
					if (virt [IO_FLOOR]      == outpar [i][IO_FLOOR])
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	3303      	adds	r3, #3
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
 80029c2:	4930      	ldr	r1, [pc, #192]	; (8002a84 <set_output+0xfc8>)
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	440b      	add	r3, r1
 80029c8:	78db      	ldrb	r3, [r3, #3]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d17d      	bne.n	8002aca <set_output+0x100e>
					if (virt [IO_LIFT]       == outpar [i][IO_LIFT])
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3302      	adds	r3, #2
 80029d2:	781a      	ldrb	r2, [r3, #0]
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	492b      	ldr	r1, [pc, #172]	; (8002a84 <set_output+0xfc8>)
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	440b      	add	r3, r1
 80029dc:	789b      	ldrb	r3, [r3, #2]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d173      	bne.n	8002aca <set_output+0x100e>
					if ((virt [IO_DOOR] &  outpar [i][IO_DOOR]) || (!outpar [i][IO_DOOR]))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3304      	adds	r3, #4
 80029e6:	781a      	ldrb	r2, [r3, #0]
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
 80029ea:	4926      	ldr	r1, [pc, #152]	; (8002a84 <set_output+0xfc8>)
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	440b      	add	r3, r1
 80029f0:	791b      	ldrb	r3, [r3, #4]
 80029f2:	4013      	ands	r3, r2
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <set_output+0xf4c>
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	4a21      	ldr	r2, [pc, #132]	; (8002a84 <set_output+0xfc8>)
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4413      	add	r3, r2
 8002a02:	791b      	ldrb	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d160      	bne.n	8002aca <set_output+0x100e>
					if (outpar [i][IO_ENABLE] == ENABLE)
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	4a1e      	ldr	r2, [pc, #120]	; (8002a84 <set_output+0xfc8>)
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	4413      	add	r3, r2
 8002a10:	799b      	ldrb	r3, [r3, #6]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d159      	bne.n	8002aca <set_output+0x100e>
						{
							if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == BUZZER))
 8002a16:	7b7b      	ldrb	r3, [r7, #13]
 8002a18:	2b0e      	cmp	r3, #14
 8002a1a:	d10f      	bne.n	8002a3c <set_output+0xf80>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b80      	cmp	r3, #128	; 0x80
 8002a24:	d10a      	bne.n	8002a3c <set_output+0xf80>
								buzzer_signal (virt [IO_STATE] & 0x01, 0x01);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3305      	adds	r3, #5
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2101      	movs	r1, #1
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fe ffaf 	bl	8001998 <buzzer_signal>
 8002a3a:	e046      	b.n	8002aca <set_output+0x100e>
							else
								{
									if (virt [IO_STATE] & 0x01)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3305      	adds	r3, #5
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d022      	beq.n	8002a90 <set_output+0xfd4>
										{
											bit_set (out[i/8], i%8);					// set physical output
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	08db      	lsrs	r3, r3, #3
 8002a4e:	b2d8      	uxtb	r0, r3
 8002a50:	4602      	mov	r2, r0
 8002a52:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <set_output+0xfcc>)
 8002a54:	5c9b      	ldrb	r3, [r3, r2]
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	b25a      	sxtb	r2, r3
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	2101      	movs	r1, #1
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	b25b      	sxtb	r3, r3
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	b25b      	sxtb	r3, r3
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	b2d9      	uxtb	r1, r3
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <set_output+0xfcc>)
 8002a72:	5499      	strb	r1, [r3, r2]
					 						outpar [i][IO_STATE] = 1;
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	4a03      	ldr	r2, [pc, #12]	; (8002a84 <set_output+0xfc8>)
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	4413      	add	r3, r2
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	715a      	strb	r2, [r3, #5]
 8002a80:	e023      	b.n	8002aca <set_output+0x100e>
 8002a82:	bf00      	nop
 8002a84:	200007ec 	.word	0x200007ec
 8002a88:	20000278 	.word	0x20000278
 8002a8c:	20000184 	.word	0x20000184
										}
									else
										{
											bit_reset (out[i/8], i%8);				// reset physical output
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	08db      	lsrs	r3, r3, #3
 8002a94:	b2d8      	uxtb	r0, r3
 8002a96:	4602      	mov	r2, r0
 8002a98:	4b24      	ldr	r3, [pc, #144]	; (8002b2c <set_output+0x1070>)
 8002a9a:	5c9b      	ldrb	r3, [r3, r2]
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	b25a      	sxtb	r2, r3
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aac:	b25b      	sxtb	r3, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	b25b      	sxtb	r3, r3
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	b25b      	sxtb	r3, r3
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	b2d9      	uxtb	r1, r3
 8002aba:	4b1c      	ldr	r3, [pc, #112]	; (8002b2c <set_output+0x1070>)
 8002abc:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	4a1b      	ldr	r2, [pc, #108]	; (8002b30 <set_output+0x1074>)
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	3301      	adds	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
 8002ad0:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <set_output+0x1078>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	7bfa      	ldrb	r2, [r7, #15]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	f4ff af56 	bcc.w	8002988 <set_output+0xecc>
										}
								}
						}
				}
			if ((iotype == SPECIAL_FUNC) && (virt [IO_SUB_FUNC] == OVER_LOAD_STATE))
 8002adc:	7b7b      	ldrb	r3, [r7, #13]
 8002ade:	2b0e      	cmp	r3, #14
 8002ae0:	d10e      	bne.n	8002b00 <set_output+0x1044>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b87      	cmp	r3, #135	; 0x87
 8002aea:	d109      	bne.n	8002b00 <set_output+0x1044>
				buzzer_signal (virt [IO_STATE] & 0x01, 0x80);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3305      	adds	r3, #5
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2180      	movs	r1, #128	; 0x80
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fe ff4c 	bl	8001998 <buzzer_signal>
		}
	mDisp_buf[BUF_TEN + 1] = display[BUF_TEN];
 8002b00:	4b0d      	ldr	r3, [pc, #52]	; (8002b38 <set_output+0x107c>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <set_output+0x1080>)
 8002b08:	705a      	strb	r2, [r3, #1]
	mDisp_buf[BUF_UNIT + 1] = display[BUF_UNIT];
 8002b0a:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <set_output+0x107c>)
 8002b0c:	785b      	ldrb	r3, [r3, #1]
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	4b0a      	ldr	r3, [pc, #40]	; (8002b3c <set_output+0x1080>)
 8002b12:	709a      	strb	r2, [r3, #2]
	mDisp_buf[BUF_ARROW + 1] = display[BUF_ARROW];
 8002b14:	4b08      	ldr	r3, [pc, #32]	; (8002b38 <set_output+0x107c>)
 8002b16:	789b      	ldrb	r3, [r3, #2]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <set_output+0x1080>)
 8002b1c:	70da      	strb	r2, [r3, #3]
	Display_device();
 8002b1e:	f001 fd21 	bl	8004564 <Display_device>
}
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000278 	.word	0x20000278
 8002b30:	200007ec 	.word	0x200007ec
 8002b34:	20000184 	.word	0x20000184
 8002b38:	20000544 	.word	0x20000544
 8002b3c:	20000548 	.word	0x20000548

08002b40 <set_io_config>:

// set configuration of IO
void set_io_config (void){
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
	uint8_t i;
	
	for(i=0; i<MAX_IN_BYTE; i++)
 8002b46:	2300      	movs	r3, #0
 8002b48:	71fb      	strb	r3, [r7, #7]
 8002b4a:	e006      	b.n	8002b5a <set_io_config+0x1a>
		outpush[i] = 0;
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	4a4a      	ldr	r2, [pc, #296]	; (8002c78 <set_io_config+0x138>)
 8002b50:	2100      	movs	r1, #0
 8002b52:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<MAX_IN_BYTE; i++)
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	3301      	adds	r3, #1
 8002b58:	71fb      	strb	r3, [r7, #7]
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	2b08      	cmp	r3, #8
 8002b5e:	d9f5      	bls.n	8002b4c <set_io_config+0xc>

	for (i = 0; i < mInOut_Number; i++)
 8002b60:	2300      	movs	r3, #0
 8002b62:	71fb      	strb	r3, [r7, #7]
 8002b64:	e07c      	b.n	8002c60 <set_io_config+0x120>
		{
			switch (outpar [i][IO_BASIC_FUNC])
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	4a44      	ldr	r2, [pc, #272]	; (8002c7c <set_io_config+0x13c>)
 8002b6a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002b6e:	2b91      	cmp	r3, #145	; 0x91
 8002b70:	dc5d      	bgt.n	8002c2e <set_io_config+0xee>
 8002b72:	2b8f      	cmp	r3, #143	; 0x8f
 8002b74:	da47      	bge.n	8002c06 <set_io_config+0xc6>
 8002b76:	2b0e      	cmp	r3, #14
 8002b78:	d006      	beq.n	8002b88 <set_io_config+0x48>
 8002b7a:	2b0e      	cmp	r3, #14
 8002b7c:	dc57      	bgt.n	8002c2e <set_io_config+0xee>
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d041      	beq.n	8002c06 <set_io_config+0xc6>
 8002b82:	2b05      	cmp	r3, #5
 8002b84:	d03f      	beq.n	8002c06 <set_io_config+0xc6>
 8002b86:	e052      	b.n	8002c2e <set_io_config+0xee>
				{
					case (SPECIAL_FUNC):
						switch (outpar [i][IO_SUB_FUNC])
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	4a3c      	ldr	r2, [pc, #240]	; (8002c7c <set_io_config+0x13c>)
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4413      	add	r3, r2
 8002b90:	785b      	ldrb	r3, [r3, #1]
 8002b92:	2ba1      	cmp	r3, #161	; 0xa1
 8002b94:	d00c      	beq.n	8002bb0 <set_io_config+0x70>
 8002b96:	2ba1      	cmp	r3, #161	; 0xa1
 8002b98:	dc1e      	bgt.n	8002bd8 <set_io_config+0x98>
 8002b9a:	2b9a      	cmp	r3, #154	; 0x9a
 8002b9c:	d008      	beq.n	8002bb0 <set_io_config+0x70>
 8002b9e:	2b9a      	cmp	r3, #154	; 0x9a
 8002ba0:	dc1a      	bgt.n	8002bd8 <set_io_config+0x98>
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d004      	beq.n	8002bb0 <set_io_config+0x70>
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	dd16      	ble.n	8002bd8 <set_io_config+0x98>
 8002baa:	3b09      	subs	r3, #9
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d813      	bhi.n	8002bd8 <set_io_config+0x98>
								case (FAN_1) :
								case (HALLCALL_BYPASS) :
								case (DOOR_OPEN) :
								case (DOOR_CLOSE):
								case (DOOR_STOP) :
									bit_set (outpush[i/8], i);
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	08db      	lsrs	r3, r3, #3
 8002bb4:	b2d8      	uxtb	r0, r3
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	; (8002c78 <set_io_config+0x138>)
 8002bba:	5c9b      	ldrb	r3, [r3, r2]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	b25a      	sxtb	r2, r3
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc8:	b25b      	sxtb	r3, r3
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	b25b      	sxtb	r3, r3
 8002bce:	4602      	mov	r2, r0
 8002bd0:	b2d9      	uxtb	r1, r3
 8002bd2:	4b29      	ldr	r3, [pc, #164]	; (8002c78 <set_io_config+0x138>)
 8002bd4:	5499      	strb	r1, [r3, r2]
									break;
 8002bd6:	e015      	b.n	8002c04 <set_io_config+0xc4>

								default:
									bit_reset (outpush[i/8], i);
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	08db      	lsrs	r3, r3, #3
 8002bdc:	b2d8      	uxtb	r0, r3
 8002bde:	4602      	mov	r2, r0
 8002be0:	4b25      	ldr	r3, [pc, #148]	; (8002c78 <set_io_config+0x138>)
 8002be2:	5c9b      	ldrb	r3, [r3, r2]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	b25a      	sxtb	r2, r3
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	2101      	movs	r1, #1
 8002bec:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf0:	b25b      	sxtb	r3, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	b25b      	sxtb	r3, r3
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	b2d9      	uxtb	r1, r3
 8002bfe:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <set_io_config+0x138>)
 8002c00:	5499      	strb	r1, [r3, r2]
									break;
 8002c02:	bf00      	nop
							}
						break;
 8002c04:	e029      	b.n	8002c5a <set_io_config+0x11a>
					case (CAR_CALL):
					case (HALL_CALL):
					case (HALL_CALL_SPECIAL):
					case (HALL_CALL_ADVANCED):
					case (HALL_CALL_EMERGENCY):
						bit_set (outpush[i/8], i);
 8002c06:	79fb      	ldrb	r3, [r7, #7]
 8002c08:	08db      	lsrs	r3, r3, #3
 8002c0a:	b2d8      	uxtb	r0, r3
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <set_io_config+0x138>)
 8002c10:	5c9b      	ldrb	r3, [r3, r2]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	b25a      	sxtb	r2, r3
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	2101      	movs	r1, #1
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	b25b      	sxtb	r3, r3
 8002c20:	4313      	orrs	r3, r2
 8002c22:	b25b      	sxtb	r3, r3
 8002c24:	4602      	mov	r2, r0
 8002c26:	b2d9      	uxtb	r1, r3
 8002c28:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <set_io_config+0x138>)
 8002c2a:	5499      	strb	r1, [r3, r2]
						break;
 8002c2c:	e015      	b.n	8002c5a <set_io_config+0x11a>

					default:
						bit_reset (outpush[i/8], i);
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	08db      	lsrs	r3, r3, #3
 8002c32:	b2d8      	uxtb	r0, r3
 8002c34:	4602      	mov	r2, r0
 8002c36:	4b10      	ldr	r3, [pc, #64]	; (8002c78 <set_io_config+0x138>)
 8002c38:	5c9b      	ldrb	r3, [r3, r2]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	b25a      	sxtb	r2, r3
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
 8002c40:	2101      	movs	r1, #1
 8002c42:	fa01 f303 	lsl.w	r3, r1, r3
 8002c46:	b25b      	sxtb	r3, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	b25b      	sxtb	r3, r3
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	b25b      	sxtb	r3, r3
 8002c50:	4602      	mov	r2, r0
 8002c52:	b2d9      	uxtb	r1, r3
 8002c54:	4b08      	ldr	r3, [pc, #32]	; (8002c78 <set_io_config+0x138>)
 8002c56:	5499      	strb	r1, [r3, r2]
						break;
 8002c58:	bf00      	nop
	for (i = 0; i < mInOut_Number; i++)
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	71fb      	strb	r3, [r7, #7]
 8002c60:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <set_io_config+0x140>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	79fa      	ldrb	r2, [r7, #7]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	f4ff af7d 	bcc.w	8002b66 <set_io_config+0x26>
				}
		}
}
 8002c6c:	bf00      	nop
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr
 8002c78:	20000b88 	.word	0x20000b88
 8002c7c:	200007ec 	.word	0x200007ec
 8002c80:	20000184 	.word	0x20000184

08002c84 <Dwin_write>:
#include "main.h"
#include  "AllHeader.h"
extern UART_HandleTypeDef huart1;
#define D_PORT huart1
static void Dwin_write(uint8_t *data,uint16_t len)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&D_PORT, data, len, 100);
 8002c90:	887a      	ldrh	r2, [r7, #2]
 8002c92:	2364      	movs	r3, #100	; 0x64
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4803      	ldr	r0, [pc, #12]	; (8002ca4 <Dwin_write+0x20>)
 8002c98:	f005 fddb 	bl	8008852 <HAL_UART_Transmit>
}
 8002c9c:	bf00      	nop
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20000a20 	.word	0x20000a20

08002ca8 <Dwin_Write_VP>:
int Dwin_Write_VP(uint16_t Addr,uint8_t *data,uint16_t len)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b09c      	sub	sp, #112	; 0x70
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	6039      	str	r1, [r7, #0]
 8002cb2:	80fb      	strh	r3, [r7, #6]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	80bb      	strh	r3, [r7, #4]
	uint8_t DwinBuf[100];
	DwinBuf[0]= 0x5A;
 8002cb8:	235a      	movs	r3, #90	; 0x5a
 8002cba:	723b      	strb	r3, [r7, #8]
	DwinBuf[1]= 0xA5;
 8002cbc:	23a5      	movs	r3, #165	; 0xa5
 8002cbe:	727b      	strb	r3, [r7, #9]
	DwinBuf[2]= (len+1)*2 +1;  //
 8002cc0:	88bb      	ldrh	r3, [r7, #4]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	3301      	adds	r3, #1
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	72bb      	strb	r3, [r7, #10]
	DwinBuf[3]= 0x82;
 8002cd0:	2382      	movs	r3, #130	; 0x82
 8002cd2:	72fb      	strb	r3, [r7, #11]
	DwinBuf[4]= Addr>>8;
 8002cd4:	88fb      	ldrh	r3, [r7, #6]
 8002cd6:	0a1b      	lsrs	r3, r3, #8
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	733b      	strb	r3, [r7, #12]
	DwinBuf[5]= Addr;
 8002cde:	88fb      	ldrh	r3, [r7, #6]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	737b      	strb	r3, [r7, #13]
	for(int i=0;i<len;i++)
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ce8:	e01f      	b.n	8002d2a <Dwin_Write_VP+0x82>
	{
		DwinBuf[6+i*2] = data[i*2];
 8002cea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	461a      	mov	r2, r3
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	441a      	add	r2, r3
 8002cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cf6:	3303      	adds	r3, #3
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	7812      	ldrb	r2, [r2, #0]
 8002cfc:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002d00:	440b      	add	r3, r1
 8002d02:	f803 2c68 	strb.w	r2, [r3, #-104]
		DwinBuf[6+i*2+1] = data[i*2+1];
 8002d06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	441a      	add	r2, r3
 8002d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d12:	3303      	adds	r3, #3
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	3301      	adds	r3, #1
 8002d18:	7812      	ldrb	r2, [r2, #0]
 8002d1a:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002d1e:	440b      	add	r3, r1
 8002d20:	f803 2c68 	strb.w	r2, [r3, #-104]
	for(int i=0;i<len;i++)
 8002d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d26:	3301      	adds	r3, #1
 8002d28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d2a:	88bb      	ldrh	r3, [r7, #4]
 8002d2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	dbdb      	blt.n	8002cea <Dwin_Write_VP+0x42>
	}
    len = (len+1)*2 +4;
 8002d32:	88bb      	ldrh	r3, [r7, #4]
 8002d34:	3303      	adds	r3, #3
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	80bb      	strh	r3, [r7, #4]
    Dwin_write(DwinBuf, len);
 8002d3c:	88ba      	ldrh	r2, [r7, #4]
 8002d3e:	f107 0308 	add.w	r3, r7, #8
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff9d 	bl	8002c84 <Dwin_write>
	return 1;
 8002d4a:	2301      	movs	r3, #1
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3770      	adds	r7, #112	; 0x70
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <Dwin_Change_Current_FloorName>:
uint32_t FloorName_Registed_Time;

_Message User_Message = {0};

void Dwin_Change_Current_FloorName(char * flName)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b088      	sub	sp, #32
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
	uint8_t Buf[20] = {0};
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	60bb      	str	r3, [r7, #8]
 8002d60:	f107 030c 	add.w	r3, r7, #12
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
	Buf[0]=0x10;
 8002d6e:	2310      	movs	r3, #16
 8002d70:	723b      	strb	r3, [r7, #8]
	Buf[1]=0x01;
 8002d72:	2301      	movs	r3, #1
 8002d74:	727b      	strb	r3, [r7, #9]
	uint16_t tmp;
	if((display [BUF_TEN] == 0x20) || (display [BUF_TEN] == 0x00) )
 8002d76:	4b24      	ldr	r3, [pc, #144]	; (8002e08 <Dwin_Change_Current_FloorName+0xb4>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b20      	cmp	r3, #32
 8002d7e:	d004      	beq.n	8002d8a <Dwin_Change_Current_FloorName+0x36>
 8002d80:	4b21      	ldr	r3, [pc, #132]	; (8002e08 <Dwin_Change_Current_FloorName+0xb4>)
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d117      	bne.n	8002dba <Dwin_Change_Current_FloorName+0x66>
	{
		if(( display [BUF_UNIT]<0x40) &&( display [BUF_UNIT]>0x29))
 8002d8a:	4b1f      	ldr	r3, [pc, #124]	; (8002e08 <Dwin_Change_Current_FloorName+0xb4>)
 8002d8c:	785b      	ldrb	r3, [r3, #1]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	2b3f      	cmp	r3, #63	; 0x3f
 8002d92:	d807      	bhi.n	8002da4 <Dwin_Change_Current_FloorName+0x50>
 8002d94:	4b1c      	ldr	r3, [pc, #112]	; (8002e08 <Dwin_Change_Current_FloorName+0xb4>)
 8002d96:	785b      	ldrb	r3, [r3, #1]
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b29      	cmp	r3, #41	; 0x29
 8002d9c:	d902      	bls.n	8002da4 <Dwin_Change_Current_FloorName+0x50>
			tmp=FLOOR_NAME_X- 50;
 8002d9e:	2346      	movs	r3, #70	; 0x46
 8002da0:	83fb      	strh	r3, [r7, #30]
 8002da2:	e001      	b.n	8002da8 <Dwin_Change_Current_FloorName+0x54>
		else
			tmp=FLOOR_NAME_X - 60;
 8002da4:	233c      	movs	r3, #60	; 0x3c
 8002da6:	83fb      	strh	r3, [r7, #30]
		Buf[2]=tmp>>8;
 8002da8:	8bfb      	ldrh	r3, [r7, #30]
 8002daa:	0a1b      	lsrs	r3, r3, #8
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	72bb      	strb	r3, [r7, #10]
		Buf[3]=tmp;
 8002db2:	8bfb      	ldrh	r3, [r7, #30]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	72fb      	strb	r3, [r7, #11]
 8002db8:	e003      	b.n	8002dc2 <Dwin_Change_Current_FloorName+0x6e>

	}
	else
	{
		Buf[2]=FLOOR_NAME_X>>8;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	72bb      	strb	r3, [r7, #10]
		Buf[3]=FLOOR_NAME_X;
 8002dbe:	2378      	movs	r3, #120	; 0x78
 8002dc0:	72fb      	strb	r3, [r7, #11]
	}
	Buf[4]=FLOOR_NAME_Y>>8;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	733b      	strb	r3, [r7, #12]
	Buf[5]=FLOOR_NAME_Y;
 8002dc6:	23d0      	movs	r3, #208	; 0xd0
 8002dc8:	737b      	strb	r3, [r7, #13]
	Dwin_Write_VP(FLOORNAME_SP,Buf,3);        //change location
 8002dca:	f107 0308 	add.w	r3, r7, #8
 8002dce:	2203      	movs	r2, #3
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f44f 40a2 	mov.w	r0, #20736	; 0x5100
 8002dd6:	f7ff ff67 	bl	8002ca8 <Dwin_Write_VP>
	Buf[0] = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	723b      	strb	r3, [r7, #8]
	Buf[2] = 0;
 8002dde:	2300      	movs	r3, #0
 8002de0:	72bb      	strb	r3, [r7, #10]
	Buf[1] = flName[0];
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	727b      	strb	r3, [r7, #9]
	Buf[3] = flName[1];
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3301      	adds	r3, #1
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	72fb      	strb	r3, [r7, #11]
	Dwin_Write_VP(FLOORNAME_VP, Buf, 2);
 8002df0:	f107 0308 	add.w	r3, r7, #8
 8002df4:	2202      	movs	r2, #2
 8002df6:	4619      	mov	r1, r3
 8002df8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002dfc:	f7ff ff54 	bl	8002ca8 <Dwin_Write_VP>
}
 8002e00:	bf00      	nop
 8002e02:	3720      	adds	r7, #32
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000544 	.word	0x20000544

08002e0c <Dwin_switch_to_next_page>:
void Dwin_switch_to_next_page(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
	static int PageCnt = 0;
	uint8_t Buf[20] = {0};
 8002e12:	2300      	movs	r3, #0
 8002e14:	607b      	str	r3, [r7, #4]
 8002e16:	f107 0308 	add.w	r3, r7, #8
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	605a      	str	r2, [r3, #4]
 8002e20:	609a      	str	r2, [r3, #8]
 8002e22:	60da      	str	r2, [r3, #12]
	Buf[0]= 0x5A;
 8002e24:	235a      	movs	r3, #90	; 0x5a
 8002e26:	713b      	strb	r3, [r7, #4]
	Buf[1] = 0x01;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	717b      	strb	r3, [r7, #5]
	Buf[2] = 0x00;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	71bb      	strb	r3, [r7, #6]
	Buf[3] = PageCnt;
 8002e30:	4b0c      	ldr	r3, [pc, #48]	; (8002e64 <Dwin_switch_to_next_page+0x58>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	71fb      	strb	r3, [r7, #7]
	Dwin_Write_VP(0X0084,Buf,2) ;
 8002e38:	1d3b      	adds	r3, r7, #4
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	2084      	movs	r0, #132	; 0x84
 8002e40:	f7ff ff32 	bl	8002ca8 <Dwin_Write_VP>
	PageCnt++;
 8002e44:	4b07      	ldr	r3, [pc, #28]	; (8002e64 <Dwin_switch_to_next_page+0x58>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	4a06      	ldr	r2, [pc, #24]	; (8002e64 <Dwin_switch_to_next_page+0x58>)
 8002e4c:	6013      	str	r3, [r2, #0]
	if(PageCnt == MAX_PAGE)
 8002e4e:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <Dwin_switch_to_next_page+0x58>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2b05      	cmp	r3, #5
 8002e54:	d102      	bne.n	8002e5c <Dwin_switch_to_next_page+0x50>
	{
		PageCnt = 0;
 8002e56:	4b03      	ldr	r3, [pc, #12]	; (8002e64 <Dwin_switch_to_next_page+0x58>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
	}
}
 8002e5c:	bf00      	nop
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	2000025c 	.word	0x2000025c

08002e68 <Dwin_update_time>:
void Dwin_update_time(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
	int WeekDay;
	uint8_t Buf[20] = {0};
 8002e6e:	2300      	movs	r3, #0
 8002e70:	603b      	str	r3, [r7, #0]
 8002e72:	1d3b      	adds	r3, r7, #4
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	605a      	str	r2, [r3, #4]
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	60da      	str	r2, [r3, #12]
	Buf[0]=aBCAN_ReceiveBuf_Clock[2]/10 +0x30;
 8002e7e:	4b73      	ldr	r3, [pc, #460]	; (800304c <Dwin_update_time+0x1e4>)
 8002e80:	789b      	ldrb	r3, [r3, #2]
 8002e82:	4a73      	ldr	r2, [pc, #460]	; (8003050 <Dwin_update_time+0x1e8>)
 8002e84:	fba2 2303 	umull	r2, r3, r2, r3
 8002e88:	08db      	lsrs	r3, r3, #3
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	3330      	adds	r3, #48	; 0x30
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	703b      	strb	r3, [r7, #0]
	Buf[1]=aBCAN_ReceiveBuf_Clock[2]%10 +0x30;
 8002e92:	4b6e      	ldr	r3, [pc, #440]	; (800304c <Dwin_update_time+0x1e4>)
 8002e94:	789a      	ldrb	r2, [r3, #2]
 8002e96:	4b6e      	ldr	r3, [pc, #440]	; (8003050 <Dwin_update_time+0x1e8>)
 8002e98:	fba3 1302 	umull	r1, r3, r3, r2
 8002e9c:	08d9      	lsrs	r1, r3, #3
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	440b      	add	r3, r1
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	3330      	adds	r3, #48	; 0x30
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	707b      	strb	r3, [r7, #1]
	Buf[2]=':';
 8002eb0:	233a      	movs	r3, #58	; 0x3a
 8002eb2:	70bb      	strb	r3, [r7, #2]
	Buf[3]=aBCAN_ReceiveBuf_Clock[1]/10 +0x30;
 8002eb4:	4b65      	ldr	r3, [pc, #404]	; (800304c <Dwin_update_time+0x1e4>)
 8002eb6:	785b      	ldrb	r3, [r3, #1]
 8002eb8:	4a65      	ldr	r2, [pc, #404]	; (8003050 <Dwin_update_time+0x1e8>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	08db      	lsrs	r3, r3, #3
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	3330      	adds	r3, #48	; 0x30
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	70fb      	strb	r3, [r7, #3]
	Buf[4]=aBCAN_ReceiveBuf_Clock[1]%10 +0x30;
 8002ec8:	4b60      	ldr	r3, [pc, #384]	; (800304c <Dwin_update_time+0x1e4>)
 8002eca:	785a      	ldrb	r2, [r3, #1]
 8002ecc:	4b60      	ldr	r3, [pc, #384]	; (8003050 <Dwin_update_time+0x1e8>)
 8002ece:	fba3 1302 	umull	r1, r3, r3, r2
 8002ed2:	08d9      	lsrs	r1, r3, #3
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	3330      	adds	r3, #48	; 0x30
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	713b      	strb	r3, [r7, #4]
	Buf[5]=0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	717b      	strb	r3, [r7, #5]
	Dwin_Write_VP(TIME_VP,Buf,3);        //set time
 8002eea:	463b      	mov	r3, r7
 8002eec:	2203      	movs	r2, #3
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f241 0025 	movw	r0, #4133	; 0x1025
 8002ef4:	f7ff fed8 	bl	8002ca8 <Dwin_Write_VP>
	Buf[0]=aBCAN_ReceiveBuf_Clock[3]/10 +0x30;
 8002ef8:	4b54      	ldr	r3, [pc, #336]	; (800304c <Dwin_update_time+0x1e4>)
 8002efa:	78db      	ldrb	r3, [r3, #3]
 8002efc:	4a54      	ldr	r2, [pc, #336]	; (8003050 <Dwin_update_time+0x1e8>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	08db      	lsrs	r3, r3, #3
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	3330      	adds	r3, #48	; 0x30
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	703b      	strb	r3, [r7, #0]
	Buf[1]=aBCAN_ReceiveBuf_Clock[3]%10 +0x30;
 8002f0c:	4b4f      	ldr	r3, [pc, #316]	; (800304c <Dwin_update_time+0x1e4>)
 8002f0e:	78da      	ldrb	r2, [r3, #3]
 8002f10:	4b4f      	ldr	r3, [pc, #316]	; (8003050 <Dwin_update_time+0x1e8>)
 8002f12:	fba3 1302 	umull	r1, r3, r3, r2
 8002f16:	08d9      	lsrs	r1, r3, #3
 8002f18:	460b      	mov	r3, r1
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3330      	adds	r3, #48	; 0x30
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	707b      	strb	r3, [r7, #1]
	Buf[2]='.';
 8002f2a:	232e      	movs	r3, #46	; 0x2e
 8002f2c:	70bb      	strb	r3, [r7, #2]
	Buf[3]=(aBCAN_ReceiveBuf_Clock[4] >> 3) / 10 +0x30;
 8002f2e:	4b47      	ldr	r3, [pc, #284]	; (800304c <Dwin_update_time+0x1e4>)
 8002f30:	791b      	ldrb	r3, [r3, #4]
 8002f32:	08db      	lsrs	r3, r3, #3
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	4a46      	ldr	r2, [pc, #280]	; (8003050 <Dwin_update_time+0x1e8>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	08db      	lsrs	r3, r3, #3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	3330      	adds	r3, #48	; 0x30
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	70fb      	strb	r3, [r7, #3]
	Buf[4]=(aBCAN_ReceiveBuf_Clock[4] >> 3) % 10 +0x30;
 8002f46:	4b41      	ldr	r3, [pc, #260]	; (800304c <Dwin_update_time+0x1e4>)
 8002f48:	791b      	ldrb	r3, [r3, #4]
 8002f4a:	08db      	lsrs	r3, r3, #3
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	4b40      	ldr	r3, [pc, #256]	; (8003050 <Dwin_update_time+0x1e8>)
 8002f50:	fba3 1302 	umull	r1, r3, r3, r2
 8002f54:	08d9      	lsrs	r1, r3, #3
 8002f56:	460b      	mov	r3, r1
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	3330      	adds	r3, #48	; 0x30
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	713b      	strb	r3, [r7, #4]
	Buf[5]='.';
 8002f68:	232e      	movs	r3, #46	; 0x2e
 8002f6a:	717b      	strb	r3, [r7, #5]
	Buf[6]=aBCAN_ReceiveBuf_Clock[5]/10 +0x30;
 8002f6c:	4b37      	ldr	r3, [pc, #220]	; (800304c <Dwin_update_time+0x1e4>)
 8002f6e:	795b      	ldrb	r3, [r3, #5]
 8002f70:	4a37      	ldr	r2, [pc, #220]	; (8003050 <Dwin_update_time+0x1e8>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	08db      	lsrs	r3, r3, #3
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	3330      	adds	r3, #48	; 0x30
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	71bb      	strb	r3, [r7, #6]
	Buf[7]=aBCAN_ReceiveBuf_Clock[5]%10 +0x30;
 8002f80:	4b32      	ldr	r3, [pc, #200]	; (800304c <Dwin_update_time+0x1e4>)
 8002f82:	795a      	ldrb	r2, [r3, #5]
 8002f84:	4b32      	ldr	r3, [pc, #200]	; (8003050 <Dwin_update_time+0x1e8>)
 8002f86:	fba3 1302 	umull	r1, r3, r3, r2
 8002f8a:	08d9      	lsrs	r1, r3, #3
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	3330      	adds	r3, #48	; 0x30
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	71fb      	strb	r3, [r7, #7]
	Dwin_Write_VP(DATE_VP,Buf,4);        //set time
 8002f9e:	463b      	mov	r3, r7
 8002fa0:	2204      	movs	r2, #4
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	f241 0006 	movw	r0, #4102	; 0x1006
 8002fa8:	f7ff fe7e 	bl	8002ca8 <Dwin_Write_VP>

	WeekDay= aBCAN_ReceiveBuf_Clock[4]&0x07;
 8002fac:	4b27      	ldr	r3, [pc, #156]	; (800304c <Dwin_update_time+0x1e4>)
 8002fae:	791b      	ldrb	r3, [r3, #4]
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	2b06      	cmp	r3, #6
 8002fbc:	d83a      	bhi.n	8003034 <Dwin_update_time+0x1cc>
 8002fbe:	a201      	add	r2, pc, #4	; (adr r2, 8002fc4 <Dwin_update_time+0x15c>)
 8002fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc4:	08002fe1 	.word	0x08002fe1
 8002fc8:	08002fed 	.word	0x08002fed
 8002fcc:	08002ff9 	.word	0x08002ff9
 8002fd0:	08003005 	.word	0x08003005
 8002fd4:	08003011 	.word	0x08003011
 8002fd8:	0800301d 	.word	0x0800301d
 8002fdc:	08003029 	.word	0x08003029
	switch(WeekDay)
	{
		case 1:
			sprintf((char *)Buf,"MONDAY   ");
 8002fe0:	463b      	mov	r3, r7
 8002fe2:	491c      	ldr	r1, [pc, #112]	; (8003054 <Dwin_update_time+0x1ec>)
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f005 fe13 	bl	8008c10 <siprintf>
			break;
 8002fea:	e024      	b.n	8003036 <Dwin_update_time+0x1ce>
		case 2:
			sprintf((char *)Buf,"TUESDAY  ");
 8002fec:	463b      	mov	r3, r7
 8002fee:	491a      	ldr	r1, [pc, #104]	; (8003058 <Dwin_update_time+0x1f0>)
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f005 fe0d 	bl	8008c10 <siprintf>
			break;
 8002ff6:	e01e      	b.n	8003036 <Dwin_update_time+0x1ce>
		case 3:
			sprintf((char *)Buf,"WEDNESDAY");
 8002ff8:	463b      	mov	r3, r7
 8002ffa:	4918      	ldr	r1, [pc, #96]	; (800305c <Dwin_update_time+0x1f4>)
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f005 fe07 	bl	8008c10 <siprintf>
			break;
 8003002:	e018      	b.n	8003036 <Dwin_update_time+0x1ce>
		case 4:
			sprintf((char *)Buf,"THURSDAY ");
 8003004:	463b      	mov	r3, r7
 8003006:	4916      	ldr	r1, [pc, #88]	; (8003060 <Dwin_update_time+0x1f8>)
 8003008:	4618      	mov	r0, r3
 800300a:	f005 fe01 	bl	8008c10 <siprintf>
			break;
 800300e:	e012      	b.n	8003036 <Dwin_update_time+0x1ce>
		case 5:
			sprintf((char *)Buf,"FRIDAY    ");
 8003010:	463b      	mov	r3, r7
 8003012:	4914      	ldr	r1, [pc, #80]	; (8003064 <Dwin_update_time+0x1fc>)
 8003014:	4618      	mov	r0, r3
 8003016:	f005 fdfb 	bl	8008c10 <siprintf>
			break;
 800301a:	e00c      	b.n	8003036 <Dwin_update_time+0x1ce>
		case 6:
			sprintf((char *)Buf,"SATURDAY  ");
 800301c:	463b      	mov	r3, r7
 800301e:	4912      	ldr	r1, [pc, #72]	; (8003068 <Dwin_update_time+0x200>)
 8003020:	4618      	mov	r0, r3
 8003022:	f005 fdf5 	bl	8008c10 <siprintf>
			break;
 8003026:	e006      	b.n	8003036 <Dwin_update_time+0x1ce>
		case 7:
			sprintf((char *)Buf,"SUNDAY    ");
 8003028:	463b      	mov	r3, r7
 800302a:	4910      	ldr	r1, [pc, #64]	; (800306c <Dwin_update_time+0x204>)
 800302c:	4618      	mov	r0, r3
 800302e:	f005 fdef 	bl	8008c10 <siprintf>
			break;
 8003032:	e000      	b.n	8003036 <Dwin_update_time+0x1ce>
		default:
			break;
 8003034:	bf00      	nop
	}
	Dwin_Write_VP(WEEKDAY_VP,Buf,5);        //set time
 8003036:	463b      	mov	r3, r7
 8003038:	2205      	movs	r2, #5
 800303a:	4619      	mov	r1, r3
 800303c:	f241 0010 	movw	r0, #4112	; 0x1010
 8003040:	f7ff fe32 	bl	8002ca8 <Dwin_Write_VP>
}
 8003044:	bf00      	nop
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20000ad4 	.word	0x20000ad4
 8003050:	cccccccd 	.word	0xcccccccd
 8003054:	08009480 	.word	0x08009480
 8003058:	0800948c 	.word	0x0800948c
 800305c:	08009498 	.word	0x08009498
 8003060:	080094a4 	.word	0x080094a4
 8003064:	080094b0 	.word	0x080094b0
 8003068:	080094bc 	.word	0x080094bc
 800306c:	080094c8 	.word	0x080094c8

08003070 <DWin_Calltable_Process>:
void DWin_Calltable_Process(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b09c      	sub	sp, #112	; 0x70
 8003074:	af00      	add	r7, sp, #0
	uint16_t i;
	uint16_t j;
	uint8_t change;
	change=0;
 8003076:	2300      	movs	r3, #0
 8003078:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	uint8_t Buf[100] = {0};
 800307c:	2300      	movs	r3, #0
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	1d3b      	adds	r3, r7, #4
 8003082:	2260      	movs	r2, #96	; 0x60
 8003084:	2100      	movs	r1, #0
 8003086:	4618      	mov	r0, r3
 8003088:	f005 fdba 	bl	8008c00 <memset>
	for(i =0;i<50;i++)
 800308c:	2300      	movs	r3, #0
 800308e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8003092:	e00c      	b.n	80030ae <DWin_Calltable_Process+0x3e>
	{
		Buf[i]=0;
 8003094:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003098:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800309c:	4413      	add	r3, r2
 800309e:	2200      	movs	r2, #0
 80030a0:	f803 2c70 	strb.w	r2, [r3, #-112]
	for(i =0;i<50;i++)
 80030a4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030a8:	3301      	adds	r3, #1
 80030aa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80030ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030b2:	2b31      	cmp	r3, #49	; 0x31
 80030b4:	d9ee      	bls.n	8003094 <DWin_Calltable_Process+0x24>
	}

	for(i=0;i<8;i++)
 80030b6:	2300      	movs	r3, #0
 80030b8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80030bc:	e019      	b.n	80030f2 <DWin_Calltable_Process+0x82>
	{
		if(Callstatus[i] != Callstatus_old[i])
 80030be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030c2:	4aa9      	ldr	r2, [pc, #676]	; (8003368 <DWin_Calltable_Process+0x2f8>)
 80030c4:	5cd2      	ldrb	r2, [r2, r3]
 80030c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030ca:	49a8      	ldr	r1, [pc, #672]	; (800336c <DWin_Calltable_Process+0x2fc>)
 80030cc:	5ccb      	ldrb	r3, [r1, r3]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d00a      	beq.n	80030e8 <DWin_Calltable_Process+0x78>
		{
			change=1;
 80030d2:	2301      	movs	r3, #1
 80030d4:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			Callstatus_old[i] = Callstatus[i];
 80030d8:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 80030dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030e0:	49a1      	ldr	r1, [pc, #644]	; (8003368 <DWin_Calltable_Process+0x2f8>)
 80030e2:	5c89      	ldrb	r1, [r1, r2]
 80030e4:	4aa1      	ldr	r2, [pc, #644]	; (800336c <DWin_Calltable_Process+0x2fc>)
 80030e6:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<8;i++)
 80030e8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030ec:	3301      	adds	r3, #1
 80030ee:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80030f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80030f6:	2b07      	cmp	r3, #7
 80030f8:	d9e1      	bls.n	80030be <DWin_Calltable_Process+0x4e>
		}
	}
	if(change)
 80030fa:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f000 80b3 	beq.w	800326a <DWin_Calltable_Process+0x1fa>
	{
			for(i =0;i<150;i++)
 8003104:	2300      	movs	r3, #0
 8003106:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800310a:	e009      	b.n	8003120 <DWin_Calltable_Process+0xb0>
			{
				FloorName_Registed[i]=0;
 800310c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003110:	4a97      	ldr	r2, [pc, #604]	; (8003370 <DWin_Calltable_Process+0x300>)
 8003112:	2100      	movs	r1, #0
 8003114:	54d1      	strb	r1, [r2, r3]
			for(i =0;i<150;i++)
 8003116:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800311a:	3301      	adds	r3, #1
 800311c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8003120:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003124:	2b95      	cmp	r3, #149	; 0x95
 8003126:	d9f1      	bls.n	800310c <DWin_Calltable_Process+0x9c>
			}
			Tol_Floor_Registed=0;
 8003128:	4b92      	ldr	r3, [pc, #584]	; (8003374 <DWin_Calltable_Process+0x304>)
 800312a:	2200      	movs	r2, #0
 800312c:	701a      	strb	r2, [r3, #0]
			FloorName_Registed_length=0;
 800312e:	4b92      	ldr	r3, [pc, #584]	; (8003378 <DWin_Calltable_Process+0x308>)
 8003130:	2200      	movs	r2, #0
 8003132:	801a      	strh	r2, [r3, #0]

			for(i=0;i<8;i++)
 8003134:	2300      	movs	r3, #0
 8003136:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800313a:	e087      	b.n	800324c <DWin_Calltable_Process+0x1dc>
			{
				for(j=0;j<8;j++)
 800313c:	2300      	movs	r3, #0
 800313e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8003142:	e07a      	b.n	800323a <DWin_Calltable_Process+0x1ca>
				{

					if(bit_select(Callstatus_old[i],j))
 8003144:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003148:	4a88      	ldr	r2, [pc, #544]	; (800336c <DWin_Calltable_Process+0x2fc>)
 800314a:	5cd3      	ldrb	r3, [r2, r3]
 800314c:	461a      	mov	r2, r3
 800314e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003152:	fa42 f303 	asr.w	r3, r2, r3
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d068      	beq.n	8003230 <DWin_Calltable_Process+0x1c0>
					{
						FloorName_Registed[FloorName_Registed_length]= 0x20;
 800315e:	4b86      	ldr	r3, [pc, #536]	; (8003378 <DWin_Calltable_Process+0x308>)
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	4b82      	ldr	r3, [pc, #520]	; (8003370 <DWin_Calltable_Process+0x300>)
 8003166:	2120      	movs	r1, #32
 8003168:	5499      	strb	r1, [r3, r2]
						FloorName_Registed_length++;
 800316a:	4b83      	ldr	r3, [pc, #524]	; (8003378 <DWin_Calltable_Process+0x308>)
 800316c:	881b      	ldrh	r3, [r3, #0]
 800316e:	3301      	adds	r3, #1
 8003170:	b29a      	uxth	r2, r3
 8003172:	4b81      	ldr	r3, [pc, #516]	; (8003378 <DWin_Calltable_Process+0x308>)
 8003174:	801a      	strh	r2, [r3, #0]
						if((FloorName[i*8+j][0] !=0x20) && (FloorName[i*8+j][0]!=0x00))
 8003176:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800317a:	00da      	lsls	r2, r3, #3
 800317c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003180:	4413      	add	r3, r2
 8003182:	4a7e      	ldr	r2, [pc, #504]	; (800337c <DWin_Calltable_Process+0x30c>)
 8003184:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8003188:	2b20      	cmp	r3, #32
 800318a:	d01e      	beq.n	80031ca <DWin_Calltable_Process+0x15a>
 800318c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003190:	00da      	lsls	r2, r3, #3
 8003192:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003196:	4413      	add	r3, r2
 8003198:	4a78      	ldr	r2, [pc, #480]	; (800337c <DWin_Calltable_Process+0x30c>)
 800319a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d013      	beq.n	80031ca <DWin_Calltable_Process+0x15a>
						{
							FloorName_Registed[FloorName_Registed_length]= FloorName[i*8+j][0];
 80031a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80031a6:	00da      	lsls	r2, r3, #3
 80031a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80031ac:	4413      	add	r3, r2
 80031ae:	4a72      	ldr	r2, [pc, #456]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031b0:	8812      	ldrh	r2, [r2, #0]
 80031b2:	4611      	mov	r1, r2
 80031b4:	4a71      	ldr	r2, [pc, #452]	; (800337c <DWin_Calltable_Process+0x30c>)
 80031b6:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80031ba:	4b6d      	ldr	r3, [pc, #436]	; (8003370 <DWin_Calltable_Process+0x300>)
 80031bc:	545a      	strb	r2, [r3, r1]
							FloorName_Registed_length++;
 80031be:	4b6e      	ldr	r3, [pc, #440]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031c0:	881b      	ldrh	r3, [r3, #0]
 80031c2:	3301      	adds	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	4b6c      	ldr	r3, [pc, #432]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031c8:	801a      	strh	r2, [r3, #0]
						}
						FloorName_Registed[FloorName_Registed_length]= FloorName[i*8+j][1];
 80031ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80031ce:	00da      	lsls	r2, r3, #3
 80031d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80031d4:	4413      	add	r3, r2
 80031d6:	4a68      	ldr	r2, [pc, #416]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031d8:	8812      	ldrh	r2, [r2, #0]
 80031da:	4611      	mov	r1, r2
 80031dc:	4a67      	ldr	r2, [pc, #412]	; (800337c <DWin_Calltable_Process+0x30c>)
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4413      	add	r3, r2
 80031e2:	785a      	ldrb	r2, [r3, #1]
 80031e4:	4b62      	ldr	r3, [pc, #392]	; (8003370 <DWin_Calltable_Process+0x300>)
 80031e6:	545a      	strb	r2, [r3, r1]
						FloorName_Registed_length++;
 80031e8:	4b63      	ldr	r3, [pc, #396]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	3301      	adds	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	4b61      	ldr	r3, [pc, #388]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031f2:	801a      	strh	r2, [r3, #0]
						FloorName_Registed[FloorName_Registed_length]= 0x20;
 80031f4:	4b60      	ldr	r3, [pc, #384]	; (8003378 <DWin_Calltable_Process+0x308>)
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	4b5d      	ldr	r3, [pc, #372]	; (8003370 <DWin_Calltable_Process+0x300>)
 80031fc:	2120      	movs	r1, #32
 80031fe:	5499      	strb	r1, [r3, r2]
						FloorName_Registed_length++;
 8003200:	4b5d      	ldr	r3, [pc, #372]	; (8003378 <DWin_Calltable_Process+0x308>)
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	3301      	adds	r3, #1
 8003206:	b29a      	uxth	r2, r3
 8003208:	4b5b      	ldr	r3, [pc, #364]	; (8003378 <DWin_Calltable_Process+0x308>)
 800320a:	801a      	strh	r2, [r3, #0]
						FloorName_Registed[FloorName_Registed_length]= '|';
 800320c:	4b5a      	ldr	r3, [pc, #360]	; (8003378 <DWin_Calltable_Process+0x308>)
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	4b57      	ldr	r3, [pc, #348]	; (8003370 <DWin_Calltable_Process+0x300>)
 8003214:	217c      	movs	r1, #124	; 0x7c
 8003216:	5499      	strb	r1, [r3, r2]
						FloorName_Registed_length++;
 8003218:	4b57      	ldr	r3, [pc, #348]	; (8003378 <DWin_Calltable_Process+0x308>)
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	3301      	adds	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	4b55      	ldr	r3, [pc, #340]	; (8003378 <DWin_Calltable_Process+0x308>)
 8003222:	801a      	strh	r2, [r3, #0]
						Tol_Floor_Registed++;
 8003224:	4b53      	ldr	r3, [pc, #332]	; (8003374 <DWin_Calltable_Process+0x304>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	3301      	adds	r3, #1
 800322a:	b2da      	uxtb	r2, r3
 800322c:	4b51      	ldr	r3, [pc, #324]	; (8003374 <DWin_Calltable_Process+0x304>)
 800322e:	701a      	strb	r2, [r3, #0]
				for(j=0;j<8;j++)
 8003230:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003234:	3301      	adds	r3, #1
 8003236:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 800323a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800323e:	2b07      	cmp	r3, #7
 8003240:	d980      	bls.n	8003144 <DWin_Calltable_Process+0xd4>
			for(i=0;i<8;i++)
 8003242:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003246:	3301      	adds	r3, #1
 8003248:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800324c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003250:	2b07      	cmp	r3, #7
 8003252:	f67f af73 	bls.w	800313c <DWin_Calltable_Process+0xcc>
					}

				}
			}

			if(Tol_Floor_Registed	==1)
 8003256:	4b47      	ldr	r3, [pc, #284]	; (8003374 <DWin_Calltable_Process+0x304>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d105      	bne.n	800326a <DWin_Calltable_Process+0x1fa>
			{
				FloorName_Registed_Time=0;
 800325e:	4b48      	ldr	r3, [pc, #288]	; (8003380 <DWin_Calltable_Process+0x310>)
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
				FloorName_Registed_Page =0;
 8003264:	4b47      	ldr	r3, [pc, #284]	; (8003384 <DWin_Calltable_Process+0x314>)
 8003266:	2200      	movs	r2, #0
 8003268:	801a      	strh	r2, [r3, #0]
			}
	}
	if((HAL_GetTick() > FloorName_Registed_Time ) || (change))
 800326a:	f002 ffb1 	bl	80061d0 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	4b43      	ldr	r3, [pc, #268]	; (8003380 <DWin_Calltable_Process+0x310>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d804      	bhi.n	8003282 <DWin_Calltable_Process+0x212>
 8003278:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 80bd 	beq.w	80033fc <DWin_Calltable_Process+0x38c>
	{
		uint16_t index_start =0;
 8003282:	2300      	movs	r3, #0
 8003284:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
		uint16_t forcnt =0;
 8003288:	2300      	movs	r3, #0
 800328a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		uint16_t Count =0; //cont '|'
 800328e:	2300      	movs	r3, #0
 8003290:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

		index_start = FloorName_Registed_Page *6;
 8003294:	4b3b      	ldr	r3, [pc, #236]	; (8003384 <DWin_Calltable_Process+0x314>)
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	461a      	mov	r2, r3
 800329a:	0052      	lsls	r2, r2, #1
 800329c:	4413      	add	r3, r2
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
		if(index_start)
 80032a4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d025      	beq.n	80032f8 <DWin_Calltable_Process+0x288>
		{
			for (forcnt =0;forcnt<FloorName_Registed_length;forcnt++)
 80032ac:	2300      	movs	r3, #0
 80032ae:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80032b2:	e01b      	b.n	80032ec <DWin_Calltable_Process+0x27c>
			{
				if(FloorName_Registed[forcnt] == '|')
 80032b4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80032b8:	4a2d      	ldr	r2, [pc, #180]	; (8003370 <DWin_Calltable_Process+0x300>)
 80032ba:	5cd3      	ldrb	r3, [r2, r3]
 80032bc:	2b7c      	cmp	r3, #124	; 0x7c
 80032be:	d110      	bne.n	80032e2 <DWin_Calltable_Process+0x272>
				{
					Count++;
 80032c0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80032c4:	3301      	adds	r3, #1
 80032c6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
					if(Count == index_start)
 80032ca:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 80032ce:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d105      	bne.n	80032e2 <DWin_Calltable_Process+0x272>
					{
						index_start = forcnt+1;
 80032d6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80032da:	3301      	adds	r3, #1
 80032dc:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
						break;
 80032e0:	e00a      	b.n	80032f8 <DWin_Calltable_Process+0x288>
			for (forcnt =0;forcnt<FloorName_Registed_length;forcnt++)
 80032e2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80032e6:	3301      	adds	r3, #1
 80032e8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80032ec:	4b22      	ldr	r3, [pc, #136]	; (8003378 <DWin_Calltable_Process+0x308>)
 80032ee:	881b      	ldrh	r3, [r3, #0]
 80032f0:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d3dd      	bcc.n	80032b4 <DWin_Calltable_Process+0x244>
				}
			}
		}


		Count =0;
 80032f8:	2300      	movs	r3, #0
 80032fa:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
		for(forcnt = index_start;forcnt<FloorName_Registed_length;forcnt++)
 80032fe:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8003302:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8003306:	e044      	b.n	8003392 <DWin_Calltable_Process+0x322>
		{
			Buf[forcnt-index_start] = FloorName_Registed[forcnt];
 8003308:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 800330c:	f8b7 1066 	ldrh.w	r1, [r7, #102]	; 0x66
 8003310:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8003314:	1acb      	subs	r3, r1, r3
 8003316:	4916      	ldr	r1, [pc, #88]	; (8003370 <DWin_Calltable_Process+0x300>)
 8003318:	5c8a      	ldrb	r2, [r1, r2]
 800331a:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800331e:	440b      	add	r3, r1
 8003320:	f803 2c70 	strb.w	r2, [r3, #-112]
			if(Buf[forcnt-index_start] == '|')
 8003324:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003328:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8003332:	4413      	add	r3, r2
 8003334:	f813 3c70 	ldrb.w	r3, [r3, #-112]
 8003338:	2b7c      	cmp	r3, #124	; 0x7c
 800333a:	d125      	bne.n	8003388 <DWin_Calltable_Process+0x318>
			{
				Count++;
 800333c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003340:	3301      	adds	r3, #1
 8003342:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
				if(Count ==6)
 8003346:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800334a:	2b06      	cmp	r3, #6
 800334c:	d11c      	bne.n	8003388 <DWin_Calltable_Process+0x318>
				{
					Buf[forcnt-index_start]=0x20; //remove '|'
 800334e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003352:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800335c:	4413      	add	r3, r2
 800335e:	2220      	movs	r2, #32
 8003360:	f803 2c70 	strb.w	r2, [r3, #-112]
					break;
 8003364:	e01b      	b.n	800339e <DWin_Calltable_Process+0x32e>
 8003366:	bf00      	nop
 8003368:	20000308 	.word	0x20000308
 800336c:	20000310 	.word	0x20000310
 8003370:	200003fc 	.word	0x200003fc
 8003374:	20000530 	.word	0x20000530
 8003378:	20000528 	.word	0x20000528
 800337c:	20000294 	.word	0x20000294
 8003380:	2000052c 	.word	0x2000052c
 8003384:	20000532 	.word	0x20000532
		for(forcnt = index_start;forcnt<FloorName_Registed_length;forcnt++)
 8003388:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800338c:	3301      	adds	r3, #1
 800338e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8003392:	4b1c      	ldr	r3, [pc, #112]	; (8003404 <DWin_Calltable_Process+0x394>)
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 800339a:	429a      	cmp	r2, r3
 800339c:	d3b4      	bcc.n	8003308 <DWin_Calltable_Process+0x298>
				}

			}

		}
		Dwin_Write_VP(0x1400,(uint8_t *)Buf,(forcnt-index_start)/2+2);
 800339e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80033a2:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	0fda      	lsrs	r2, r3, #31
 80033aa:	4413      	add	r3, r2
 80033ac:	105b      	asrs	r3, r3, #1
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	3302      	adds	r3, #2
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	463b      	mov	r3, r7
 80033b6:	4619      	mov	r1, r3
 80033b8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80033bc:	f7ff fc74 	bl	8002ca8 <Dwin_Write_VP>
		FloorName_Registed_Page++;
 80033c0:	4b11      	ldr	r3, [pc, #68]	; (8003408 <DWin_Calltable_Process+0x398>)
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	3301      	adds	r3, #1
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <DWin_Calltable_Process+0x398>)
 80033ca:	801a      	strh	r2, [r3, #0]
		if(FloorName_Registed_Page > ((Tol_Floor_Registed-1) /6))
 80033cc:	4b0e      	ldr	r3, [pc, #56]	; (8003408 <DWin_Calltable_Process+0x398>)
 80033ce:	881b      	ldrh	r3, [r3, #0]
 80033d0:	4619      	mov	r1, r3
 80033d2:	4b0e      	ldr	r3, [pc, #56]	; (800340c <DWin_Calltable_Process+0x39c>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	3b01      	subs	r3, #1
 80033d8:	4a0d      	ldr	r2, [pc, #52]	; (8003410 <DWin_Calltable_Process+0x3a0>)
 80033da:	fb82 0203 	smull	r0, r2, r2, r3
 80033de:	17db      	asrs	r3, r3, #31
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	4299      	cmp	r1, r3
 80033e4:	dd02      	ble.n	80033ec <DWin_Calltable_Process+0x37c>
		{
			FloorName_Registed_Page=0;
 80033e6:	4b08      	ldr	r3, [pc, #32]	; (8003408 <DWin_Calltable_Process+0x398>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	801a      	strh	r2, [r3, #0]
		}
		FloorName_Registed_Time = HAL_GetTick()+1500;
 80033ec:	f002 fef0 	bl	80061d0 <HAL_GetTick>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80033f6:	4a07      	ldr	r2, [pc, #28]	; (8003414 <DWin_Calltable_Process+0x3a4>)
 80033f8:	6013      	str	r3, [r2, #0]
	}
	return;
 80033fa:	bf00      	nop
 80033fc:	bf00      	nop

}
 80033fe:	3770      	adds	r7, #112	; 0x70
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20000528 	.word	0x20000528
 8003408:	20000532 	.word	0x20000532
 800340c:	20000530 	.word	0x20000530
 8003410:	2aaaaaab 	.word	0x2aaaaaab
 8003414:	2000052c 	.word	0x2000052c

08003418 <DWIN_Arrow_Process>:
void DWIN_Arrow_Process(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b09a      	sub	sp, #104	; 0x68
 800341c:	af00      	add	r7, sp, #0
	static uint8_t Arrow_state_old;
	uint8_t arrow;
	uint8_t Buf[100] = {0};
 800341e:	2300      	movs	r3, #0
 8003420:	607b      	str	r3, [r7, #4]
 8003422:	f107 0308 	add.w	r3, r7, #8
 8003426:	2260      	movs	r2, #96	; 0x60
 8003428:	2100      	movs	r1, #0
 800342a:	4618      	mov	r0, r3
 800342c:	f005 fbe8 	bl	8008c00 <memset>
	if(Arrow_state_old == Arrow_state)
 8003430:	4b46      	ldr	r3, [pc, #280]	; (800354c <DWIN_Arrow_Process+0x134>)
 8003432:	781a      	ldrb	r2, [r3, #0]
 8003434:	4b46      	ldr	r3, [pc, #280]	; (8003550 <DWIN_Arrow_Process+0x138>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	f000 8083 	beq.w	8003544 <DWIN_Arrow_Process+0x12c>
		return ;
	Arrow_state_old = Arrow_state;
 800343e:	4b44      	ldr	r3, [pc, #272]	; (8003550 <DWIN_Arrow_Process+0x138>)
 8003440:	781a      	ldrb	r2, [r3, #0]
 8003442:	4b42      	ldr	r3, [pc, #264]	; (800354c <DWIN_Arrow_Process+0x134>)
 8003444:	701a      	strb	r2, [r3, #0]
	Buf[0]=00;
 8003446:	2300      	movs	r3, #0
 8003448:	713b      	strb	r3, [r7, #4]
	Buf[2]=00;
 800344a:	2300      	movs	r3, #0
 800344c:	71bb      	strb	r3, [r7, #6]
	Buf[4]=00;
 800344e:	2300      	movs	r3, #0
 8003450:	723b      	strb	r3, [r7, #8]
	switch(Arrow_state_old)
 8003452:	4b3e      	ldr	r3, [pc, #248]	; (800354c <DWIN_Arrow_Process+0x134>)
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	2b22      	cmp	r3, #34	; 0x22
 8003458:	d86b      	bhi.n	8003532 <DWIN_Arrow_Process+0x11a>
 800345a:	a201      	add	r2, pc, #4	; (adr r2, 8003460 <DWIN_Arrow_Process+0x48>)
 800345c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003460:	080034ed 	.word	0x080034ed
 8003464:	080034fb 	.word	0x080034fb
 8003468:	08003509 	.word	0x08003509
 800346c:	08003533 	.word	0x08003533
 8003470:	08003533 	.word	0x08003533
 8003474:	08003533 	.word	0x08003533
 8003478:	08003533 	.word	0x08003533
 800347c:	08003533 	.word	0x08003533
 8003480:	08003533 	.word	0x08003533
 8003484:	08003533 	.word	0x08003533
 8003488:	08003533 	.word	0x08003533
 800348c:	08003533 	.word	0x08003533
 8003490:	08003533 	.word	0x08003533
 8003494:	08003533 	.word	0x08003533
 8003498:	08003533 	.word	0x08003533
 800349c:	08003533 	.word	0x08003533
 80034a0:	08003533 	.word	0x08003533
 80034a4:	08003517 	.word	0x08003517
 80034a8:	08003533 	.word	0x08003533
 80034ac:	08003533 	.word	0x08003533
 80034b0:	08003533 	.word	0x08003533
 80034b4:	08003533 	.word	0x08003533
 80034b8:	08003533 	.word	0x08003533
 80034bc:	08003533 	.word	0x08003533
 80034c0:	08003533 	.word	0x08003533
 80034c4:	08003533 	.word	0x08003533
 80034c8:	08003533 	.word	0x08003533
 80034cc:	08003533 	.word	0x08003533
 80034d0:	08003533 	.word	0x08003533
 80034d4:	08003533 	.word	0x08003533
 80034d8:	08003533 	.word	0x08003533
 80034dc:	08003533 	.word	0x08003533
 80034e0:	08003533 	.word	0x08003533
 80034e4:	08003533 	.word	0x08003533
 80034e8:	08003525 	.word	0x08003525
	{
		case 0:   //hide

			Buf[1]=ARROW_STOP;
 80034ec:	236e      	movs	r3, #110	; 0x6e
 80034ee:	717b      	strb	r3, [r7, #5]
			Buf[3]=ARROW_STOP;
 80034f0:	236e      	movs	r3, #110	; 0x6e
 80034f2:	71fb      	strb	r3, [r7, #7]
			Buf[5]=ARROW_STOP;
 80034f4:	236e      	movs	r3, #110	; 0x6e
 80034f6:	727b      	strb	r3, [r7, #9]
			break;
 80034f8:	e01c      	b.n	8003534 <DWIN_Arrow_Process+0x11c>
		case 0x01:
			Buf[1]=ARROW_UP_START;
 80034fa:	2300      	movs	r3, #0
 80034fc:	717b      	strb	r3, [r7, #5]
			Buf[3]=ARROW_UP_START;
 80034fe:	2300      	movs	r3, #0
 8003500:	71fb      	strb	r3, [r7, #7]
			Buf[5]=ARROW_UP_START;
 8003502:	2300      	movs	r3, #0
 8003504:	727b      	strb	r3, [r7, #9]
			break;
 8003506:	e015      	b.n	8003534 <DWIN_Arrow_Process+0x11c>
		case 0x02:
			Buf[1]=ARROW_DOWN_START;
 8003508:	2337      	movs	r3, #55	; 0x37
 800350a:	717b      	strb	r3, [r7, #5]
			Buf[3]=ARROW_DOWN_START;
 800350c:	2337      	movs	r3, #55	; 0x37
 800350e:	71fb      	strb	r3, [r7, #7]
			Buf[5]=ARROW_DOWN_START;
 8003510:	2337      	movs	r3, #55	; 0x37
 8003512:	727b      	strb	r3, [r7, #9]
			break;
 8003514:	e00e      	b.n	8003534 <DWIN_Arrow_Process+0x11c>
		case 0x11:
			Buf[1]=ARROW_UP_STOP;
 8003516:	2300      	movs	r3, #0
 8003518:	717b      	strb	r3, [r7, #5]
			Buf[3]=ARROW_UP_START;
 800351a:	2300      	movs	r3, #0
 800351c:	71fb      	strb	r3, [r7, #7]
			Buf[5]=ARROW_UP_END;
 800351e:	2336      	movs	r3, #54	; 0x36
 8003520:	727b      	strb	r3, [r7, #9]

			break;
 8003522:	e007      	b.n	8003534 <DWIN_Arrow_Process+0x11c>
		case 0x22:
			Buf[1]=ARROW_DOWN_STOP;
 8003524:	2337      	movs	r3, #55	; 0x37
 8003526:	717b      	strb	r3, [r7, #5]
			Buf[3]=ARROW_DOWN_START;
 8003528:	2337      	movs	r3, #55	; 0x37
 800352a:	71fb      	strb	r3, [r7, #7]
			Buf[5]=ARROW_DOWN_END;
 800352c:	236d      	movs	r3, #109	; 0x6d
 800352e:	727b      	strb	r3, [r7, #9]
			break;
 8003530:	e000      	b.n	8003534 <DWIN_Arrow_Process+0x11c>
		default:
			break;
 8003532:	bf00      	nop
	}
	Dwin_Write_VP(ARROW_ICON_SP+6,(uint8_t *)&Buf,3);
 8003534:	1d3b      	adds	r3, r7, #4
 8003536:	2203      	movs	r2, #3
 8003538:	4619      	mov	r1, r3
 800353a:	f245 0006 	movw	r0, #20486	; 0x5006
 800353e:	f7ff fbb3 	bl	8002ca8 <Dwin_Write_VP>
 8003542:	e000      	b.n	8003546 <DWIN_Arrow_Process+0x12e>
		return ;
 8003544:	bf00      	nop
}
 8003546:	3768      	adds	r7, #104	; 0x68
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	20000260 	.word	0x20000260
 8003550:	200007e9 	.word	0x200007e9

08003554 <DWIN_add_key>:
static uint8_t virt_key[2] = {0x20,0x20};
static uint8_t virt_key_cnt =0;
uint32_t Keytimout=0;
void DWIN_add_key(uint8_t key)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	71fb      	strb	r3, [r7, #7]
	if (key!= 'C')
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	2b43      	cmp	r3, #67	; 0x43
 8003562:	d01e      	beq.n	80035a2 <DWIN_add_key+0x4e>
	{
		virt_key[virt_key_cnt] =key;
 8003564:	4b13      	ldr	r3, [pc, #76]	; (80035b4 <DWIN_add_key+0x60>)
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	4619      	mov	r1, r3
 800356a:	4a13      	ldr	r2, [pc, #76]	; (80035b8 <DWIN_add_key+0x64>)
 800356c:	79fb      	ldrb	r3, [r7, #7]
 800356e:	5453      	strb	r3, [r2, r1]
		virt_key_cnt++;
 8003570:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <DWIN_add_key+0x60>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	3301      	adds	r3, #1
 8003576:	b2da      	uxtb	r2, r3
 8003578:	4b0e      	ldr	r3, [pc, #56]	; (80035b4 <DWIN_add_key+0x60>)
 800357a:	701a      	strb	r2, [r3, #0]
		if(virt_key_cnt ==2)
 800357c:	4b0d      	ldr	r3, [pc, #52]	; (80035b4 <DWIN_add_key+0x60>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d103      	bne.n	800358c <DWIN_add_key+0x38>
		{
			virt_key_cnt =0;
 8003584:	4b0b      	ldr	r3, [pc, #44]	; (80035b4 <DWIN_add_key+0x60>)
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		Keytimout = 0;
	}
}
 800358a:	e00d      	b.n	80035a8 <DWIN_add_key+0x54>
		else if(virt_key_cnt ==1)
 800358c:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <DWIN_add_key+0x60>)
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d109      	bne.n	80035a8 <DWIN_add_key+0x54>
			virt_key[virt_key_cnt] = 0x20;
 8003594:	4b07      	ldr	r3, [pc, #28]	; (80035b4 <DWIN_add_key+0x60>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	461a      	mov	r2, r3
 800359a:	4b07      	ldr	r3, [pc, #28]	; (80035b8 <DWIN_add_key+0x64>)
 800359c:	2120      	movs	r1, #32
 800359e:	5499      	strb	r1, [r3, r2]
}
 80035a0:	e002      	b.n	80035a8 <DWIN_add_key+0x54>
		Keytimout = 0;
 80035a2:	4b06      	ldr	r3, [pc, #24]	; (80035bc <DWIN_add_key+0x68>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bc80      	pop	{r7}
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	20000254 	.word	0x20000254
 80035b8:	20000000 	.word	0x20000000
 80035bc:	20000258 	.word	0x20000258

080035c0 <DWIN_Message_Process>:

void DWIN_Message_Process(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b09a      	sub	sp, #104	; 0x68
 80035c4:	af00      	add	r7, sp, #0
	static uint8_t virt_key_old[2];
	uint8_t Buf[100] = {0};
 80035c6:	2300      	movs	r3, #0
 80035c8:	603b      	str	r3, [r7, #0]
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	2260      	movs	r2, #96	; 0x60
 80035ce:	2100      	movs	r1, #0
 80035d0:	4618      	mov	r0, r3
 80035d2:	f005 fb15 	bl	8008c00 <memset>
	if((virt_key[0]!=virt_key_old[0])||(virt_key[1]!=virt_key_old[1]))
 80035d6:	4b3e      	ldr	r3, [pc, #248]	; (80036d0 <DWIN_Message_Process+0x110>)
 80035d8:	781a      	ldrb	r2, [r3, #0]
 80035da:	4b3e      	ldr	r3, [pc, #248]	; (80036d4 <DWIN_Message_Process+0x114>)
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d105      	bne.n	80035ee <DWIN_Message_Process+0x2e>
 80035e2:	4b3b      	ldr	r3, [pc, #236]	; (80036d0 <DWIN_Message_Process+0x110>)
 80035e4:	785a      	ldrb	r2, [r3, #1]
 80035e6:	4b3b      	ldr	r3, [pc, #236]	; (80036d4 <DWIN_Message_Process+0x114>)
 80035e8:	785b      	ldrb	r3, [r3, #1]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d034      	beq.n	8003658 <DWIN_Message_Process+0x98>
	{
		virt_key_old[0] = virt_key[0];
 80035ee:	4b38      	ldr	r3, [pc, #224]	; (80036d0 <DWIN_Message_Process+0x110>)
 80035f0:	781a      	ldrb	r2, [r3, #0]
 80035f2:	4b38      	ldr	r3, [pc, #224]	; (80036d4 <DWIN_Message_Process+0x114>)
 80035f4:	701a      	strb	r2, [r3, #0]
		virt_key_old[1] = virt_key[1];
 80035f6:	4b36      	ldr	r3, [pc, #216]	; (80036d0 <DWIN_Message_Process+0x110>)
 80035f8:	785a      	ldrb	r2, [r3, #1]
 80035fa:	4b36      	ldr	r3, [pc, #216]	; (80036d4 <DWIN_Message_Process+0x114>)
 80035fc:	705a      	strb	r2, [r3, #1]
		Keytimout = HAL_GetTick()+1500;
 80035fe:	f002 fde7 	bl	80061d0 <HAL_GetTick>
 8003602:	4603      	mov	r3, r0
 8003604:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8003608:	4a33      	ldr	r2, [pc, #204]	; (80036d8 <DWIN_Message_Process+0x118>)
 800360a:	6013      	str	r3, [r2, #0]
		for(int cnt =0;cnt<30;cnt++)
 800360c:	2300      	movs	r3, #0
 800360e:	667b      	str	r3, [r7, #100]	; 0x64
 8003610:	e007      	b.n	8003622 <DWIN_Message_Process+0x62>
		{
			Buf[cnt] =0;
 8003612:	463a      	mov	r2, r7
 8003614:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003616:	4413      	add	r3, r2
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
		for(int cnt =0;cnt<30;cnt++)
 800361c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800361e:	3301      	adds	r3, #1
 8003620:	667b      	str	r3, [r7, #100]	; 0x64
 8003622:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003624:	2b1d      	cmp	r3, #29
 8003626:	ddf4      	ble.n	8003612 <DWIN_Message_Process+0x52>
		}
		Dwin_Write_VP(0x1500,Buf,15);     //write buf to VP
 8003628:	463b      	mov	r3, r7
 800362a:	220f      	movs	r2, #15
 800362c:	4619      	mov	r1, r3
 800362e:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8003632:	f7ff fb39 	bl	8002ca8 <Dwin_Write_VP>
		Buf[0]=00;
 8003636:	2300      	movs	r3, #0
 8003638:	703b      	strb	r3, [r7, #0]
		Buf[1]=virt_key_old [0];
 800363a:	4b26      	ldr	r3, [pc, #152]	; (80036d4 <DWIN_Message_Process+0x114>)
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	707b      	strb	r3, [r7, #1]
		Buf[2]=00;
 8003640:	2300      	movs	r3, #0
 8003642:	70bb      	strb	r3, [r7, #2]
		Buf[3]=virt_key_old [1];
 8003644:	4b23      	ldr	r3, [pc, #140]	; (80036d4 <DWIN_Message_Process+0x114>)
 8003646:	785b      	ldrb	r3, [r3, #1]
 8003648:	70fb      	strb	r3, [r7, #3]
		Dwin_Write_VP(0x1100,Buf,2);        //set floor name
 800364a:	463b      	mov	r3, r7
 800364c:	2202      	movs	r2, #2
 800364e:	4619      	mov	r1, r3
 8003650:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 8003654:	f7ff fb28 	bl	8002ca8 <Dwin_Write_VP>
	}
	if(HAL_GetTick()>Keytimout)
 8003658:	f002 fdba 	bl	80061d0 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	4b1e      	ldr	r3, [pc, #120]	; (80036d8 <DWIN_Message_Process+0x118>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d92f      	bls.n	80036c6 <DWIN_Message_Process+0x106>
	{
		sprintf((char *)Buf,"PLEASE ENTER DESTINATION FLOOR");
 8003666:	463b      	mov	r3, r7
 8003668:	491c      	ldr	r1, [pc, #112]	; (80036dc <DWIN_Message_Process+0x11c>)
 800366a:	4618      	mov	r0, r3
 800366c:	f005 fad0 	bl	8008c10 <siprintf>
		Dwin_Write_VP(0x1500,Buf,15);     //write buf to VP
 8003670:	463b      	mov	r3, r7
 8003672:	220f      	movs	r2, #15
 8003674:	4619      	mov	r1, r3
 8003676:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 800367a:	f7ff fb15 	bl	8002ca8 <Dwin_Write_VP>
		virt_key_cnt =0;
 800367e:	4b18      	ldr	r3, [pc, #96]	; (80036e0 <DWIN_Message_Process+0x120>)
 8003680:	2200      	movs	r2, #0
 8003682:	701a      	strb	r2, [r3, #0]
			Buf[0]=00;
 8003684:	2300      	movs	r3, #0
 8003686:	703b      	strb	r3, [r7, #0]
			Buf[1]=0x20;
 8003688:	2320      	movs	r3, #32
 800368a:	707b      	strb	r3, [r7, #1]
			Buf[2]=00;
 800368c:	2300      	movs	r3, #0
 800368e:	70bb      	strb	r3, [r7, #2]
			Buf[3]=0x20;
 8003690:	2320      	movs	r3, #32
 8003692:	70fb      	strb	r3, [r7, #3]
			virt_key_old[0] = virt_key[0] = 0x20;
 8003694:	4b0e      	ldr	r3, [pc, #56]	; (80036d0 <DWIN_Message_Process+0x110>)
 8003696:	2220      	movs	r2, #32
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	4b0d      	ldr	r3, [pc, #52]	; (80036d0 <DWIN_Message_Process+0x110>)
 800369c:	781a      	ldrb	r2, [r3, #0]
 800369e:	4b0d      	ldr	r3, [pc, #52]	; (80036d4 <DWIN_Message_Process+0x114>)
 80036a0:	701a      	strb	r2, [r3, #0]
			virt_key_old[1] = virt_key[1] = 0x20;
 80036a2:	4b0b      	ldr	r3, [pc, #44]	; (80036d0 <DWIN_Message_Process+0x110>)
 80036a4:	2220      	movs	r2, #32
 80036a6:	705a      	strb	r2, [r3, #1]
 80036a8:	4b09      	ldr	r3, [pc, #36]	; (80036d0 <DWIN_Message_Process+0x110>)
 80036aa:	785a      	ldrb	r2, [r3, #1]
 80036ac:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <DWIN_Message_Process+0x114>)
 80036ae:	705a      	strb	r2, [r3, #1]
			Dwin_Write_VP(0x1100,Buf,2);        //set floor name
 80036b0:	463b      	mov	r3, r7
 80036b2:	2202      	movs	r2, #2
 80036b4:	4619      	mov	r1, r3
 80036b6:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 80036ba:	f7ff faf5 	bl	8002ca8 <Dwin_Write_VP>
			Keytimout = 0-1;
 80036be:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <DWIN_Message_Process+0x118>)
 80036c0:	f04f 32ff 	mov.w	r2, #4294967295
 80036c4:	601a      	str	r2, [r3, #0]
	}
}
 80036c6:	bf00      	nop
 80036c8:	3768      	adds	r7, #104	; 0x68
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	20000000 	.word	0x20000000
 80036d4:	20000264 	.word	0x20000264
 80036d8:	20000258 	.word	0x20000258
 80036dc:	080094d4 	.word	0x080094d4
 80036e0:	20000254 	.word	0x20000254

080036e4 <read_dict>:
};

/************************************************************************************************/
/* Read object dictionary																		*/
/************************************************************************************************/
uint32_t read_dict (uint8_t pos, uint8_t subindex){
 80036e4:	b480      	push	{r7}
 80036e6:	b087      	sub	sp, #28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	460a      	mov	r2, r1
 80036ee:	71fb      	strb	r3, [r7, #7]
 80036f0:	4613      	mov	r3, r2
 80036f2:	71bb      	strb	r3, [r7, #6]
	uint16_t address;
	uint8_t ee_addr = 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	757b      	strb	r3, [r7, #21]
	uint8_t i;
	uint8_t value [4];
	uint8_t size;
	size = dict [pos].size;
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	4a52      	ldr	r2, [pc, #328]	; (8003844 <read_dict+0x160>)
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	4413      	add	r3, r2
 8003700:	3304      	adds	r3, #4
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	74fb      	strb	r3, [r7, #19]

	if (subindex)										/* more than 1 subindex					*/
 8003706:	79bb      	ldrb	r3, [r7, #6]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00b      	beq.n	8003724 <read_dict+0x40>
		{
			address = (subindex - 1) * size;
 800370c:	79bb      	ldrb	r3, [r7, #6]
 800370e:	3b01      	subs	r3, #1
 8003710:	b29b      	uxth	r3, r3
 8003712:	7cfa      	ldrb	r2, [r7, #19]
 8003714:	b292      	uxth	r2, r2
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	82fb      	strh	r3, [r7, #22]
			ee_addr = subindex - 1;
 800371c:	79bb      	ldrb	r3, [r7, #6]
 800371e:	3b01      	subs	r3, #1
 8003720:	757b      	strb	r3, [r7, #21]
 8003722:	e003      	b.n	800372c <read_dict+0x48>
		}
	else
		{
			ee_addr = 0;
 8003724:	2300      	movs	r3, #0
 8003726:	757b      	strb	r3, [r7, #21]
			address = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	82fb      	strh	r3, [r7, #22]
		}
	switch (dict [pos].object)
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	4a45      	ldr	r2, [pc, #276]	; (8003844 <read_dict+0x160>)
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	4413      	add	r3, r2
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 800373a:	d03d      	beq.n	80037b8 <read_dict+0xd4>
 800373c:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 8003740:	dc4e      	bgt.n	80037e0 <read_dict+0xfc>
 8003742:	f246 2260 	movw	r2, #25184	; 0x6260
 8003746:	4293      	cmp	r3, r2
 8003748:	d011      	beq.n	800376e <read_dict+0x8a>
 800374a:	f246 2260 	movw	r2, #25184	; 0x6260
 800374e:	4293      	cmp	r3, r2
 8003750:	dc46      	bgt.n	80037e0 <read_dict+0xfc>
 8003752:	f5b3 4fc3 	cmp.w	r3, #24960	; 0x6180
 8003756:	d01e      	beq.n	8003796 <read_dict+0xb2>
 8003758:	f5b3 4fc3 	cmp.w	r3, #24960	; 0x6180
 800375c:	dc40      	bgt.n	80037e0 <read_dict+0xfc>
 800375e:	f241 0216 	movw	r2, #4118	; 0x1016
 8003762:	4293      	cmp	r3, r2
 8003764:	d036      	beq.n	80037d4 <read_dict+0xf0>
 8003766:	f246 1260 	movw	r2, #24928	; 0x6160
 800376a:	4293      	cmp	r3, r2
 800376c:	d138      	bne.n	80037e0 <read_dict+0xfc>
		{
			case (INPUT_PARA3):
			case (OUTPUT_PARA3):
				return (((uint32_t)bit_select (*((uint8_t *)dict [pos].pointer + ee_addr/8), ee_addr%8)) << 15);
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	4a34      	ldr	r2, [pc, #208]	; (8003844 <read_dict+0x160>)
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	4413      	add	r3, r2
 8003776:	3308      	adds	r3, #8
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	7d7a      	ldrb	r2, [r7, #21]
 800377c:	08d2      	lsrs	r2, r2, #3
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	4413      	add	r3, r2
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	461a      	mov	r2, r3
 8003786:	7d7b      	ldrb	r3, [r7, #21]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	fa42 f303 	asr.w	r3, r2, r3
 8003790:	03db      	lsls	r3, r3, #15
 8003792:	b29b      	uxth	r3, r3
 8003794:	e050      	b.n	8003838 <read_dict+0x154>

			case (INPUT_PARA4):
				return (*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1) * MAX_IO_TYPE)));
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	4a2a      	ldr	r2, [pc, #168]	; (8003844 <read_dict+0x160>)
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	4413      	add	r3, r2
 800379e:	3308      	adds	r3, #8
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	79bb      	ldrb	r3, [r7, #6]
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	4619      	mov	r1, r3
 80037ac:	460b      	mov	r3, r1
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	1a5b      	subs	r3, r3, r1
 80037b2:	4413      	add	r3, r2
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	e03f      	b.n	8003838 <read_dict+0x154>

			case (OUTPUT_PARA4):
				return (*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1) * (MAX_IO_TYPE + 1))));
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	4a22      	ldr	r2, [pc, #136]	; (8003844 <read_dict+0x160>)
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	4413      	add	r3, r2
 80037c0:	3308      	adds	r3, #8
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	79ba      	ldrb	r2, [r7, #6]
 80037c6:	b292      	uxth	r2, r2
 80037c8:	3a01      	subs	r2, #1
 80037ca:	b292      	uxth	r2, r2
 80037cc:	00d2      	lsls	r2, r2, #3
 80037ce:	4413      	add	r3, r2
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	e031      	b.n	8003838 <read_dict+0x154>

			case (CONS_HB_TIME):
				return ((((uint32_t)subindex) << 16) + (HSETIME * 500));
 80037d4:	79bb      	ldrb	r3, [r7, #6]
 80037d6:	041b      	lsls	r3, r3, #16
 80037d8:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80037dc:	3310      	adds	r3, #16
 80037de:	e02b      	b.n	8003838 <read_dict+0x154>

			default:
				*(uint32_t *)value = 0;						/* clear variable						*/
 80037e0:	f107 030c 	add.w	r3, r7, #12
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
				if (dict [pos].pointer)				/* object in RAM						*/
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	4a16      	ldr	r2, [pc, #88]	; (8003844 <read_dict+0x160>)
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	4413      	add	r3, r2
 80037f0:	3308      	adds	r3, #8
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d01e      	beq.n	8003836 <read_dict+0x152>
					{
						for (i = 0; i < size; i++)
 80037f8:	2300      	movs	r3, #0
 80037fa:	753b      	strb	r3, [r7, #20]
 80037fc:	e013      	b.n	8003826 <read_dict+0x142>
		        	value [i] = *((uint8_t *)dict [pos].pointer + address + i);
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	4a10      	ldr	r2, [pc, #64]	; (8003844 <read_dict+0x160>)
 8003802:	011b      	lsls	r3, r3, #4
 8003804:	4413      	add	r3, r2
 8003806:	3308      	adds	r3, #8
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	8af9      	ldrh	r1, [r7, #22]
 800380c:	7d3b      	ldrb	r3, [r7, #20]
 800380e:	440b      	add	r3, r1
 8003810:	441a      	add	r2, r3
 8003812:	7d3b      	ldrb	r3, [r7, #20]
 8003814:	7812      	ldrb	r2, [r2, #0]
 8003816:	f107 0118 	add.w	r1, r7, #24
 800381a:	440b      	add	r3, r1
 800381c:	f803 2c0c 	strb.w	r2, [r3, #-12]
						for (i = 0; i < size; i++)
 8003820:	7d3b      	ldrb	r3, [r7, #20]
 8003822:	3301      	adds	r3, #1
 8003824:	753b      	strb	r3, [r7, #20]
 8003826:	7d3a      	ldrb	r2, [r7, #20]
 8003828:	7cfb      	ldrb	r3, [r7, #19]
 800382a:	429a      	cmp	r2, r3
 800382c:	d3e7      	bcc.n	80037fe <read_dict+0x11a>
						return (*(uint32_t *)value);
 800382e:	f107 030c 	add.w	r3, r7, #12
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	e000      	b.n	8003838 <read_dict+0x154>
					}
				else
					return (0);
 8003836:	2300      	movs	r3, #0
		}
}
 8003838:	4618      	mov	r0, r3
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	20000004 	.word	0x20000004

08003848 <write_dict>:

/************************************************************************************************/
/* Write object dictionary																		*/
/************************************************************************************************/
uint8_t write_dict (uint8_t pos, uint8_t subindex, uint32_t value){
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	603a      	str	r2, [r7, #0]
 8003852:	71fb      	strb	r3, [r7, #7]
 8003854:	460b      	mov	r3, r1
 8003856:	71bb      	strb	r3, [r7, #6]
	uint8_t j;
	uint16_t address;
	uint8_t ee_addr;
	uint8_t size;

	size = dict [pos].size;
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	4a70      	ldr	r2, [pc, #448]	; (8003a1c <write_dict+0x1d4>)
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	4413      	add	r3, r2
 8003860:	3304      	adds	r3, #4
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	72bb      	strb	r3, [r7, #10]

	if (subindex)			// more than 1 subindex
 8003866:	79bb      	ldrb	r3, [r7, #6]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00c      	beq.n	8003886 <write_dict+0x3e>
		{
			address = ((uint16_t)(subindex - 1)) * size;
 800386c:	79bb      	ldrb	r3, [r7, #6]
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29b      	uxth	r3, r3
 8003874:	7aba      	ldrb	r2, [r7, #10]
 8003876:	b292      	uxth	r2, r2
 8003878:	fb02 f303 	mul.w	r3, r2, r3
 800387c:	81bb      	strh	r3, [r7, #12]
			ee_addr = subindex - 1;
 800387e:	79bb      	ldrb	r3, [r7, #6]
 8003880:	3b01      	subs	r3, #1
 8003882:	72fb      	strb	r3, [r7, #11]
 8003884:	e003      	b.n	800388e <write_dict+0x46>
		}
	else
		{
			ee_addr = 0;
 8003886:	2300      	movs	r3, #0
 8003888:	72fb      	strb	r3, [r7, #11]
			address = 0;
 800388a:	2300      	movs	r3, #0
 800388c:	81bb      	strh	r3, [r7, #12]
		}
	switch (dict [pos].object)
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	4a62      	ldr	r2, [pc, #392]	; (8003a1c <write_dict+0x1d4>)
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	4413      	add	r3, r2
 8003896:	881b      	ldrh	r3, [r3, #0]
 8003898:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 800389c:	d078      	beq.n	8003990 <write_dict+0x148>
 800389e:	f5b3 4fc5 	cmp.w	r3, #25216	; 0x6280
 80038a2:	f300 808d 	bgt.w	80039c0 <write_dict+0x178>
 80038a6:	f246 2260 	movw	r2, #25184	; 0x6260
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d00c      	beq.n	80038c8 <write_dict+0x80>
 80038ae:	f246 2260 	movw	r2, #25184	; 0x6260
 80038b2:	4293      	cmp	r3, r2
 80038b4:	f300 8084 	bgt.w	80039c0 <write_dict+0x178>
 80038b8:	f246 1260 	movw	r2, #24928	; 0x6160
 80038bc:	4293      	cmp	r3, r2
 80038be:	d003      	beq.n	80038c8 <write_dict+0x80>
 80038c0:	f5b3 4fc3 	cmp.w	r3, #24960	; 0x6180
 80038c4:	d049      	beq.n	800395a <write_dict+0x112>
 80038c6:	e07b      	b.n	80039c0 <write_dict+0x178>
		{
			case (INPUT_PARA3):
			case (OUTPUT_PARA3):
				i = *((uint8_t *)dict [pos].pointer + ee_addr/8);
 80038c8:	79fb      	ldrb	r3, [r7, #7]
 80038ca:	4a54      	ldr	r2, [pc, #336]	; (8003a1c <write_dict+0x1d4>)
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	4413      	add	r3, r2
 80038d0:	3308      	adds	r3, #8
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	7afa      	ldrb	r2, [r7, #11]
 80038d6:	08d2      	lsrs	r2, r2, #3
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	4413      	add	r3, r2
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	73fb      	strb	r3, [r7, #15]
				j = (value >> 15) & 1;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	0bdb      	lsrs	r3, r3, #15
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	727b      	strb	r3, [r7, #9]
				if (((i >> (ee_addr % 8)) & 1) != j)
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	7afb      	ldrb	r3, [r7, #11]
 80038f0:	f003 0307 	and.w	r3, r3, #7
 80038f4:	fa42 f303 	asr.w	r3, r2, r3
 80038f8:	f003 0201 	and.w	r2, r3, #1
 80038fc:	7a7b      	ldrb	r3, [r7, #9]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d01d      	beq.n	800393e <write_dict+0xf6>
					{
						if (j)
 8003902:	7a7b      	ldrb	r3, [r7, #9]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00c      	beq.n	8003922 <write_dict+0xda>
							bit_set (i, ee_addr % 8);
 8003908:	7afb      	ldrb	r3, [r7, #11]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	2201      	movs	r2, #1
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	b25a      	sxtb	r2, r3
 8003916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391a:	4313      	orrs	r3, r2
 800391c:	b25b      	sxtb	r3, r3
 800391e:	73fb      	strb	r3, [r7, #15]
 8003920:	e00d      	b.n	800393e <write_dict+0xf6>
						else
							bit_reset (i, ee_addr % 8);
 8003922:	7afb      	ldrb	r3, [r7, #11]
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	2201      	movs	r2, #1
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	b25b      	sxtb	r3, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	b25a      	sxtb	r2, r3
 8003934:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003938:	4013      	ands	r3, r2
 800393a:	b25b      	sxtb	r3, r3
 800393c:	73fb      	strb	r3, [r7, #15]
					}
				*((uint8_t *)dict [pos].pointer + ee_addr/8) = i;
 800393e:	79fb      	ldrb	r3, [r7, #7]
 8003940:	4a36      	ldr	r2, [pc, #216]	; (8003a1c <write_dict+0x1d4>)
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	4413      	add	r3, r2
 8003946:	3308      	adds	r3, #8
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	7afa      	ldrb	r2, [r7, #11]
 800394c:	08d2      	lsrs	r2, r2, #3
 800394e:	b2d2      	uxtb	r2, r2
 8003950:	4413      	add	r3, r2
 8003952:	7bfa      	ldrb	r2, [r7, #15]
 8003954:	701a      	strb	r2, [r3, #0]
				return (0);
 8003956:	2300      	movs	r3, #0
 8003958:	e05a      	b.n	8003a10 <write_dict+0x1c8>

			case (INPUT_PARA4):
				if (dict[pos].pointer)
 800395a:	79fb      	ldrb	r3, [r7, #7]
 800395c:	4a2f      	ldr	r2, [pc, #188]	; (8003a1c <write_dict+0x1d4>)
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	4413      	add	r3, r2
 8003962:	3308      	adds	r3, #8
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d04c      	beq.n	8003a04 <write_dict+0x1bc>
					{
						*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1)) * MAX_IO_TYPE) = (uint8_t)value;
 800396a:	6838      	ldr	r0, [r7, #0]
 800396c:	79fb      	ldrb	r3, [r7, #7]
 800396e:	4a2b      	ldr	r2, [pc, #172]	; (8003a1c <write_dict+0x1d4>)
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	4413      	add	r3, r2
 8003974:	3308      	adds	r3, #8
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	79bb      	ldrb	r3, [r7, #6]
 800397a:	b29b      	uxth	r3, r3
 800397c:	3b01      	subs	r3, #1
 800397e:	b29b      	uxth	r3, r3
 8003980:	4619      	mov	r1, r3
 8003982:	460b      	mov	r3, r1
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	1a5b      	subs	r3, r3, r1
 8003988:	4413      	add	r3, r2
 800398a:	b2c2      	uxtb	r2, r0
 800398c:	701a      	strb	r2, [r3, #0]
					}
				break;
 800398e:	e039      	b.n	8003a04 <write_dict+0x1bc>

			case (OUTPUT_PARA4):
				if (dict[pos].pointer)
 8003990:	79fb      	ldrb	r3, [r7, #7]
 8003992:	4a22      	ldr	r2, [pc, #136]	; (8003a1c <write_dict+0x1d4>)
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	4413      	add	r3, r2
 8003998:	3308      	adds	r3, #8
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d033      	beq.n	8003a08 <write_dict+0x1c0>
					{
						*((uint8_t *)dict[pos].pointer + ((uint16_t)(subindex - 1)) * (MAX_IO_TYPE + 1)) = (uint8_t)value;
 80039a0:	6839      	ldr	r1, [r7, #0]
 80039a2:	79fb      	ldrb	r3, [r7, #7]
 80039a4:	4a1d      	ldr	r2, [pc, #116]	; (8003a1c <write_dict+0x1d4>)
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	4413      	add	r3, r2
 80039aa:	3308      	adds	r3, #8
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	79ba      	ldrb	r2, [r7, #6]
 80039b0:	b292      	uxth	r2, r2
 80039b2:	3a01      	subs	r2, #1
 80039b4:	b292      	uxth	r2, r2
 80039b6:	00d2      	lsls	r2, r2, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	b2ca      	uxtb	r2, r1
 80039bc:	701a      	strb	r2, [r3, #0]
					}
				break;
 80039be:	e023      	b.n	8003a08 <write_dict+0x1c0>

			default:
				if (dict [pos].pointer)						/* object in RAM						*/
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	4a16      	ldr	r2, [pc, #88]	; (8003a1c <write_dict+0x1d4>)
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	4413      	add	r3, r2
 80039c8:	3308      	adds	r3, #8
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d01d      	beq.n	8003a0c <write_dict+0x1c4>
					{
						for (i = 0; i < size; i++)
 80039d0:	2300      	movs	r3, #0
 80039d2:	73fb      	strb	r3, [r7, #15]
 80039d4:	e011      	b.n	80039fa <write_dict+0x1b2>
		     		 	*((uint8_t *)dict [pos].pointer + address + i) = *((uint8_t *)&value+i);
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	463a      	mov	r2, r7
 80039da:	441a      	add	r2, r3
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	490f      	ldr	r1, [pc, #60]	; (8003a1c <write_dict+0x1d4>)
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	440b      	add	r3, r1
 80039e4:	3308      	adds	r3, #8
 80039e6:	6819      	ldr	r1, [r3, #0]
 80039e8:	89b8      	ldrh	r0, [r7, #12]
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	4403      	add	r3, r0
 80039ee:	440b      	add	r3, r1
 80039f0:	7812      	ldrb	r2, [r2, #0]
 80039f2:	701a      	strb	r2, [r3, #0]
						for (i = 0; i < size; i++)
 80039f4:	7bfb      	ldrb	r3, [r7, #15]
 80039f6:	3301      	adds	r3, #1
 80039f8:	73fb      	strb	r3, [r7, #15]
 80039fa:	7bfa      	ldrb	r2, [r7, #15]
 80039fc:	7abb      	ldrb	r3, [r7, #10]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d3e9      	bcc.n	80039d6 <write_dict+0x18e>
					}
				break;
 8003a02:	e003      	b.n	8003a0c <write_dict+0x1c4>
				break;
 8003a04:	bf00      	nop
 8003a06:	e002      	b.n	8003a0e <write_dict+0x1c6>
				break;
 8003a08:	bf00      	nop
 8003a0a:	e000      	b.n	8003a0e <write_dict+0x1c6>
				break;
 8003a0c:	bf00      	nop
		}
	return (0);
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	20000004 	.word	0x20000004

08003a20 <search_dict>:


/************************************************************************************************/
/* Search object dictionary for an entry														*/
/************************************************************************************************/
uint32_t search_dict (uint16_t index, uint8_t subindex, uint8_t type, uint8_t *pos){
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	4603      	mov	r3, r0
 8003a2a:	80fb      	strh	r3, [r7, #6]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	717b      	strb	r3, [r7, #5]
 8003a30:	4613      	mov	r3, r2
 8003a32:	713b      	strb	r3, [r7, #4]
	uint8_t i;
	uint8_t index_exists;
	uint8_t subindex_exists;
	uint8_t size;
	i = 0;
 8003a34:	2300      	movs	r3, #0
 8003a36:	73fb      	strb	r3, [r7, #15]
	index_exists = 0;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73bb      	strb	r3, [r7, #14]
	subindex_exists = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	737b      	strb	r3, [r7, #13]
	while (dict [i].object != ENDSTRING)		//search whole dictionary
 8003a40:	e06b      	b.n	8003b1a <search_dict+0xfa>
		{
			if (dict [i].object == index)					//found object
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
 8003a44:	4a41      	ldr	r2, [pc, #260]	; (8003b4c <search_dict+0x12c>)
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	4413      	add	r3, r2
 8003a4a:	881b      	ldrh	r3, [r3, #0]
 8003a4c:	88fa      	ldrh	r2, [r7, #6]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d160      	bne.n	8003b14 <search_dict+0xf4>
				{
					if (subindex <= dict [i].sub)				//subindex of object valid
 8003a52:	7bfb      	ldrb	r3, [r7, #15]
 8003a54:	4a3d      	ldr	r2, [pc, #244]	; (8003b4c <search_dict+0x12c>)
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	4413      	add	r3, r2
 8003a5a:	3302      	adds	r3, #2
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	797a      	ldrb	r2, [r7, #5]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d855      	bhi.n	8003b10 <search_dict+0xf0>
						{
							if ((type & COMMAND_SPECIFIER) == INIT_WRITE_REQ)
 8003a64:	793b      	ldrb	r3, [r7, #4]
 8003a66:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	d14b      	bne.n	8003b06 <search_dict+0xe6>
								{/// write access to object dictionary
									size = dict [i].size;
 8003a6e:	7bfb      	ldrb	r3, [r7, #15]
 8003a70:	4a36      	ldr	r2, [pc, #216]	; (8003b4c <search_dict+0x12c>)
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	4413      	add	r3, r2
 8003a76:	3304      	adds	r3, #4
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	733b      	strb	r3, [r7, #12]
									if ((type & EXPEDITED_BIT) && (size > 4) &&	 (subindex || (!dict [i].sub)))
 8003a7c:	793b      	ldrb	r3, [r7, #4]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00f      	beq.n	8003aa6 <search_dict+0x86>
 8003a86:	7b3b      	ldrb	r3, [r7, #12]
 8003a88:	2b04      	cmp	r3, #4
 8003a8a:	d90c      	bls.n	8003aa6 <search_dict+0x86>
 8003a8c:	797b      	ldrb	r3, [r7, #5]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d107      	bne.n	8003aa2 <search_dict+0x82>
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	4a2d      	ldr	r2, [pc, #180]	; (8003b4c <search_dict+0x12c>)
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	4413      	add	r3, r2
 8003a9a:	3302      	adds	r3, #2
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <search_dict+0x86>
										return (SDO_UNSUPPORTED);		// exped. transfer to object > 4 uint8_ts
 8003aa2:	4b2b      	ldr	r3, [pc, #172]	; (8003b50 <search_dict+0x130>)
 8003aa4:	e04d      	b.n	8003b42 <search_dict+0x122>
									else if (!((type & EXPEDITED_BIT)) && (size <= 4))
 8003aa6:	793b      	ldrb	r3, [r7, #4]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d104      	bne.n	8003aba <search_dict+0x9a>
 8003ab0:	7b3b      	ldrb	r3, [r7, #12]
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	d801      	bhi.n	8003aba <search_dict+0x9a>
										return (SDO_UNSUPPORTED);		// normal transfer to object <= 4 uint8_ts
 8003ab6:	4b26      	ldr	r3, [pc, #152]	; (8003b50 <search_dict+0x130>)
 8003ab8:	e043      	b.n	8003b42 <search_dict+0x122>
									else if (!dict [i].access)
 8003aba:	7bfb      	ldrb	r3, [r7, #15]
 8003abc:	4a23      	ldr	r2, [pc, #140]	; (8003b4c <search_dict+0x12c>)
 8003abe:	011b      	lsls	r3, r3, #4
 8003ac0:	4413      	add	r3, r2
 8003ac2:	3303      	adds	r3, #3
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <search_dict+0xae>
										return (SDO_WRITE_OF_RO);		// write access to read only object
 8003aca:	4b22      	ldr	r3, [pc, #136]	; (8003b54 <search_dict+0x134>)
 8003acc:	e039      	b.n	8003b42 <search_dict+0x122>
									else if ((!subindex) && dict [i].sub && index != PORT_OUT && index != PORT_IN)
 8003ace:	797b      	ldrb	r3, [r7, #5]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d113      	bne.n	8003afc <search_dict+0xdc>
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	4a1d      	ldr	r2, [pc, #116]	; (8003b4c <search_dict+0x12c>)
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	4413      	add	r3, r2
 8003adc:	3302      	adds	r3, #2
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00b      	beq.n	8003afc <search_dict+0xdc>
 8003ae4:	88fb      	ldrh	r3, [r7, #6]
 8003ae6:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d006      	beq.n	8003afc <search_dict+0xdc>
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	f642 72fd 	movw	r2, #12285	; 0x2ffd
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d001      	beq.n	8003afc <search_dict+0xdc>
										return (SDO_WRITE_OF_RO);		// write access to number of entries
 8003af8:	4b16      	ldr	r3, [pc, #88]	; (8003b54 <search_dict+0x134>)
 8003afa:	e022      	b.n	8003b42 <search_dict+0x122>
									*pos = i;							//set number of entry in dictionary
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	7bfa      	ldrb	r2, [r7, #15]
 8003b00:	701a      	strb	r2, [r3, #0]
									return (0);						//write access possible
 8003b02:	2300      	movs	r3, #0
 8003b04:	e01d      	b.n	8003b42 <search_dict+0x122>
								}
							else										//read access
								{
									*pos = i;							//set number of entry in dictionary
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	7bfa      	ldrb	r2, [r7, #15]
 8003b0a:	701a      	strb	r2, [r3, #0]
									return (0);						//read access possible
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	e018      	b.n	8003b42 <search_dict+0x122>
								}
							subindex_exists = 1;		//object exists,but access not valid
						}
					index_exists = 1;					//object exists,but subindex not valid
 8003b10:	2301      	movs	r3, #1
 8003b12:	73bb      	strb	r3, [r7, #14]
				}
			i++;												//go to next dictionary entry
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	3301      	adds	r3, #1
 8003b18:	73fb      	strb	r3, [r7, #15]
	while (dict [i].object != ENDSTRING)		//search whole dictionary
 8003b1a:	7bfb      	ldrb	r3, [r7, #15]
 8003b1c:	4a0b      	ldr	r2, [pc, #44]	; (8003b4c <search_dict+0x12c>)
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	4413      	add	r3, r2
 8003b22:	881b      	ldrh	r3, [r3, #0]
 8003b24:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d18a      	bne.n	8003a42 <search_dict+0x22>
		}
	if (subindex_exists)					// object exists,but access not valid
 8003b2c:	7b7b      	ldrb	r3, [r7, #13]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <search_dict+0x116>
		return (SDO_WRITE_OF_RO);	// set error code
 8003b32:	4b08      	ldr	r3, [pc, #32]	; (8003b54 <search_dict+0x134>)
 8003b34:	e005      	b.n	8003b42 <search_dict+0x122>
	if (index_exists)							// object exists,but subindex not valid
 8003b36:	7bbb      	ldrb	r3, [r7, #14]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <search_dict+0x120>
		return (SDO_SUB_WRONG);		// set error code
 8003b3c:	4b06      	ldr	r3, [pc, #24]	; (8003b58 <search_dict+0x138>)
 8003b3e:	e000      	b.n	8003b42 <search_dict+0x122>
	return (SDO_NOT_EXIST);				// no entry in object dictionary
 8003b40:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <search_dict+0x13c>)
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr
 8003b4c:	20000004 	.word	0x20000004
 8003b50:	06010000 	.word	0x06010000
 8003b54:	06010002 	.word	0x06010002
 8003b58:	06090011 	.word	0x06090011
 8003b5c:	06020000 	.word	0x06020000

08003b60 <Get_NodeID>:

#define	_SUBPROG_C_
#include	"AllHeader.h"
extern uint16_t Led_virt;

uint8_t Get_NodeID(void){
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
	uint8_t i, dat1 = 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	71bb      	strb	r3, [r7, #6]
	for(i=0; i<10; i++)
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	71fb      	strb	r3, [r7, #7]
 8003b6e:	e015      	b.n	8003b9c <Get_NodeID+0x3c>
		{
			if(HAL_GPIO_ReadPin(NODE_ID_GPIO_Port,NODE_ID_Pin))
 8003b70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003b74:	4811      	ldr	r0, [pc, #68]	; (8003bbc <Get_NodeID+0x5c>)
 8003b76:	f003 fd8b 	bl	8007690 <HAL_GPIO_ReadPin>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <Get_NodeID+0x26>
				dat1++;
 8003b80:	79bb      	ldrb	r3, [r7, #6]
 8003b82:	3301      	adds	r3, #1
 8003b84:	71bb      	strb	r3, [r7, #6]
			__NOP();__NOP();__NOP();__NOP();
 8003b86:	bf00      	nop
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
 8003b8c:	bf00      	nop
			__NOP();__NOP();__NOP();__NOP();
 8003b8e:	bf00      	nop
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
	for(i=0; i<10; i++)
 8003b96:	79fb      	ldrb	r3, [r7, #7]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	71fb      	strb	r3, [r7, #7]
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	2b09      	cmp	r3, #9
 8003ba0:	d9e6      	bls.n	8003b70 <Get_NodeID+0x10>
		}
	if(dat1 >= 7)
 8003ba2:	79bb      	ldrb	r3, [r7, #6]
 8003ba4:	2b06      	cmp	r3, #6
 8003ba6:	d902      	bls.n	8003bae <Get_NodeID+0x4e>
		i =  0x10;
 8003ba8:	2310      	movs	r3, #16
 8003baa:	71fb      	strb	r3, [r7, #7]
 8003bac:	e001      	b.n	8003bb2 <Get_NodeID+0x52>
	else
		i =  0x11;
 8003bae:	2311      	movs	r3, #17
 8003bb0:	71fb      	strb	r3, [r7, #7]

	return i;
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40010c00 	.word	0x40010c00

08003bc0 <Check_InChange>:


uint8_t Check_InChange(uint8_t* buf1, uint8_t* buf2){
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
	uint8_t i;

	for(i=0; i<mMax_InByte; i++)
 8003bca:	2300      	movs	r3, #0
 8003bcc:	73fb      	strb	r3, [r7, #15]
 8003bce:	e00e      	b.n	8003bee <Check_InChange+0x2e>
		{
			if(buf1[i] != buf2[i])
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	781a      	ldrb	r2, [r3, #0]
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	6839      	ldr	r1, [r7, #0]
 8003bdc:	440b      	add	r3, r1
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <Check_InChange+0x28>
				return 1;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e008      	b.n	8003bfa <Check_InChange+0x3a>
	for(i=0; i<mMax_InByte; i++)
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	3301      	adds	r3, #1
 8003bec:	73fb      	strb	r3, [r7, #15]
 8003bee:	4b05      	ldr	r3, [pc, #20]	; (8003c04 <Check_InChange+0x44>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	7bfa      	ldrb	r2, [r7, #15]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d3eb      	bcc.n	8003bd0 <Check_InChange+0x10>
		}
	return 0;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3714      	adds	r7, #20
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bc80      	pop	{r7}
 8003c02:	4770      	bx	lr
 8003c04:	20000b3c 	.word	0x20000b3c

08003c08 <SPI_SendOneByte>:

void Init_SPI(void){

}

uint8_t SPI_SendOneByte(uint8_t dat){
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	4603      	mov	r3, r0
 8003c10:	71fb      	strb	r3, [r7, #7]
	SCK = 0;
 8003c12:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <SPI_SendOneByte+0x58>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
	__NOP();
 8003c18:	bf00      	nop
	for(int i=7;i>=0;i--)
 8003c1a:	2307      	movs	r3, #7
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	e016      	b.n	8003c4e <SPI_SendOneByte+0x46>
	{
		PIN_A7 = (dat >> i) &0x01;
 8003c20:	79fa      	ldrb	r2, [r7, #7]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	fa42 f303 	asr.w	r3, r2, r3
 8003c28:	4a0e      	ldr	r2, [pc, #56]	; (8003c64 <SPI_SendOneByte+0x5c>)
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	6013      	str	r3, [r2, #0]
		__NOP();
 8003c30:	bf00      	nop
		SCK =1;
 8003c32:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <SPI_SendOneByte+0x58>)
 8003c34:	2201      	movs	r2, #1
 8003c36:	601a      	str	r2, [r3, #0]
		__NOP();
 8003c38:	bf00      	nop
		__NOP();
 8003c3a:	bf00      	nop
		SCK =0;
 8003c3c:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <SPI_SendOneByte+0x58>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]
		__NOP();
 8003c42:	bf00      	nop
		__NOP();
 8003c44:	bf00      	nop
		__NOP();
 8003c46:	bf00      	nop
	for(int i=7;i>=0;i--)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	dae5      	bge.n	8003c20 <SPI_SendOneByte+0x18>
//	SSPBUF = dat;
//	while(!(SSPSTAT & 0x01))
//		ClrWdt();
//	dat = SSPBUF;

	return dat;
 8003c54:	79fb      	ldrb	r3, [r7, #7]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3714      	adds	r7, #20
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr
 8003c60:	42210194 	.word	0x42210194
 8003c64:	4221019c 	.word	0x4221019c

08003c68 <ReadInput>:
 														>0:  ���ڰ�ť�壬������166��ʱ�����(1�鰴ť��16���������)
 2��һ��SPI����: ����9���ֽڣ�һ��Ƭѡ��Ч(Ƭѡÿ��ѭ���ƶ�һ�ֽ�)���ܹ�9��ѭ��
 3��9��ѭ����ϣ�����һ��ѭ���ر���������Ƭѡ
============================================================================================================*/
uint8_t 	volatile	Userin[MAX_IN_BYTE];								/* variable for input after debouncing	*/
void ReadInput(void){
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
//	memcpy((void *)in,(void *)Userin,MAX_IN_BYTE);
//	return ;
	uint8_t i, j, temp;
	uint32_t kCode[3] = {0,0,0};
 8003c6e:	2300      	movs	r3, #0
 8003c70:	603b      	str	r3, [r7, #0]
 8003c72:	2300      	movs	r3, #0
 8003c74:	607b      	str	r3, [r7, #4]
 8003c76:	2300      	movs	r3, #0
 8003c78:	60bb      	str	r3, [r7, #8]
//			(((uint32_t)PORTE & 0x07) << 4) |			// PE0~PE2
//			((uint32_t)PORTD << 7) |					// PD0~PD7
//			(((uint32_t)PORTB & 0x03) << 15) |			// PB0~PB1
//			(((uint32_t)PORTB & 0x30) << 13) |			// PB4~PB5
//			(((uint32_t)PORTC & 0x07) << 19));			// PC0~PC2
	kCode[0] = ((GPIOB->IDR) & 0x3FFF);
 8003c7a:	4b64      	ldr	r3, [pc, #400]	; (8003e0c <ReadInput+0x1a4>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003c82:	603b      	str	r3, [r7, #0]

	HC166_PARA_EN(); __NOP();__NOP();__NOP();__NOP();
 8003c84:	4b62      	ldr	r3, [pc, #392]	; (8003e10 <ReadInput+0x1a8>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	bf00      	nop
 8003c8c:	bf00      	nop
 8003c8e:	bf00      	nop
 8003c90:	bf00      	nop
	HC166_CLK_LOW();__NOP();__NOP();__NOP();__NOP();
 8003c92:	4b60      	ldr	r3, [pc, #384]	; (8003e14 <ReadInput+0x1ac>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	bf00      	nop
 8003c9a:	bf00      	nop
 8003c9c:	bf00      	nop
 8003c9e:	bf00      	nop
	HC166_CLK_HIGH();__NOP();__NOP();__NOP();__NOP();
 8003ca0:	4b5c      	ldr	r3, [pc, #368]	; (8003e14 <ReadInput+0x1ac>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	bf00      	nop
 8003ca8:	bf00      	nop
 8003caa:	bf00      	nop
 8003cac:	bf00      	nop
	HC166_CLK_LOW();__NOP();__NOP();__NOP();__NOP();
 8003cae:	4b59      	ldr	r3, [pc, #356]	; (8003e14 <ReadInput+0x1ac>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop
 8003cb8:	bf00      	nop
 8003cba:	bf00      	nop
	HC166_SERI_EN(); __NOP();__NOP();__NOP();__NOP();
 8003cbc:	4b54      	ldr	r3, [pc, #336]	; (8003e10 <ReadInput+0x1a8>)
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	bf00      	nop
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	bf00      	nop
	HC595_LUCK_DIS();
 8003cca:	4b53      	ldr	r3, [pc, #332]	; (8003e18 <ReadInput+0x1b0>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]

	temp =21;
 8003cd0:	2315      	movs	r3, #21
 8003cd2:	737b      	strb	r3, [r7, #13]
	for(j=0; j<8; j++)
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	73bb      	strb	r3, [r7, #14]
 8003cd8:	e02d      	b.n	8003d36 <ReadInput+0xce>
		{
			if (PIN_A6)
 8003cda:	4b50      	ldr	r3, [pc, #320]	; (8003e1c <ReadInput+0x1b4>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d017      	beq.n	8003d12 <ReadInput+0xaa>
				kCode[temp / 32] |= (0x01ul << (temp % 32));
 8003ce2:	7b7b      	ldrb	r3, [r7, #13]
 8003ce4:	095b      	lsrs	r3, r3, #5
 8003ce6:	b2d8      	uxtb	r0, r3
 8003ce8:	4603      	mov	r3, r0
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	f107 0210 	add.w	r2, r7, #16
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8003cf6:	7b7b      	ldrb	r3, [r7, #13]
 8003cf8:	f003 031f 	and.w	r3, r3, #31
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003d02:	4601      	mov	r1, r0
 8003d04:	431a      	orrs	r2, r3
 8003d06:	008b      	lsls	r3, r1, #2
 8003d08:	f107 0110 	add.w	r1, r7, #16
 8003d0c:	440b      	add	r3, r1
 8003d0e:	f843 2c10 	str.w	r2, [r3, #-16]
			HC166_CLK_HIGH();__NOP();__NOP();__NOP();__NOP();
 8003d12:	4b40      	ldr	r3, [pc, #256]	; (8003e14 <ReadInput+0x1ac>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	bf00      	nop
 8003d1a:	bf00      	nop
 8003d1c:	bf00      	nop
 8003d1e:	bf00      	nop
			HC166_CLK_LOW();__NOP();__NOP();
 8003d20:	4b3c      	ldr	r3, [pc, #240]	; (8003e14 <ReadInput+0x1ac>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	bf00      	nop
 8003d28:	bf00      	nop
			--temp;
 8003d2a:	7b7b      	ldrb	r3, [r7, #13]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	737b      	strb	r3, [r7, #13]
	for(j=0; j<8; j++)
 8003d30:	7bbb      	ldrb	r3, [r7, #14]
 8003d32:	3301      	adds	r3, #1
 8003d34:	73bb      	strb	r3, [r7, #14]
 8003d36:	7bbb      	ldrb	r3, [r7, #14]
 8003d38:	2b07      	cmp	r3, #7
 8003d3a:	d9ce      	bls.n	8003cda <ReadInput+0x72>
		}

	__NOP();__NOP();__NOP();__NOP();
 8003d3c:	bf00      	nop
 8003d3e:	bf00      	nop
 8003d40:	bf00      	nop
 8003d42:	bf00      	nop
	__NOP();__NOP();__NOP();__NOP();
 8003d44:	bf00      	nop
 8003d46:	bf00      	nop
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
	__NOP();__NOP();__NOP();__NOP();
 8003d4c:	bf00      	nop
 8003d4e:	bf00      	nop
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
			__NOP();__NOP();__NOP();__NOP();
			__NOP();__NOP();__NOP();__NOP();
//			SSPCON1 = 0x32;
		}
#endif
	for (i=0; i<MAX_IN_BYTE; ++i)
 8003d54:	2300      	movs	r3, #0
 8003d56:	73fb      	strb	r3, [r7, #15]
 8003d58:	e015      	b.n	8003d86 <ReadInput+0x11e>
		{	
			input[2][i] = input[1][i];
 8003d5a:	7bfa      	ldrb	r2, [r7, #15]
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	4930      	ldr	r1, [pc, #192]	; (8003e20 <ReadInput+0x1b8>)
 8003d60:	440a      	add	r2, r1
 8003d62:	7a52      	ldrb	r2, [r2, #9]
 8003d64:	b2d1      	uxtb	r1, r2
 8003d66:	4a2e      	ldr	r2, [pc, #184]	; (8003e20 <ReadInput+0x1b8>)
 8003d68:	4413      	add	r3, r2
 8003d6a:	460a      	mov	r2, r1
 8003d6c:	749a      	strb	r2, [r3, #18]
			input[1][i] = input[0][i];
 8003d6e:	7bfa      	ldrb	r2, [r7, #15]
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	492b      	ldr	r1, [pc, #172]	; (8003e20 <ReadInput+0x1b8>)
 8003d74:	5c8a      	ldrb	r2, [r1, r2]
 8003d76:	b2d1      	uxtb	r1, r2
 8003d78:	4a29      	ldr	r2, [pc, #164]	; (8003e20 <ReadInput+0x1b8>)
 8003d7a:	4413      	add	r3, r2
 8003d7c:	460a      	mov	r2, r1
 8003d7e:	725a      	strb	r2, [r3, #9]
	for (i=0; i<MAX_IN_BYTE; ++i)
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	3301      	adds	r3, #1
 8003d84:	73fb      	strb	r3, [r7, #15]
 8003d86:	7bfb      	ldrb	r3, [r7, #15]
 8003d88:	2b08      	cmp	r3, #8
 8003d8a:	d9e6      	bls.n	8003d5a <ReadInput+0xf2>
		}
	input[0][0] = (uint8_t)kCode[0];
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	4b23      	ldr	r3, [pc, #140]	; (8003e20 <ReadInput+0x1b8>)
 8003d92:	701a      	strb	r2, [r3, #0]
	input[0][1] = (uint8_t)(kCode[0] >> 8);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	0a1b      	lsrs	r3, r3, #8
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	4b21      	ldr	r3, [pc, #132]	; (8003e20 <ReadInput+0x1b8>)
 8003d9c:	705a      	strb	r2, [r3, #1]
	input[0][2] = (uint8_t)(kCode[0] >> 16);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	0c1b      	lsrs	r3, r3, #16
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	4b1e      	ldr	r3, [pc, #120]	; (8003e20 <ReadInput+0x1b8>)
 8003da6:	709a      	strb	r2, [r3, #2]
	j = 3;
 8003da8:	2303      	movs	r3, #3
 8003daa:	73bb      	strb	r3, [r7, #14]
				input[0][8] = (uint8_t)kCode[2];
				j = 9;
				break;				
		}
#endif
	for (i=0; i<j; ++i)
 8003dac:	2300      	movs	r3, #0
 8003dae:	73fb      	strb	r3, [r7, #15]
 8003db0:	e021      	b.n	8003df6 <ReadInput+0x18e>
		{	
			if (input[2][i] == input[1][i] && input[1][i] == input[0][i])
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	4a1a      	ldr	r2, [pc, #104]	; (8003e20 <ReadInput+0x1b8>)
 8003db6:	4413      	add	r3, r2
 8003db8:	7c9b      	ldrb	r3, [r3, #18]
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	4918      	ldr	r1, [pc, #96]	; (8003e20 <ReadInput+0x1b8>)
 8003dc0:	440b      	add	r3, r1
 8003dc2:	7a5b      	ldrb	r3, [r3, #9]
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d112      	bne.n	8003df0 <ReadInput+0x188>
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
 8003dcc:	4a14      	ldr	r2, [pc, #80]	; (8003e20 <ReadInput+0x1b8>)
 8003dce:	4413      	add	r3, r2
 8003dd0:	7a5b      	ldrb	r3, [r3, #9]
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
 8003dd6:	4912      	ldr	r1, [pc, #72]	; (8003e20 <ReadInput+0x1b8>)
 8003dd8:	5ccb      	ldrb	r3, [r1, r3]
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d107      	bne.n	8003df0 <ReadInput+0x188>
				in[i] = input[2][i];
 8003de0:	7bfa      	ldrb	r2, [r7, #15]
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	490e      	ldr	r1, [pc, #56]	; (8003e20 <ReadInput+0x1b8>)
 8003de6:	440a      	add	r2, r1
 8003de8:	7c92      	ldrb	r2, [r2, #18]
 8003dea:	b2d1      	uxtb	r1, r2
 8003dec:	4a0d      	ldr	r2, [pc, #52]	; (8003e24 <ReadInput+0x1bc>)
 8003dee:	54d1      	strb	r1, [r2, r3]
	for (i=0; i<j; ++i)
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	3301      	adds	r3, #1
 8003df4:	73fb      	strb	r3, [r7, #15]
 8003df6:	7bfa      	ldrb	r2, [r7, #15]
 8003df8:	7bbb      	ldrb	r3, [r7, #14]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d3d9      	bcc.n	8003db2 <ReadInput+0x14a>
		}
}
 8003dfe:	bf00      	nop
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	40010c00 	.word	0x40010c00
 8003e10:	422101bc 	.word	0x422101bc
 8003e14:	42210194 	.word	0x42210194
 8003e18:	42210184 	.word	0x42210184
 8003e1c:	42210118 	.word	0x42210118
 8003e20:	20000784 	.word	0x20000784
 8003e24:	20000570 	.word	0x20000570

08003e28 <Out_Prog>:

/*========================         ����źŴ���          ===================================
	1������ź�: ֻ����70����ť�ƣ�������2����վ�ӣ�1�����ط���������������ĳ�����
	2���ߵ�ƽ����
==============================================================================================*/
void Out_Prog(void){
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
	uint8_t i, j, temp;
	uint16_t shift = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	817b      	strh	r3, [r7, #10]
	uint8_t out_state[MAX_IN_BYTE];
	static uint8_t out_old[MAX_IN_BYTE] = {0,0,0,0,0,0,0,0,0};

	for(i=2; i<mMax_InByte; i++)
 8003e32:	2302      	movs	r3, #2
 8003e34:	73fb      	strb	r3, [r7, #15]
 8003e36:	e011      	b.n	8003e5c <Out_Prog+0x34>
		out_state[i] = out[i] ^ out_polarity[i];		// read input state; invert if desired
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	4a8b      	ldr	r2, [pc, #556]	; (8004068 <Out_Prog+0x240>)
 8003e3c:	5cd3      	ldrb	r3, [r2, r3]
 8003e3e:	b2d9      	uxtb	r1, r3
 8003e40:	7bfb      	ldrb	r3, [r7, #15]
 8003e42:	4a8a      	ldr	r2, [pc, #552]	; (800406c <Out_Prog+0x244>)
 8003e44:	5cd2      	ldrb	r2, [r2, r3]
 8003e46:	7bfb      	ldrb	r3, [r7, #15]
 8003e48:	404a      	eors	r2, r1
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	f107 0110 	add.w	r1, r7, #16
 8003e50:	440b      	add	r3, r1
 8003e52:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(i=2; i<mMax_InByte; i++)
 8003e56:	7bfb      	ldrb	r3, [r7, #15]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	73fb      	strb	r3, [r7, #15]
 8003e5c:	4b84      	ldr	r3, [pc, #528]	; (8004070 <Out_Prog+0x248>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	7bfa      	ldrb	r2, [r7, #15]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d3e8      	bcc.n	8003e38 <Out_Prog+0x10>
	out_state[0] = ((out[0]&0x03) | (uint8_t)Led_virt) ^  out_polarity[0];
 8003e66:	4b80      	ldr	r3, [pc, #512]	; (8004068 <Out_Prog+0x240>)
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	b25b      	sxtb	r3, r3
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	b25a      	sxtb	r2, r3
 8003e74:	4b7f      	ldr	r3, [pc, #508]	; (8004074 <Out_Prog+0x24c>)
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	b25b      	sxtb	r3, r3
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	b25a      	sxtb	r2, r3
 8003e7e:	4b7b      	ldr	r3, [pc, #492]	; (800406c <Out_Prog+0x244>)
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	b25b      	sxtb	r3, r3
 8003e84:	4053      	eors	r3, r2
 8003e86:	b25b      	sxtb	r3, r3
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	703b      	strb	r3, [r7, #0]
	out_state[1] = (uint8_t)(Led_virt>>8) ^  out_polarity[1];
 8003e8c:	4b79      	ldr	r3, [pc, #484]	; (8004074 <Out_Prog+0x24c>)
 8003e8e:	881b      	ldrh	r3, [r3, #0]
 8003e90:	0a1b      	lsrs	r3, r3, #8
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4b75      	ldr	r3, [pc, #468]	; (800406c <Out_Prog+0x244>)
 8003e98:	785b      	ldrb	r3, [r3, #1]
 8003e9a:	4053      	eors	r3, r2
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	707b      	strb	r3, [r7, #1]
	if(Check_InChange(out_state, out_old) == 0)	return;
 8003ea0:	463b      	mov	r3, r7
 8003ea2:	4975      	ldr	r1, [pc, #468]	; (8004078 <Out_Prog+0x250>)
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fe8b 	bl	8003bc0 <Check_InChange>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 80d7 	beq.w	8004060 <Out_Prog+0x238>

	HC595_LUCK_DIS();
 8003eb2:	4b72      	ldr	r3, [pc, #456]	; (800407c <Out_Prog+0x254>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]

	if( mExtern_Number )
 8003eb8:	4b71      	ldr	r3, [pc, #452]	; (8004080 <Out_Prog+0x258>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f000 8084 	beq.w	8003fca <Out_Prog+0x1a2>
		{//������չ��
			for(i=mExtern_Number; i>0; i--)
 8003ec2:	4b6f      	ldr	r3, [pc, #444]	; (8004080 <Out_Prog+0x258>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	73fb      	strb	r3, [r7, #15]
 8003ec8:	e041      	b.n	8003f4e <Out_Prog+0x126>
				{
					shift = (((uint16_t)out_state[i * 2 + 2] << 8) | out_state[i * 2 + 1]) << 2;
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	f107 0210 	add.w	r2, r7, #16
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003eda:	021b      	lsls	r3, r3, #8
 8003edc:	b21a      	sxth	r2, r3
 8003ede:	7bfb      	ldrb	r3, [r7, #15]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	f107 0110 	add.w	r1, r7, #16
 8003ee8:	440b      	add	r3, r1
 8003eea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003eee:	b21b      	sxth	r3, r3
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	b21b      	sxth	r3, r3
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	817b      	strh	r3, [r7, #10]
					temp = out_state[i * 2] & 0xC0; 	//ȡ����2λ
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	f107 0210 	add.w	r2, r7, #16
 8003f02:	4413      	add	r3, r2
 8003f04:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003f08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f0c:	737b      	strb	r3, [r7, #13]
					shift |= (temp >> 6);
 8003f0e:	7b7b      	ldrb	r3, [r7, #13]
 8003f10:	099b      	lsrs	r3, r3, #6
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	897b      	ldrh	r3, [r7, #10]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	817b      	strh	r3, [r7, #10]
					out_state[i * 2 + 2] = (uint8_t)(shift >> 8);
 8003f1c:	897b      	ldrh	r3, [r7, #10]
 8003f1e:	0a1b      	lsrs	r3, r3, #8
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	3301      	adds	r3, #1
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	b2d2      	uxtb	r2, r2
 8003f2a:	f107 0110 	add.w	r1, r7, #16
 8003f2e:	440b      	add	r3, r1
 8003f30:	f803 2c10 	strb.w	r2, [r3, #-16]
					out_state[i * 2 + 1] = ((uint8_t)shift);
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	3301      	adds	r3, #1
 8003f3a:	897a      	ldrh	r2, [r7, #10]
 8003f3c:	b2d2      	uxtb	r2, r2
 8003f3e:	f107 0110 	add.w	r1, r7, #16
 8003f42:	440b      	add	r3, r1
 8003f44:	f803 2c10 	strb.w	r2, [r3, #-16]
			for(i=mExtern_Number; i>0; i--)
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	73fb      	strb	r3, [r7, #15]
 8003f4e:	7bfb      	ldrb	r3, [r7, #15]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1ba      	bne.n	8003eca <Out_Prog+0xa2>
				}
			for(i = mExtern_Number * 2 + 3; i > 0; i--)
 8003f54:	4b4a      	ldr	r3, [pc, #296]	; (8004080 <Out_Prog+0x258>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	3303      	adds	r3, #3
 8003f5e:	73fb      	strb	r3, [r7, #15]
 8003f60:	e027      	b.n	8003fb2 <Out_Prog+0x18a>
				{
					temp = 0;
 8003f62:	2300      	movs	r3, #0
 8003f64:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 8003f66:	2300      	movs	r3, #0
 8003f68:	73bb      	strb	r3, [r7, #14]
 8003f6a:	e018      	b.n	8003f9e <Out_Prog+0x176>
						{
							temp <<= 1;
 8003f6c:	7b7b      	ldrb	r3, [r7, #13]
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	737b      	strb	r3, [r7, #13]
							if(out_state[i-1] & (1 << j))
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	f107 0210 	add.w	r2, r7, #16
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003f80:	461a      	mov	r2, r3
 8003f82:	7bbb      	ldrb	r3, [r7, #14]
 8003f84:	fa42 f303 	asr.w	r3, r2, r3
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <Out_Prog+0x170>
								temp |= 0x01;
 8003f90:	7b7b      	ldrb	r3, [r7, #13]
 8003f92:	f043 0301 	orr.w	r3, r3, #1
 8003f96:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 8003f98:	7bbb      	ldrb	r3, [r7, #14]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	73bb      	strb	r3, [r7, #14]
 8003f9e:	7bbb      	ldrb	r3, [r7, #14]
 8003fa0:	2b07      	cmp	r3, #7
 8003fa2:	d9e3      	bls.n	8003f6c <Out_Prog+0x144>
						}
					SPI_SendOneByte(temp);
 8003fa4:	7b7b      	ldrb	r3, [r7, #13]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7ff fe2e 	bl	8003c08 <SPI_SendOneByte>
			for(i = mExtern_Number * 2 + 3; i > 0; i--)
 8003fac:	7bfb      	ldrb	r3, [r7, #15]
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1d4      	bne.n	8003f62 <Out_Prog+0x13a>
				}
			HC595_LUCK_EN();
 8003fb8:	4b30      	ldr	r3, [pc, #192]	; (800407c <Out_Prog+0x254>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]
			__NOP();__NOP();
 8003fbe:	bf00      	nop
 8003fc0:	bf00      	nop
			HC595_LUCK_DIS();
 8003fc2:	4b2e      	ldr	r3, [pc, #184]	; (800407c <Out_Prog+0x254>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	e035      	b.n	8004036 <Out_Prog+0x20e>
		}
	else
		{//û����չ��
			for(i=3; i>0; i--)
 8003fca:	2303      	movs	r3, #3
 8003fcc:	73fb      	strb	r3, [r7, #15]
 8003fce:	e027      	b.n	8004020 <Out_Prog+0x1f8>
				{
					temp = 0;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	73bb      	strb	r3, [r7, #14]
 8003fd8:	e018      	b.n	800400c <Out_Prog+0x1e4>
						{
							temp <<= 1;
 8003fda:	7b7b      	ldrb	r3, [r7, #13]
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	737b      	strb	r3, [r7, #13]
							if(out_state[i-1] & (1 << j))
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	f107 0210 	add.w	r2, r7, #16
 8003fe8:	4413      	add	r3, r2
 8003fea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	7bbb      	ldrb	r3, [r7, #14]
 8003ff2:	fa42 f303 	asr.w	r3, r2, r3
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <Out_Prog+0x1de>
								temp |= 0x01;
 8003ffe:	7b7b      	ldrb	r3, [r7, #13]
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	737b      	strb	r3, [r7, #13]
					for(j=0; j<8; j++)
 8004006:	7bbb      	ldrb	r3, [r7, #14]
 8004008:	3301      	adds	r3, #1
 800400a:	73bb      	strb	r3, [r7, #14]
 800400c:	7bbb      	ldrb	r3, [r7, #14]
 800400e:	2b07      	cmp	r3, #7
 8004010:	d9e3      	bls.n	8003fda <Out_Prog+0x1b2>
						}
					SPI_SendOneByte(temp);
 8004012:	7b7b      	ldrb	r3, [r7, #13]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff fdf7 	bl	8003c08 <SPI_SendOneByte>
			for(i=3; i>0; i--)
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	3b01      	subs	r3, #1
 800401e:	73fb      	strb	r3, [r7, #15]
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1d4      	bne.n	8003fd0 <Out_Prog+0x1a8>
				}
			HC595_LUCK_EN();
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <Out_Prog+0x254>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]
			__NOP();__NOP();
 800402c:	bf00      	nop
 800402e:	bf00      	nop
			HC595_LUCK_DIS();
 8004030:	4b12      	ldr	r3, [pc, #72]	; (800407c <Out_Prog+0x254>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
		}
	for(i=0; i<mMax_InByte; i++)
 8004036:	2300      	movs	r3, #0
 8004038:	73fb      	strb	r3, [r7, #15]
 800403a:	e00b      	b.n	8004054 <Out_Prog+0x22c>
		out_old[i] = out_state[i];
 800403c:	7bfa      	ldrb	r2, [r7, #15]
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	f107 0110 	add.w	r1, r7, #16
 8004044:	440a      	add	r2, r1
 8004046:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 800404a:	4a0b      	ldr	r2, [pc, #44]	; (8004078 <Out_Prog+0x250>)
 800404c:	54d1      	strb	r1, [r2, r3]
	for(i=0; i<mMax_InByte; i++)
 800404e:	7bfb      	ldrb	r3, [r7, #15]
 8004050:	3301      	adds	r3, #1
 8004052:	73fb      	strb	r3, [r7, #15]
 8004054:	4b06      	ldr	r3, [pc, #24]	; (8004070 <Out_Prog+0x248>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	7bfa      	ldrb	r2, [r7, #15]
 800405a:	429a      	cmp	r2, r3
 800405c:	d3ee      	bcc.n	800403c <Out_Prog+0x214>
 800405e:	e000      	b.n	8004062 <Out_Prog+0x23a>
	if(Check_InChange(out_state, out_old) == 0)	return;
 8004060:	bf00      	nop
}
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	20000278 	.word	0x20000278
 800406c:	2000057c 	.word	0x2000057c
 8004070:	20000b3c 	.word	0x20000b3c
 8004074:	2000019e 	.word	0x2000019e
 8004078:	20000268 	.word	0x20000268
 800407c:	42210184 	.word	0x42210184
 8004080:	20000281 	.word	0x20000281

08004084 <test_mode>:

void test_mode(void){
 8004084:	b590      	push	{r4, r7, lr}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
	uint8_t i, j;
	uint8_t help;
	uint8_t instate[MAX_IN_BYTE];
	uint8_t testno = 0;
 800408a:	2300      	movs	r3, #0
 800408c:	75bb      	strb	r3, [r7, #22]
	uint8_t pBuf[5];

	for(i=0; i<MAX_IN_BYTE; i++)
 800408e:	2300      	movs	r3, #0
 8004090:	75fb      	strb	r3, [r7, #23]
 8004092:	e015      	b.n	80040c0 <test_mode+0x3c>
	{
		in_polarity[i] = 0;
 8004094:	7dfb      	ldrb	r3, [r7, #23]
 8004096:	4aab      	ldr	r2, [pc, #684]	; (8004344 <test_mode+0x2c0>)
 8004098:	2100      	movs	r1, #0
 800409a:	54d1      	strb	r1, [r2, r3]
		out_polarity[i] = 0;
 800409c:	7dfb      	ldrb	r3, [r7, #23]
 800409e:	4aaa      	ldr	r2, [pc, #680]	; (8004348 <test_mode+0x2c4>)
 80040a0:	2100      	movs	r1, #0
 80040a2:	54d1      	strb	r1, [r2, r3]
		outpush[i] = 0;
 80040a4:	7dfb      	ldrb	r3, [r7, #23]
 80040a6:	4aa9      	ldr	r2, [pc, #676]	; (800434c <test_mode+0x2c8>)
 80040a8:	2100      	movs	r1, #0
 80040aa:	54d1      	strb	r1, [r2, r3]
		instate[i] = 0;
 80040ac:	7dfb      	ldrb	r3, [r7, #23]
 80040ae:	f107 0218 	add.w	r2, r7, #24
 80040b2:	4413      	add	r3, r2
 80040b4:	2200      	movs	r2, #0
 80040b6:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(i=0; i<MAX_IN_BYTE; i++)
 80040ba:	7dfb      	ldrb	r3, [r7, #23]
 80040bc:	3301      	adds	r3, #1
 80040be:	75fb      	strb	r3, [r7, #23]
 80040c0:	7dfb      	ldrb	r3, [r7, #23]
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	d9e6      	bls.n	8004094 <test_mode+0x10>
	}

	for (i = 1; i < MAX_IO_TYPE; i++)
 80040c6:	2301      	movs	r3, #1
 80040c8:	75fb      	strb	r3, [r7, #23]
 80040ca:	e006      	b.n	80040da <test_mode+0x56>
  	virt_in  [i] = 0;
 80040cc:	7dfb      	ldrb	r3, [r7, #23]
 80040ce:	4aa0      	ldr	r2, [pc, #640]	; (8004350 <test_mode+0x2cc>)
 80040d0:	2100      	movs	r1, #0
 80040d2:	54d1      	strb	r1, [r2, r3]
	for (i = 1; i < MAX_IO_TYPE; i++)
 80040d4:	7dfb      	ldrb	r3, [r7, #23]
 80040d6:	3301      	adds	r3, #1
 80040d8:	75fb      	strb	r3, [r7, #23]
 80040da:	7dfb      	ldrb	r3, [r7, #23]
 80040dc:	2b06      	cmp	r3, #6
 80040de:	d9f5      	bls.n	80040cc <test_mode+0x48>
	virt_in  [IO_BASIC_FUNC] = TEST_IO;
 80040e0:	4b9b      	ldr	r3, [pc, #620]	; (8004350 <test_mode+0x2cc>)
 80040e2:	22f0      	movs	r2, #240	; 0xf0
 80040e4:	701a      	strb	r2, [r3, #0]
	heartbeat = 200;
 80040e6:	4b9b      	ldr	r3, [pc, #620]	; (8004354 <test_mode+0x2d0>)
 80040e8:	22c8      	movs	r2, #200	; 0xc8
 80040ea:	701a      	strb	r2, [r3, #0]
//	TRISCbits.TRISC7	= 0;			//RC7 is output
//	LATCbits.LATC6 = 0;
//	LATCbits.LATC7 = 0;

	//����ģʽĬ��Ϊ3����չ��
	mExtern_Number = 3;
 80040ec:	4b9a      	ldr	r3, [pc, #616]	; (8004358 <test_mode+0x2d4>)
 80040ee:	2203      	movs	r2, #3
 80040f0:	701a      	strb	r2, [r3, #0]
	mInOut_Number = (mExtern_Number*16 + 22) % (MAX_IN + 1);
 80040f2:	4b99      	ldr	r3, [pc, #612]	; (8004358 <test_mode+0x2d4>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	f103 0216 	add.w	r2, r3, #22
 80040fc:	4b97      	ldr	r3, [pc, #604]	; (800435c <test_mode+0x2d8>)
 80040fe:	fb83 1302 	smull	r1, r3, r3, r2
 8004102:	4413      	add	r3, r2
 8004104:	1199      	asrs	r1, r3, #6
 8004106:	17d3      	asrs	r3, r2, #31
 8004108:	1ac9      	subs	r1, r1, r3
 800410a:	460b      	mov	r3, r1
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	440b      	add	r3, r1
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	1a5b      	subs	r3, r3, r1
 8004114:	1ad1      	subs	r1, r2, r3
 8004116:	b2ca      	uxtb	r2, r1
 8004118:	4b91      	ldr	r3, [pc, #580]	; (8004360 <test_mode+0x2dc>)
 800411a:	701a      	strb	r2, [r3, #0]
	mMax_InByte = (mInOut_Number >> 3) + 1;
 800411c:	4b90      	ldr	r3, [pc, #576]	; (8004360 <test_mode+0x2dc>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	08db      	lsrs	r3, r3, #3
 8004122:	b2db      	uxtb	r3, r3
 8004124:	3301      	adds	r3, #1
 8004126:	b2da      	uxtb	r2, r3
 8004128:	4b8e      	ldr	r3, [pc, #568]	; (8004364 <test_mode+0x2e0>)
 800412a:	701a      	strb	r2, [r3, #0]

	while (1)
		{
			if (!heartbeat)
 800412c:	4b89      	ldr	r3, [pc, #548]	; (8004354 <test_mode+0x2d0>)
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d102      	bne.n	800413a <test_mode+0xb6>
				{
//					TXB1D0    = nmtstate;							/* write data uint8_t for HEARTBEAT		*/
//					TXB1CONbits.TXREQ = 1;							// transmit request
					heartbeat = 200;
 8004134:	4b87      	ldr	r3, [pc, #540]	; (8004354 <test_mode+0x2d0>)
 8004136:	22c8      	movs	r2, #200	; 0xc8
 8004138:	701a      	strb	r2, [r3, #0]
				}
			ClrWdt();
 800413a:	f000 fda7 	bl	8004c8c <ClrWdt>

			if ( Check_InChange(instate, (uint8_t *)in) )					// input state changed
 800413e:	f107 0308 	add.w	r3, r7, #8
 8004142:	4989      	ldr	r1, [pc, #548]	; (8004368 <test_mode+0x2e4>)
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff fd3b 	bl	8003bc0 <Check_InChange>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8085 	beq.w	800425c <test_mode+0x1d8>
				{
					for(i=0; i<mInOut_Number; i++)
 8004152:	2300      	movs	r3, #0
 8004154:	75fb      	strb	r3, [r7, #23]
 8004156:	e067      	b.n	8004228 <test_mode+0x1a4>
						{
							help = bit_select (instate[i/8], i%8);
 8004158:	7dfb      	ldrb	r3, [r7, #23]
 800415a:	08db      	lsrs	r3, r3, #3
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f107 0218 	add.w	r2, r7, #24
 8004162:	4413      	add	r3, r2
 8004164:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004168:	461a      	mov	r2, r3
 800416a:	7dfb      	ldrb	r3, [r7, #23]
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	fa42 f303 	asr.w	r3, r2, r3
 8004174:	b2db      	uxtb	r3, r3
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	757b      	strb	r3, [r7, #21]
							if (help != bit_select (in[i/8], i%8))
 800417c:	7d7a      	ldrb	r2, [r7, #21]
 800417e:	7dfb      	ldrb	r3, [r7, #23]
 8004180:	08db      	lsrs	r3, r3, #3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	4619      	mov	r1, r3
 8004186:	4b78      	ldr	r3, [pc, #480]	; (8004368 <test_mode+0x2e4>)
 8004188:	5c5b      	ldrb	r3, [r3, r1]
 800418a:	b2db      	uxtb	r3, r3
 800418c:	4619      	mov	r1, r3
 800418e:	7dfb      	ldrb	r3, [r7, #23]
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	fa41 f303 	asr.w	r3, r1, r3
 8004198:	f003 0301 	and.w	r3, r3, #1
 800419c:	429a      	cmp	r2, r3
 800419e:	d040      	beq.n	8004222 <test_mode+0x19e>
								{// input has changed
									virt_in[IO_BASIC_FUNC] = CAR_CALL;
 80041a0:	4b6b      	ldr	r3, [pc, #428]	; (8004350 <test_mode+0x2cc>)
 80041a2:	2205      	movs	r2, #5
 80041a4:	701a      	strb	r2, [r3, #0]
									virt_in[IO_SUB_FUNC] = i + 1;
 80041a6:	7dfb      	ldrb	r3, [r7, #23]
 80041a8:	3301      	adds	r3, #1
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	4b68      	ldr	r3, [pc, #416]	; (8004350 <test_mode+0x2cc>)
 80041ae:	705a      	strb	r2, [r3, #1]
									virt_in[IO_LIFT] = LIFT1;
 80041b0:	4b67      	ldr	r3, [pc, #412]	; (8004350 <test_mode+0x2cc>)
 80041b2:	2201      	movs	r2, #1
 80041b4:	709a      	strb	r2, [r3, #2]
									virt_in[IO_STATE] = help;
 80041b6:	4a66      	ldr	r2, [pc, #408]	; (8004350 <test_mode+0x2cc>)
 80041b8:	7d7b      	ldrb	r3, [r7, #21]
 80041ba:	7153      	strb	r3, [r2, #5]

									if (help)
 80041bc:	7d7b      	ldrb	r3, [r7, #21]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d01a      	beq.n	80041f8 <test_mode+0x174>
										{
											transmit_in (virt_in);
 80041c2:	4863      	ldr	r0, [pc, #396]	; (8004350 <test_mode+0x2cc>)
 80041c4:	f7fd fae0 	bl	8001788 <transmit_in>
											bit_reset(out[i/8], i % 8);
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
 80041ca:	08db      	lsrs	r3, r3, #3
 80041cc:	b2d8      	uxtb	r0, r3
 80041ce:	4602      	mov	r2, r0
 80041d0:	4b66      	ldr	r3, [pc, #408]	; (800436c <test_mode+0x2e8>)
 80041d2:	5c9b      	ldrb	r3, [r3, r2]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	b25a      	sxtb	r2, r3
 80041d8:	7dfb      	ldrb	r3, [r7, #23]
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	2101      	movs	r1, #1
 80041e0:	fa01 f303 	lsl.w	r3, r1, r3
 80041e4:	b25b      	sxtb	r3, r3
 80041e6:	43db      	mvns	r3, r3
 80041e8:	b25b      	sxtb	r3, r3
 80041ea:	4013      	ands	r3, r2
 80041ec:	b25b      	sxtb	r3, r3
 80041ee:	4602      	mov	r2, r0
 80041f0:	b2d9      	uxtb	r1, r3
 80041f2:	4b5e      	ldr	r3, [pc, #376]	; (800436c <test_mode+0x2e8>)
 80041f4:	5499      	strb	r1, [r3, r2]
 80041f6:	e014      	b.n	8004222 <test_mode+0x19e>
										}
									else
										bit_set(out[i/8], i % 8);
 80041f8:	7dfb      	ldrb	r3, [r7, #23]
 80041fa:	08db      	lsrs	r3, r3, #3
 80041fc:	b2d8      	uxtb	r0, r3
 80041fe:	4602      	mov	r2, r0
 8004200:	4b5a      	ldr	r3, [pc, #360]	; (800436c <test_mode+0x2e8>)
 8004202:	5c9b      	ldrb	r3, [r3, r2]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	b25a      	sxtb	r2, r3
 8004208:	7dfb      	ldrb	r3, [r7, #23]
 800420a:	f003 0307 	and.w	r3, r3, #7
 800420e:	2101      	movs	r1, #1
 8004210:	fa01 f303 	lsl.w	r3, r1, r3
 8004214:	b25b      	sxtb	r3, r3
 8004216:	4313      	orrs	r3, r2
 8004218:	b25b      	sxtb	r3, r3
 800421a:	4602      	mov	r2, r0
 800421c:	b2d9      	uxtb	r1, r3
 800421e:	4b53      	ldr	r3, [pc, #332]	; (800436c <test_mode+0x2e8>)
 8004220:	5499      	strb	r1, [r3, r2]
					for(i=0; i<mInOut_Number; i++)
 8004222:	7dfb      	ldrb	r3, [r7, #23]
 8004224:	3301      	adds	r3, #1
 8004226:	75fb      	strb	r3, [r7, #23]
 8004228:	4b4d      	ldr	r3, [pc, #308]	; (8004360 <test_mode+0x2dc>)
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	7dfa      	ldrb	r2, [r7, #23]
 800422e:	429a      	cmp	r2, r3
 8004230:	d392      	bcc.n	8004158 <test_mode+0xd4>
								}
						}

					for(i=0; i<mMax_InByte; i++)
 8004232:	2300      	movs	r3, #0
 8004234:	75fb      	strb	r3, [r7, #23]
 8004236:	e00c      	b.n	8004252 <test_mode+0x1ce>
						instate[i] = in[i];
 8004238:	7dfa      	ldrb	r2, [r7, #23]
 800423a:	7dfb      	ldrb	r3, [r7, #23]
 800423c:	494a      	ldr	r1, [pc, #296]	; (8004368 <test_mode+0x2e4>)
 800423e:	5c8a      	ldrb	r2, [r1, r2]
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	f107 0118 	add.w	r1, r7, #24
 8004246:	440b      	add	r3, r1
 8004248:	f803 2c10 	strb.w	r2, [r3, #-16]
					for(i=0; i<mMax_InByte; i++)
 800424c:	7dfb      	ldrb	r3, [r7, #23]
 800424e:	3301      	adds	r3, #1
 8004250:	75fb      	strb	r3, [r7, #23]
 8004252:	4b44      	ldr	r3, [pc, #272]	; (8004364 <test_mode+0x2e0>)
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	7dfa      	ldrb	r2, [r7, #23]
 8004258:	429a      	cmp	r2, r3
 800425a:	d3ed      	bcc.n	8004238 <test_mode+0x1b4>
				}
			if (rc)
 800425c:	4b44      	ldr	r3, [pc, #272]	; (8004370 <test_mode+0x2ec>)
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 8139 	beq.w	80044da <test_mode+0x456>
				{
					if (rx [ro][0] == PDO_OUT)
 8004268:	4b42      	ldr	r3, [pc, #264]	; (8004374 <test_mode+0x2f0>)
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	4619      	mov	r1, r3
 800426e:	4a42      	ldr	r2, [pc, #264]	; (8004378 <test_mode+0x2f4>)
 8004270:	460b      	mov	r3, r1
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	440b      	add	r3, r1
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4413      	add	r3, r2
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b80      	cmp	r3, #128	; 0x80
 8004280:	f040 80f6 	bne.w	8004470 <test_mode+0x3ec>
						{
							if(rx [ro][2] == CAR_CALL)
 8004284:	4b3b      	ldr	r3, [pc, #236]	; (8004374 <test_mode+0x2f0>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	4619      	mov	r1, r3
 800428a:	4a3b      	ldr	r2, [pc, #236]	; (8004378 <test_mode+0x2f4>)
 800428c:	460b      	mov	r3, r1
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	440b      	add	r3, r1
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	4413      	add	r3, r2
 8004296:	3302      	adds	r3, #2
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b05      	cmp	r3, #5
 800429e:	d16f      	bne.n	8004380 <test_mode+0x2fc>
								{
									for (i = 0; i < MAX_IO_TYPE; i++) 				// read output function
 80042a0:	2300      	movs	r3, #0
 80042a2:	75fb      	strb	r3, [r7, #23]
 80042a4:	e013      	b.n	80042ce <test_mode+0x24a>
										virt_out [i] = rx[ro][i + 2]; // write to virtual output mapping
 80042a6:	4b33      	ldr	r3, [pc, #204]	; (8004374 <test_mode+0x2f0>)
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	461c      	mov	r4, r3
 80042ac:	7dfb      	ldrb	r3, [r7, #23]
 80042ae:	1c99      	adds	r1, r3, #2
 80042b0:	7dfa      	ldrb	r2, [r7, #23]
 80042b2:	4831      	ldr	r0, [pc, #196]	; (8004378 <test_mode+0x2f4>)
 80042b4:	4623      	mov	r3, r4
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	4423      	add	r3, r4
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	4403      	add	r3, r0
 80042be:	440b      	add	r3, r1
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	b2d9      	uxtb	r1, r3
 80042c4:	4b2d      	ldr	r3, [pc, #180]	; (800437c <test_mode+0x2f8>)
 80042c6:	5499      	strb	r1, [r3, r2]
									for (i = 0; i < MAX_IO_TYPE; i++) 				// read output function
 80042c8:	7dfb      	ldrb	r3, [r7, #23]
 80042ca:	3301      	adds	r3, #1
 80042cc:	75fb      	strb	r3, [r7, #23]
 80042ce:	7dfb      	ldrb	r3, [r7, #23]
 80042d0:	2b06      	cmp	r3, #6
 80042d2:	d9e8      	bls.n	80042a6 <test_mode+0x222>
									j = virt_out[IO_SUB_FUNC] - 1;
 80042d4:	4b29      	ldr	r3, [pc, #164]	; (800437c <test_mode+0x2f8>)
 80042d6:	785b      	ldrb	r3, [r3, #1]
 80042d8:	3b01      	subs	r3, #1
 80042da:	753b      	strb	r3, [r7, #20]

									// virtual output matches with physical
									if (virt_out[IO_STATE] & 0x01)
 80042dc:	4b27      	ldr	r3, [pc, #156]	; (800437c <test_mode+0x2f8>)
 80042de:	795b      	ldrb	r3, [r3, #5]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d015      	beq.n	8004314 <test_mode+0x290>
										{// set acknowledgement
											bit_set (out[j/8], j%8);				// set physical output
 80042e8:	7d3b      	ldrb	r3, [r7, #20]
 80042ea:	08db      	lsrs	r3, r3, #3
 80042ec:	b2d8      	uxtb	r0, r3
 80042ee:	4602      	mov	r2, r0
 80042f0:	4b1e      	ldr	r3, [pc, #120]	; (800436c <test_mode+0x2e8>)
 80042f2:	5c9b      	ldrb	r3, [r3, r2]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	b25a      	sxtb	r2, r3
 80042f8:	7d3b      	ldrb	r3, [r7, #20]
 80042fa:	f003 0307 	and.w	r3, r3, #7
 80042fe:	2101      	movs	r1, #1
 8004300:	fa01 f303 	lsl.w	r3, r1, r3
 8004304:	b25b      	sxtb	r3, r3
 8004306:	4313      	orrs	r3, r2
 8004308:	b25b      	sxtb	r3, r3
 800430a:	4602      	mov	r2, r0
 800430c:	b2d9      	uxtb	r1, r3
 800430e:	4b17      	ldr	r3, [pc, #92]	; (800436c <test_mode+0x2e8>)
 8004310:	5499      	strb	r1, [r3, r2]
 8004312:	e0cd      	b.n	80044b0 <test_mode+0x42c>
										}
									else
										{// reset acknowledgement
											bit_reset (out[j/8], j%8);				// clear physical output
 8004314:	7d3b      	ldrb	r3, [r7, #20]
 8004316:	08db      	lsrs	r3, r3, #3
 8004318:	b2d8      	uxtb	r0, r3
 800431a:	4602      	mov	r2, r0
 800431c:	4b13      	ldr	r3, [pc, #76]	; (800436c <test_mode+0x2e8>)
 800431e:	5c9b      	ldrb	r3, [r3, r2]
 8004320:	b2db      	uxtb	r3, r3
 8004322:	b25a      	sxtb	r2, r3
 8004324:	7d3b      	ldrb	r3, [r7, #20]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	2101      	movs	r1, #1
 800432c:	fa01 f303 	lsl.w	r3, r1, r3
 8004330:	b25b      	sxtb	r3, r3
 8004332:	43db      	mvns	r3, r3
 8004334:	b25b      	sxtb	r3, r3
 8004336:	4013      	ands	r3, r2
 8004338:	b25b      	sxtb	r3, r3
 800433a:	4602      	mov	r2, r0
 800433c:	b2d9      	uxtb	r1, r3
 800433e:	4b0b      	ldr	r3, [pc, #44]	; (800436c <test_mode+0x2e8>)
 8004340:	5499      	strb	r1, [r3, r2]
 8004342:	e0b5      	b.n	80044b0 <test_mode+0x42c>
 8004344:	20000560 	.word	0x20000560
 8004348:	2000057c 	.word	0x2000057c
 800434c:	20000b88 	.word	0x20000b88
 8004350:	200007c8 	.word	0x200007c8
 8004354:	20000b84 	.word	0x20000b84
 8004358:	20000281 	.word	0x20000281
 800435c:	e6c2b449 	.word	0xe6c2b449
 8004360:	20000184 	.word	0x20000184
 8004364:	20000b3c 	.word	0x20000b3c
 8004368:	20000570 	.word	0x20000570
 800436c:	20000278 	.word	0x20000278
 8004370:	2000032c 	.word	0x2000032c
 8004374:	200003f9 	.word	0x200003f9
 8004378:	20000338 	.word	0x20000338
 800437c:	200007d4 	.word	0x200007d4
										}
								}
							else if(rx [ro][2] == ARRIVAL_INDICATION)
 8004380:	4b6a      	ldr	r3, [pc, #424]	; (800452c <test_mode+0x4a8>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	4619      	mov	r1, r3
 8004386:	4a6a      	ldr	r2, [pc, #424]	; (8004530 <test_mode+0x4ac>)
 8004388:	460b      	mov	r3, r1
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	4413      	add	r3, r2
 8004392:	3302      	adds	r3, #2
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	b2db      	uxtb	r3, r3
 8004398:	2b44      	cmp	r3, #68	; 0x44
 800439a:	d12f      	bne.n	80043fc <test_mode+0x378>
								{//��վ��
									if(rx [ro][IO_STATE + 2])
 800439c:	4b63      	ldr	r3, [pc, #396]	; (800452c <test_mode+0x4a8>)
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	4619      	mov	r1, r3
 80043a2:	4a63      	ldr	r2, [pc, #396]	; (8004530 <test_mode+0x4ac>)
 80043a4:	460b      	mov	r3, r1
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	4413      	add	r3, r2
 80043ae:	3307      	adds	r3, #7
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d010      	beq.n	80043da <test_mode+0x356>
										{
											bit_set (out[2], 6);				// set physical output
 80043b8:	4b5e      	ldr	r3, [pc, #376]	; (8004534 <test_mode+0x4b0>)
 80043ba:	789b      	ldrb	r3, [r3, #2]
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	4b5b      	ldr	r3, [pc, #364]	; (8004534 <test_mode+0x4b0>)
 80043c6:	709a      	strb	r2, [r3, #2]
											bit_set (out[2], 7);				// set physical output
 80043c8:	4b5a      	ldr	r3, [pc, #360]	; (8004534 <test_mode+0x4b0>)
 80043ca:	789b      	ldrb	r3, [r3, #2]
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	4b57      	ldr	r3, [pc, #348]	; (8004534 <test_mode+0x4b0>)
 80043d6:	709a      	strb	r2, [r3, #2]
 80043d8:	e06a      	b.n	80044b0 <test_mode+0x42c>
//											LATCbits.LATC6 = 1;
//											LATCbits.LATC7 = 1;
										}
									else
										{
											bit_reset (out[2], 6);				// set physical output
 80043da:	4b56      	ldr	r3, [pc, #344]	; (8004534 <test_mode+0x4b0>)
 80043dc:	789b      	ldrb	r3, [r3, #2]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	4b53      	ldr	r3, [pc, #332]	; (8004534 <test_mode+0x4b0>)
 80043e8:	709a      	strb	r2, [r3, #2]
											bit_reset (out[2], 7);				// set physical output
 80043ea:	4b52      	ldr	r3, [pc, #328]	; (8004534 <test_mode+0x4b0>)
 80043ec:	789b      	ldrb	r3, [r3, #2]
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043f4:	b2da      	uxtb	r2, r3
 80043f6:	4b4f      	ldr	r3, [pc, #316]	; (8004534 <test_mode+0x4b0>)
 80043f8:	709a      	strb	r2, [r3, #2]
 80043fa:	e059      	b.n	80044b0 <test_mode+0x42c>
//											LATCbits.LATC6 = 0;
//											LATCbits.LATC7 = 0;
										}
								}
							else if((rx [ro][2] == SPECIAL_FUNC) && (rx [ro][3] == BUZZER))
 80043fc:	4b4b      	ldr	r3, [pc, #300]	; (800452c <test_mode+0x4a8>)
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	4619      	mov	r1, r3
 8004402:	4a4b      	ldr	r2, [pc, #300]	; (8004530 <test_mode+0x4ac>)
 8004404:	460b      	mov	r3, r1
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	4413      	add	r3, r2
 800440e:	3302      	adds	r3, #2
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b0e      	cmp	r3, #14
 8004416:	d14b      	bne.n	80044b0 <test_mode+0x42c>
 8004418:	4b44      	ldr	r3, [pc, #272]	; (800452c <test_mode+0x4a8>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	4619      	mov	r1, r3
 800441e:	4a44      	ldr	r2, [pc, #272]	; (8004530 <test_mode+0x4ac>)
 8004420:	460b      	mov	r3, r1
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	440b      	add	r3, r1
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	4413      	add	r3, r2
 800442a:	3303      	adds	r3, #3
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b80      	cmp	r3, #128	; 0x80
 8004432:	d13d      	bne.n	80044b0 <test_mode+0x42c>
								{
									if(rx [ro][IO_STATE + 2])
 8004434:	4b3d      	ldr	r3, [pc, #244]	; (800452c <test_mode+0x4a8>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	4619      	mov	r1, r3
 800443a:	4a3d      	ldr	r2, [pc, #244]	; (8004530 <test_mode+0x4ac>)
 800443c:	460b      	mov	r3, r1
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	440b      	add	r3, r1
 8004442:	005b      	lsls	r3, r3, #1
 8004444:	4413      	add	r3, r2
 8004446:	3307      	adds	r3, #7
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <test_mode+0x3dc>
										buzzer |= BUZ_WORKING;
 8004450:	4b39      	ldr	r3, [pc, #228]	; (8004538 <test_mode+0x4b4>)
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	f043 0301 	orr.w	r3, r3, #1
 8004458:	b2da      	uxtb	r2, r3
 800445a:	4b37      	ldr	r3, [pc, #220]	; (8004538 <test_mode+0x4b4>)
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	e027      	b.n	80044b0 <test_mode+0x42c>
									else
										buzzer &= ~BUZ_WORKING;
 8004460:	4b35      	ldr	r3, [pc, #212]	; (8004538 <test_mode+0x4b4>)
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	f023 0301 	bic.w	r3, r3, #1
 8004468:	b2da      	uxtb	r2, r3
 800446a:	4b33      	ldr	r3, [pc, #204]	; (8004538 <test_mode+0x4b4>)
 800446c:	701a      	strb	r2, [r3, #0]
 800446e:	e01f      	b.n	80044b0 <test_mode+0x42c>
								}
						}
					else if ((rx [ro][0] == NMT) && (rx [ro][2] == RESET_NODE))
 8004470:	4b2e      	ldr	r3, [pc, #184]	; (800452c <test_mode+0x4a8>)
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	4619      	mov	r1, r3
 8004476:	4a2e      	ldr	r2, [pc, #184]	; (8004530 <test_mode+0x4ac>)
 8004478:	460b      	mov	r3, r1
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	4413      	add	r3, r2
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d112      	bne.n	80044b0 <test_mode+0x42c>
 800448a:	4b28      	ldr	r3, [pc, #160]	; (800452c <test_mode+0x4a8>)
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	4619      	mov	r1, r3
 8004490:	4a27      	ldr	r2, [pc, #156]	; (8004530 <test_mode+0x4ac>)
 8004492:	460b      	mov	r3, r1
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	4413      	add	r3, r2
 800449c:	3302      	adds	r3, #2
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b81      	cmp	r3, #129	; 0x81
 80044a4:	d104      	bne.n	80044b0 <test_mode+0x42c>
						{
							merker = 0;
 80044a6:	4b25      	ldr	r3, [pc, #148]	; (800453c <test_mode+0x4b8>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
							HAL_NVIC_SystemReset();
 80044ac:	f002 fe13 	bl	80070d6 <HAL_NVIC_SystemReset>
							//Reset();
						}
					if (ro == (RX_SIZE-1))						/* increment RX message read pointer	*/
 80044b0:	4b1e      	ldr	r3, [pc, #120]	; (800452c <test_mode+0x4a8>)
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b07      	cmp	r3, #7
 80044b6:	d103      	bne.n	80044c0 <test_mode+0x43c>
						ro = 0;
 80044b8:	4b1c      	ldr	r3, [pc, #112]	; (800452c <test_mode+0x4a8>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	e005      	b.n	80044cc <test_mode+0x448>
					else
						ro++;
 80044c0:	4b1a      	ldr	r3, [pc, #104]	; (800452c <test_mode+0x4a8>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	3301      	adds	r3, #1
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	4b18      	ldr	r3, [pc, #96]	; (800452c <test_mode+0x4a8>)
 80044ca:	701a      	strb	r2, [r3, #0]
					rc--;										/* decrement RX counter					*/
 80044cc:	4b1c      	ldr	r3, [pc, #112]	; (8004540 <test_mode+0x4bc>)
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	3b01      	subs	r3, #1
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	4b1a      	ldr	r3, [pc, #104]	; (8004540 <test_mode+0x4bc>)
 80044d8:	701a      	strb	r2, [r3, #0]
				}

			if(bTime.Time_10ms)
 80044da:	4b1a      	ldr	r3, [pc, #104]	; (8004544 <test_mode+0x4c0>)
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f43f ae21 	beq.w	800412c <test_mode+0xa8>
				{
					ReadInput();		//��ȡ���еİ�ť����
 80044ea:	f7ff fbbd 	bl	8003c68 <ReadInput>
					Out_Prog(); 					//�������е����(������ʾ���)
 80044ee:	f7ff fc9b 	bl	8003e28 <Out_Prog>
					bTime.Time_10ms = 0;
 80044f2:	4a14      	ldr	r2, [pc, #80]	; (8004544 <test_mode+0x4c0>)
 80044f4:	7813      	ldrb	r3, [r2, #0]
 80044f6:	f36f 0300 	bfc	r3, #0, #1
 80044fa:	7013      	strb	r3, [r2, #0]
					if((++testno % 10) == 0)
 80044fc:	7dbb      	ldrb	r3, [r7, #22]
 80044fe:	3301      	adds	r3, #1
 8004500:	75bb      	strb	r3, [r7, #22]
 8004502:	7dba      	ldrb	r2, [r7, #22]
 8004504:	4b10      	ldr	r3, [pc, #64]	; (8004548 <test_mode+0x4c4>)
 8004506:	fba3 1302 	umull	r1, r3, r3, r2
 800450a:	08d9      	lsrs	r1, r3, #3
 800450c:	460b      	mov	r3, r1
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	440b      	add	r3, r1
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	f47f ae07 	bne.w	800412c <test_mode+0xa8>
						{
							pBuf[0] = 0xA0;
 800451e:	23a0      	movs	r3, #160	; 0xa0
 8004520:	703b      	strb	r3, [r7, #0]
							pBuf[1]++;
 8004522:	787b      	ldrb	r3, [r7, #1]
 8004524:	3301      	adds	r3, #1
 8004526:	b2db      	uxtb	r3, r3
 8004528:	707b      	strb	r3, [r7, #1]
			if (!heartbeat)
 800452a:	e5ff      	b.n	800412c <test_mode+0xa8>
 800452c:	200003f9 	.word	0x200003f9
 8004530:	20000338 	.word	0x20000338
 8004534:	20000278 	.word	0x20000278
 8004538:	20000271 	.word	0x20000271
 800453c:	20000287 	.word	0x20000287
 8004540:	2000032c 	.word	0x2000032c
 8004544:	2000056c 	.word	0x2000056c
 8004548:	cccccccd 	.word	0xcccccccd

0800454c <UART_SendBuf>:

#define	_DISPLAY_C_
#include	"AllHeader.h"


void UART_SendBuf(uint8_t* pBuf, uint8_t len){
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	70fb      	strb	r3, [r7, #3]
//		-- uart_send_len;
//		bFunc.uart_send_busy = true;
//	}
//	PIE1bits.TXIE		= 1;
//	INTCONbits.GIEL	= 1;
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	bc80      	pop	{r7}
 8004560:	4770      	bx	lr
	...

08004564 <Display_device>:

void Display_device(void){
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
	uint8_t i, checksum;

	checksum = 0;
 800456a:	2300      	movs	r3, #0
 800456c:	71bb      	strb	r3, [r7, #6]
	mDisp_buf[0] = 0xB0;	
 800456e:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <Display_device+0x44>)
 8004570:	22b0      	movs	r2, #176	; 0xb0
 8004572:	701a      	strb	r2, [r3, #0]
	for (i=0; i<4; ++i)
 8004574:	2300      	movs	r3, #0
 8004576:	71fb      	strb	r3, [r7, #7]
 8004578:	e008      	b.n	800458c <Display_device+0x28>
		checksum += mDisp_buf[i];
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	4a0a      	ldr	r2, [pc, #40]	; (80045a8 <Display_device+0x44>)
 800457e:	5cd2      	ldrb	r2, [r2, r3]
 8004580:	79bb      	ldrb	r3, [r7, #6]
 8004582:	4413      	add	r3, r2
 8004584:	71bb      	strb	r3, [r7, #6]
	for (i=0; i<4; ++i)
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	3301      	adds	r3, #1
 800458a:	71fb      	strb	r3, [r7, #7]
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	2b03      	cmp	r3, #3
 8004590:	d9f3      	bls.n	800457a <Display_device+0x16>
	mDisp_buf[4] = checksum;
 8004592:	4a05      	ldr	r2, [pc, #20]	; (80045a8 <Display_device+0x44>)
 8004594:	79bb      	ldrb	r3, [r7, #6]
 8004596:	7113      	strb	r3, [r2, #4]

	UART_SendBuf(mDisp_buf, 5);
 8004598:	2105      	movs	r1, #5
 800459a:	4803      	ldr	r0, [pc, #12]	; (80045a8 <Display_device+0x44>)
 800459c:	f7ff ffd6 	bl	800454c <UART_SendBuf>
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20000548 	.word	0x20000548

080045ac <Arrow_Status>:

void Arrow_Status(void){
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
	uint8_t buf[5], checksum = 0, i;
 80045b2:	2300      	movs	r3, #0
 80045b4:	71fb      	strb	r3, [r7, #7]

	buf[0] = 0xA0;
 80045b6:	23a0      	movs	r3, #160	; 0xa0
 80045b8:	703b      	strb	r3, [r7, #0]
	buf[1] = display[BUF_MESSAGE];
 80045ba:	4b17      	ldr	r3, [pc, #92]	; (8004618 <Arrow_Status+0x6c>)
 80045bc:	78db      	ldrb	r3, [r3, #3]
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	707b      	strb	r3, [r7, #1]
	buf[2] = 0;
 80045c2:	2300      	movs	r3, #0
 80045c4:	70bb      	strb	r3, [r7, #2]
	buf[3] = mArrow_State % 3;
 80045c6:	4b15      	ldr	r3, [pc, #84]	; (800461c <Arrow_Status+0x70>)
 80045c8:	781a      	ldrb	r2, [r3, #0]
 80045ca:	4b15      	ldr	r3, [pc, #84]	; (8004620 <Arrow_Status+0x74>)
 80045cc:	fba3 1302 	umull	r1, r3, r3, r2
 80045d0:	0859      	lsrs	r1, r3, #1
 80045d2:	460b      	mov	r3, r1
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	440b      	add	r3, r1
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	70fb      	strb	r3, [r7, #3]
	for(i=0; i<4; i++)
 80045de:	2300      	movs	r3, #0
 80045e0:	71bb      	strb	r3, [r7, #6]
 80045e2:	e00b      	b.n	80045fc <Arrow_Status+0x50>
		checksum += buf[i];
 80045e4:	79bb      	ldrb	r3, [r7, #6]
 80045e6:	f107 0208 	add.w	r2, r7, #8
 80045ea:	4413      	add	r3, r2
 80045ec:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	4413      	add	r3, r2
 80045f4:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<4; i++)
 80045f6:	79bb      	ldrb	r3, [r7, #6]
 80045f8:	3301      	adds	r3, #1
 80045fa:	71bb      	strb	r3, [r7, #6]
 80045fc:	79bb      	ldrb	r3, [r7, #6]
 80045fe:	2b03      	cmp	r3, #3
 8004600:	d9f0      	bls.n	80045e4 <Arrow_Status+0x38>
	buf[4] = checksum;
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	713b      	strb	r3, [r7, #4]
	UART_SendBuf(buf, 5);
 8004606:	463b      	mov	r3, r7
 8004608:	2105      	movs	r1, #5
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff ff9e 	bl	800454c <UART_SendBuf>
}
 8004610:	bf00      	nop
 8004612:	3708      	adds	r7, #8
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	20000544 	.word	0x20000544
 800461c:	20000550 	.word	0x20000550
 8004620:	aaaaaaab 	.word	0xaaaaaaab

08004624 <Flash_Unlock>:
{
	HAL_FLASH_Lock();
}

void Flash_Unlock()
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8004628:	f002 fdd6 	bl	80071d8 <HAL_FLASH_Unlock>
}
 800462c:	bf00      	nop
 800462e:	bd80      	pop	{r7, pc}

08004630 <Flash_Erase>:

void Flash_Erase(uint32_t addr)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  while((FLASH->SR&FLASH_SR_BSY));
 8004638:	bf00      	nop
 800463a:	4b16      	ldr	r3, [pc, #88]	; (8004694 <Flash_Erase+0x64>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1f9      	bne.n	800463a <Flash_Erase+0xa>
  FLASH->CR |= FLASH_CR_PER; //Page Erase Set
 8004646:	4b13      	ldr	r3, [pc, #76]	; (8004694 <Flash_Erase+0x64>)
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	4a12      	ldr	r2, [pc, #72]	; (8004694 <Flash_Erase+0x64>)
 800464c:	f043 0302 	orr.w	r3, r3, #2
 8004650:	6113      	str	r3, [r2, #16]
  FLASH->AR = addr; //Page Address
 8004652:	4a10      	ldr	r2, [pc, #64]	; (8004694 <Flash_Erase+0x64>)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6153      	str	r3, [r2, #20]
  FLASH->CR |= FLASH_CR_STRT; //Start Page Erase
 8004658:	4b0e      	ldr	r3, [pc, #56]	; (8004694 <Flash_Erase+0x64>)
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	4a0d      	ldr	r2, [pc, #52]	; (8004694 <Flash_Erase+0x64>)
 800465e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004662:	6113      	str	r3, [r2, #16]
  while((FLASH->SR&FLASH_SR_BSY));
 8004664:	bf00      	nop
 8004666:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <Flash_Erase+0x64>)
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f9      	bne.n	8004666 <Flash_Erase+0x36>
	FLASH->CR &= ~FLASH_SR_BSY;
 8004672:	4b08      	ldr	r3, [pc, #32]	; (8004694 <Flash_Erase+0x64>)
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	4a07      	ldr	r2, [pc, #28]	; (8004694 <Flash_Erase+0x64>)
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	6113      	str	r3, [r2, #16]
  FLASH->CR &= ~FLASH_CR_PER; //Page Erase Clear
 800467e:	4b05      	ldr	r3, [pc, #20]	; (8004694 <Flash_Erase+0x64>)
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	4a04      	ldr	r2, [pc, #16]	; (8004694 <Flash_Erase+0x64>)
 8004684:	f023 0302 	bic.w	r3, r3, #2
 8004688:	6113      	str	r3, [r2, #16]
}
 800468a:	bf00      	nop
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr
 8004694:	40022000 	.word	0x40022000

08004698 <Flash_Read_Int>:
	FLASH->CR &= ~FLASH_CR_PG;
	Flash_Lock();
}

uint16_t Flash_Read_Int(uint32_t addr)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	uint16_t* val = (uint16_t *)addr;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	60fb      	str	r3, [r7, #12]
	return *val;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	881b      	ldrh	r3, [r3, #0]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr
	...

080046b4 <Flash_Write_Bytes>:
  FLASH->CR &= ~FLASH_CR_PG;
  FLASH->CR |= FLASH_CR_LOCK;
}

void Flash_Write_Bytes(uint32_t addr, uint8_t* data,uint16_t len)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	4613      	mov	r3, r2
 80046c0:	80fb      	strh	r3, [r7, #6]
  Flash_Unlock();
 80046c2:	f7ff ffaf 	bl	8004624 <Flash_Unlock>
  Flash_Erase(addr);
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f7ff ffb2 	bl	8004630 <Flash_Erase>
  FLASH->CR |= FLASH_CR_PG;
 80046cc:	4b1c      	ldr	r3, [pc, #112]	; (8004740 <Flash_Write_Bytes+0x8c>)
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	4a1b      	ldr	r2, [pc, #108]	; (8004740 <Flash_Write_Bytes+0x8c>)
 80046d2:	f043 0301 	orr.w	r3, r3, #1
 80046d6:	6113      	str	r3, [r2, #16]
	uint16_t var = 0;
 80046d8:	2300      	movs	r3, #0
 80046da:	827b      	strh	r3, [r7, #18]

  for(int i=0; i<len; i++)
 80046dc:	2300      	movs	r3, #0
 80046de:	617b      	str	r3, [r7, #20]
 80046e0:	e012      	b.n	8004708 <Flash_Write_Bytes+0x54>
  {
	  var = (uint16_t)data[i];
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	4413      	add	r3, r2
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	827b      	strh	r3, [r7, #18]
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, (addr + i*2), var);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	461a      	mov	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	18d1      	adds	r1, r2, r3
 80046f6:	8a7a      	ldrh	r2, [r7, #18]
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	2001      	movs	r0, #1
 80046fe:	f002 fcfb 	bl	80070f8 <HAL_FLASH_Program>
  for(int i=0; i<len; i++)
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	3301      	adds	r3, #1
 8004706:	617b      	str	r3, [r7, #20]
 8004708:	88fb      	ldrh	r3, [r7, #6]
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	429a      	cmp	r2, r3
 800470e:	dbe8      	blt.n	80046e2 <Flash_Write_Bytes+0x2e>
//    while(FLASH->SR &  FLASH_SR_BSY)
//    {}
//
//    *(__IO uint16_t*)(addr + i*2) = var;
  }
	while((FLASH->SR&FLASH_SR_BSY)){};
 8004710:	bf00      	nop
 8004712:	4b0b      	ldr	r3, [pc, #44]	; (8004740 <Flash_Write_Bytes+0x8c>)
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f9      	bne.n	8004712 <Flash_Write_Bytes+0x5e>
  FLASH->CR &= ~FLASH_CR_PG;
 800471e:	4b08      	ldr	r3, [pc, #32]	; (8004740 <Flash_Write_Bytes+0x8c>)
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	4a07      	ldr	r2, [pc, #28]	; (8004740 <Flash_Write_Bytes+0x8c>)
 8004724:	f023 0301 	bic.w	r3, r3, #1
 8004728:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_LOCK;
 800472a:	4b05      	ldr	r3, [pc, #20]	; (8004740 <Flash_Write_Bytes+0x8c>)
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	4a04      	ldr	r2, [pc, #16]	; (8004740 <Flash_Write_Bytes+0x8c>)
 8004730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004734:	6113      	str	r3, [r2, #16]
}
 8004736:	bf00      	nop
 8004738:	3718      	adds	r7, #24
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	40022000 	.word	0x40022000

08004744 <Flash_Read_Bytes>:
void Flash_Read_Bytes(uint8_t* dataOut, uint32_t addr1, uint16_t len)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	4613      	mov	r3, r2
 8004750:	80fb      	strh	r3, [r7, #6]

	for(int i = 0; i < len; i++)
 8004752:	2300      	movs	r3, #0
 8004754:	617b      	str	r3, [r7, #20]
 8004756:	e011      	b.n	800477c <Flash_Read_Bytes+0x38>
	{
		dataOut[i] = Flash_Read_Int(addr1 + (uint32_t)(i*2));
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	461a      	mov	r2, r3
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	4413      	add	r3, r2
 8004762:	4618      	mov	r0, r3
 8004764:	f7ff ff98 	bl	8004698 <Flash_Read_Int>
 8004768:	4603      	mov	r3, r0
 800476a:	4619      	mov	r1, r3
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	4413      	add	r3, r2
 8004772:	b2ca      	uxtb	r2, r1
 8004774:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < len; i++)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	3301      	adds	r3, #1
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	88fb      	ldrh	r3, [r7, #6]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	429a      	cmp	r2, r3
 8004782:	dbe9      	blt.n	8004758 <Flash_Read_Bytes+0x14>
	}
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <HAL_TIM_PeriodElapsedCallback>:
uint8_t Callstatus_old[8] = {0,0,0,0,0,0,0,0};
uint8_t Arrow_state;
extern _Message User_Message ;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	73fb      	strb	r3, [r7, #15]

	static uint32_t time0_cnt = 0;
	static uint32_t reloadtime =0;
	if(htim->Instance == htim1.Instance)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4b87      	ldr	r3, [pc, #540]	; (80049c0 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d161      	bne.n	800486c <HAL_TIM_PeriodElapsedCallback+0xdc>
	{
		bTime.Time_10ms = 1;
 80047a8:	4a86      	ldr	r2, [pc, #536]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80047aa:	7813      	ldrb	r3, [r2, #0]
 80047ac:	f043 0301 	orr.w	r3, r3, #1
 80047b0:	7013      	strb	r3, [r2, #0]
		time1_cnt++;
 80047b2:	4b85      	ldr	r3, [pc, #532]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	3301      	adds	r3, #1
 80047b8:	4a83      	ldr	r2, [pc, #524]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80047ba:	6013      	str	r3, [r2, #0]
		time10ms = HAL_GetTick() - reloadtime;
 80047bc:	f001 fd08 	bl	80061d0 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	4b82      	ldr	r3, [pc, #520]	; (80049cc <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	4a81      	ldr	r2, [pc, #516]	; (80049d0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80047ca:	6013      	str	r3, [r2, #0]
		reloadtime = HAL_GetTick();
 80047cc:	f001 fd00 	bl	80061d0 <HAL_GetTick>
 80047d0:	4603      	mov	r3, r0
 80047d2:	4a7e      	ldr	r2, [pc, #504]	; (80049cc <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80047d4:	6013      	str	r3, [r2, #0]
		Keytimout --;
 80047d6:	4b7f      	ldr	r3, [pc, #508]	; (80049d4 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3b01      	subs	r3, #1
 80047dc:	4a7d      	ldr	r2, [pc, #500]	; (80049d4 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80047de:	6013      	str	r3, [r2, #0]
		LedOfftimout --;
 80047e0:	4b7d      	ldr	r3, [pc, #500]	; (80049d8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	4a7c      	ldr	r2, [pc, #496]	; (80049d8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80047e8:	6013      	str	r3, [r2, #0]
		if((time1_cnt % 10) == 0)
 80047ea:	4b77      	ldr	r3, [pc, #476]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80047ec:	6819      	ldr	r1, [r3, #0]
 80047ee:	4b7b      	ldr	r3, [pc, #492]	; (80049dc <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80047f0:	fba3 2301 	umull	r2, r3, r3, r1
 80047f4:	08da      	lsrs	r2, r3, #3
 80047f6:	4613      	mov	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4413      	add	r3, r2
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	1aca      	subs	r2, r1, r3
 8004800:	2a00      	cmp	r2, #0
 8004802:	d120      	bne.n	8004846 <HAL_TIM_PeriodElapsedCallback+0xb6>
			{//100ms
				bTime.Time_100ms = 1;
 8004804:	4a6f      	ldr	r2, [pc, #444]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004806:	7813      	ldrb	r3, [r2, #0]
 8004808:	f043 0302 	orr.w	r3, r3, #2
 800480c:	7013      	strb	r3, [r2, #0]
				if (bBusOffTimer)
 800480e:	4b74      	ldr	r3, [pc, #464]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d006      	beq.n	8004824 <HAL_TIM_PeriodElapsedCallback+0x94>
					-- bBusOffTimer;
 8004816:	4b72      	ldr	r3, [pc, #456]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	3b01      	subs	r3, #1
 800481c:	b2da      	uxtb	r2, r3
 800481e:	4b70      	ldr	r3, [pc, #448]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8004820:	701a      	strb	r2, [r3, #0]
 8004822:	e010      	b.n	8004846 <HAL_TIM_PeriodElapsedCallback+0xb6>
				else
					{
						if(bFunc.buz_set_id)
 8004824:	4b6f      	ldr	r3, [pc, #444]	; (80049e4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d009      	beq.n	8004846 <HAL_TIM_PeriodElapsedCallback+0xb6>
							{
								Disable_BUZ();
 8004832:	2200      	movs	r2, #0
 8004834:	2101      	movs	r1, #1
 8004836:	486c      	ldr	r0, [pc, #432]	; (80049e8 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8004838:	f002 ff41 	bl	80076be <HAL_GPIO_WritePin>
								bFunc.buz_set_id = 0;
 800483c:	4a69      	ldr	r2, [pc, #420]	; (80049e4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800483e:	7813      	ldrb	r3, [r2, #0]
 8004840:	f36f 0300 	bfc	r3, #0, #1
 8004844:	7013      	strb	r3, [r2, #0]
							}
					}
			}
		if((time1_cnt % 200) == 0)
 8004846:	4b60      	ldr	r3, [pc, #384]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	4b68      	ldr	r3, [pc, #416]	; (80049ec <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800484c:	fba3 1302 	umull	r1, r3, r3, r2
 8004850:	099b      	lsrs	r3, r3, #6
 8004852:	21c8      	movs	r1, #200	; 0xc8
 8004854:	fb01 f303 	mul.w	r3, r1, r3
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	f040 8123 	bne.w	8004aa6 <HAL_TIM_PeriodElapsedCallback+0x316>
			bTime.Time_2s = 1;
 8004860:	4a58      	ldr	r2, [pc, #352]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004862:	7813      	ldrb	r3, [r2, #0]
 8004864:	f043 0308 	orr.w	r3, r3, #8
 8004868:	7013      	strb	r3, [r2, #0]
										}
								}
						}

	}
}
 800486a:	e11c      	b.n	8004aa6 <HAL_TIM_PeriodElapsedCallback+0x316>
	else if(htim->Instance == htim2.Instance)  // 500ms
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	4b5f      	ldr	r3, [pc, #380]	; (80049f0 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	f040 8116 	bne.w	8004aa6 <HAL_TIM_PeriodElapsedCallback+0x316>
					bTime.Time_500ms = true;
 800487a:	4a52      	ldr	r2, [pc, #328]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800487c:	7813      	ldrb	r3, [r2, #0]
 800487e:	f043 0304 	orr.w	r3, r3, #4
 8004882:	7013      	strb	r3, [r2, #0]
					bTime.flash_floor_500ms = true;
 8004884:	4a4f      	ldr	r2, [pc, #316]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004886:	7813      	ldrb	r3, [r2, #0]
 8004888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800488c:	7013      	strb	r3, [r2, #0]
					time0_cnt++;
 800488e:	4b59      	ldr	r3, [pc, #356]	; (80049f4 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	3301      	adds	r3, #1
 8004894:	4a57      	ldr	r2, [pc, #348]	; (80049f4 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004896:	6013      	str	r3, [r2, #0]
					if (!nmtstate)						// only during Boot up
 8004898:	4b57      	ldr	r3, [pc, #348]	; (80049f8 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10b      	bne.n	80048b8 <HAL_TIM_PeriodElapsedCallback+0x128>
							if (nmtwait)					// waiting time for first heartbeat
 80048a0:	4b56      	ldr	r3, [pc, #344]	; (80049fc <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d006      	beq.n	80048b8 <HAL_TIM_PeriodElapsedCallback+0x128>
								nmtwait--;
 80048aa:	4b54      	ldr	r3, [pc, #336]	; (80049fc <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	4b51      	ldr	r3, [pc, #324]	; (80049fc <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80048b6:	701a      	strb	r2, [r3, #0]
					if (heartbeat)						// decrement heartbeat timer
 80048b8:	4b51      	ldr	r3, [pc, #324]	; (8004a00 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d005      	beq.n	80048cc <HAL_TIM_PeriodElapsedCallback+0x13c>
						heartbeat--;
 80048c0:	4b4f      	ldr	r3, [pc, #316]	; (8004a00 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	3b01      	subs	r3, #1
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	4b4d      	ldr	r3, [pc, #308]	; (8004a00 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80048ca:	701a      	strb	r2, [r3, #0]
					if (sdo_timer)			// check for SDO transfer time out
 80048cc:	4b4d      	ldr	r3, [pc, #308]	; (8004a04 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <HAL_TIM_PeriodElapsedCallback+0x150>
						sdo_timer--;
 80048d4:	4b4b      	ldr	r3, [pc, #300]	; (8004a04 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	3b01      	subs	r3, #1
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	4b49      	ldr	r3, [pc, #292]	; (8004a04 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80048de:	701a      	strb	r2, [r3, #0]
					if (hsetime)
 80048e0:	4b49      	ldr	r3, [pc, #292]	; (8004a08 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d010      	beq.n	800490c <HAL_TIM_PeriodElapsedCallback+0x17c>
							hsetime--;
 80048ea:	4b47      	ldr	r3, [pc, #284]	; (8004a08 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	4b44      	ldr	r3, [pc, #272]	; (8004a08 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80048f6:	701a      	strb	r2, [r3, #0]
							if (!hsetime) 		// HSE heartbeat time out
 80048f8:	4b43      	ldr	r3, [pc, #268]	; (8004a08 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d104      	bne.n	800490c <HAL_TIM_PeriodElapsedCallback+0x17c>
								bFunc.hsecheck = true; 	// HSE check necessary
 8004902:	4a38      	ldr	r2, [pc, #224]	; (80049e4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8004904:	7813      	ldrb	r3, [r2, #0]
 8004906:	f043 0320 	orr.w	r3, r3, #32
 800490a:	7013      	strb	r3, [r2, #0]
					if((time0_cnt % 10) == 0)
 800490c:	4b39      	ldr	r3, [pc, #228]	; (80049f4 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800490e:	6819      	ldr	r1, [r3, #0]
 8004910:	4b32      	ldr	r3, [pc, #200]	; (80049dc <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8004912:	fba3 2301 	umull	r2, r3, r3, r1
 8004916:	08da      	lsrs	r2, r3, #3
 8004918:	4613      	mov	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	4413      	add	r3, r2
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	1aca      	subs	r2, r1, r3
 8004922:	2a00      	cmp	r2, #0
 8004924:	d114      	bne.n	8004950 <HAL_TIM_PeriodElapsedCallback+0x1c0>
						bTime.Time_5s = 1;
 8004926:	4a27      	ldr	r2, [pc, #156]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004928:	7813      	ldrb	r3, [r2, #0]
 800492a:	f043 0310 	orr.w	r3, r3, #16
 800492e:	7013      	strb	r3, [r2, #0]
						if((time0_cnt % 20) == 0)
 8004930:	4b30      	ldr	r3, [pc, #192]	; (80049f4 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8004932:	6819      	ldr	r1, [r3, #0]
 8004934:	4b29      	ldr	r3, [pc, #164]	; (80049dc <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8004936:	fba3 2301 	umull	r2, r3, r3, r1
 800493a:	091a      	lsrs	r2, r3, #4
 800493c:	4613      	mov	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	1aca      	subs	r2, r1, r3
 8004946:	2a00      	cmp	r2, #0
 8004948:	d102      	bne.n	8004950 <HAL_TIM_PeriodElapsedCallback+0x1c0>
							Time10s = 1;
 800494a:	4b30      	ldr	r3, [pc, #192]	; (8004a0c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800494c:	2201      	movs	r2, #1
 800494e:	701a      	strb	r2, [r3, #0]
					if(att_alarm_timer)
 8004950:	4b2f      	ldr	r3, [pc, #188]	; (8004a10 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d026      	beq.n	80049a6 <HAL_TIM_PeriodElapsedCallback+0x216>
							--att_alarm_timer;
 8004958:	4b2d      	ldr	r3, [pc, #180]	; (8004a10 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	3b01      	subs	r3, #1
 800495e:	b2da      	uxtb	r2, r3
 8004960:	4b2b      	ldr	r3, [pc, #172]	; (8004a10 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004962:	701a      	strb	r2, [r3, #0]
							if(!att_alarm_timer)
 8004964:	4b2a      	ldr	r3, [pc, #168]	; (8004a10 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d11c      	bne.n	80049a6 <HAL_TIM_PeriodElapsedCallback+0x216>
									if(bTime.Time_alarm_fg)
 800496c:	4b15      	ldr	r3, [pc, #84]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d006      	beq.n	8004988 <HAL_TIM_PeriodElapsedCallback+0x1f8>
										buzzer &= ~BUZ_WORKING;
 800497a:	4b26      	ldr	r3, [pc, #152]	; (8004a14 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	f023 0301 	bic.w	r3, r3, #1
 8004982:	b2da      	uxtb	r2, r3
 8004984:	4b23      	ldr	r3, [pc, #140]	; (8004a14 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8004986:	701a      	strb	r2, [r3, #0]
									bFunc.buz_state = !bFunc.buz_state;
 8004988:	4b16      	ldr	r3, [pc, #88]	; (80049e4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	bf0c      	ite	eq
 8004996:	2301      	moveq	r3, #1
 8004998:	2300      	movne	r3, #0
 800499a:	b2d9      	uxtb	r1, r3
 800499c:	4a11      	ldr	r2, [pc, #68]	; (80049e4 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800499e:	7813      	ldrb	r3, [r2, #0]
 80049a0:	f361 0341 	bfi	r3, r1, #1, #1
 80049a4:	7013      	strb	r3, [r2, #0]
					if(buz_alarm_totaltimer)
 80049a6:	4b1c      	ldr	r3, [pc, #112]	; (8004a18 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d005      	beq.n	80049ba <HAL_TIM_PeriodElapsedCallback+0x22a>
						--buz_alarm_totaltimer;
 80049ae:	4b1a      	ldr	r3, [pc, #104]	; (8004a18 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	4b18      	ldr	r3, [pc, #96]	; (8004a18 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80049b8:	701a      	strb	r2, [r3, #0]
					for (i = 0; i < mInOut_Number; i++)
 80049ba:	2300      	movs	r3, #0
 80049bc:	73fb      	strb	r3, [r7, #15]
 80049be:	e06d      	b.n	8004a9c <HAL_TIM_PeriodElapsedCallback+0x30c>
 80049c0:	20000a74 	.word	0x20000a74
 80049c4:	2000056c 	.word	0x2000056c
 80049c8:	20000304 	.word	0x20000304
 80049cc:	20000318 	.word	0x20000318
 80049d0:	20000a6c 	.word	0x20000a6c
 80049d4:	20000188 	.word	0x20000188
 80049d8:	2000018c 	.word	0x2000018c
 80049dc:	cccccccd 	.word	0xcccccccd
 80049e0:	20000283 	.word	0x20000283
 80049e4:	20000af0 	.word	0x20000af0
 80049e8:	40010800 	.word	0x40010800
 80049ec:	51eb851f 	.word	0x51eb851f
 80049f0:	20000af4 	.word	0x20000af4
 80049f4:	2000031c 	.word	0x2000031c
 80049f8:	20000a70 	.word	0x20000a70
 80049fc:	20000ad1 	.word	0x20000ad1
 8004a00:	20000b84 	.word	0x20000b84
 8004a04:	20000275 	.word	0x20000275
 8004a08:	20000a64 	.word	0x20000a64
 8004a0c:	200001a0 	.word	0x200001a0
 8004a10:	20000284 	.word	0x20000284
 8004a14:	20000271 	.word	0x20000271
 8004a18:	20000286 	.word	0x20000286
							if (outpar [i][IO_BASIC_FUNC] == ARRIVAL_INDICATION)
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	4a24      	ldr	r2, [pc, #144]	; (8004ab0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8004a20:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8004a24:	2b44      	cmp	r3, #68	; 0x44
 8004a26:	d136      	bne.n	8004a96 <HAL_TIM_PeriodElapsedCallback+0x306>
							if (outpar [i][IO_ACK])
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
 8004a2a:	4a21      	ldr	r2, [pc, #132]	; (8004ab0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	4413      	add	r3, r2
 8004a30:	79db      	ldrb	r3, [r3, #7]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d02f      	beq.n	8004a96 <HAL_TIM_PeriodElapsedCallback+0x306>
									outpar [i][IO_ACK]--; 			//decrement time counter
 8004a36:	7bfa      	ldrb	r2, [r7, #15]
 8004a38:	491d      	ldr	r1, [pc, #116]	; (8004ab0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8004a3a:	00d3      	lsls	r3, r2, #3
 8004a3c:	440b      	add	r3, r1
 8004a3e:	79db      	ldrb	r3, [r3, #7]
 8004a40:	3b01      	subs	r3, #1
 8004a42:	b2d8      	uxtb	r0, r3
 8004a44:	491a      	ldr	r1, [pc, #104]	; (8004ab0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8004a46:	00d3      	lsls	r3, r2, #3
 8004a48:	440b      	add	r3, r1
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	71da      	strb	r2, [r3, #7]
									if (!outpar [i][IO_ACK])		//time out
 8004a4e:	7bfb      	ldrb	r3, [r7, #15]
 8004a50:	4a17      	ldr	r2, [pc, #92]	; (8004ab0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	4413      	add	r3, r2
 8004a56:	79db      	ldrb	r3, [r3, #7]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d11c      	bne.n	8004a96 <HAL_TIM_PeriodElapsedCallback+0x306>
											bit_reset (out[i/8], i % 8);			// switch off output
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
 8004a5e:	08db      	lsrs	r3, r3, #3
 8004a60:	b2d8      	uxtb	r0, r3
 8004a62:	4602      	mov	r2, r0
 8004a64:	4b13      	ldr	r3, [pc, #76]	; (8004ab4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004a66:	5c9b      	ldrb	r3, [r3, r2]
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	b25a      	sxtb	r2, r3
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	2101      	movs	r1, #1
 8004a74:	fa01 f303 	lsl.w	r3, r1, r3
 8004a78:	b25b      	sxtb	r3, r3
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	b25b      	sxtb	r3, r3
 8004a7e:	4013      	ands	r3, r2
 8004a80:	b25b      	sxtb	r3, r3
 8004a82:	4602      	mov	r2, r0
 8004a84:	b2d9      	uxtb	r1, r3
 8004a86:	4b0b      	ldr	r3, [pc, #44]	; (8004ab4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004a88:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	4a08      	ldr	r2, [pc, #32]	; (8004ab0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	4413      	add	r3, r2
 8004a92:	2200      	movs	r2, #0
 8004a94:	715a      	strb	r2, [r3, #5]
					for (i = 0; i < mInOut_Number; i++)
 8004a96:	7bfb      	ldrb	r3, [r7, #15]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	73fb      	strb	r3, [r7, #15]
 8004a9c:	4b06      	ldr	r3, [pc, #24]	; (8004ab8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	7bfa      	ldrb	r2, [r7, #15]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d3ba      	bcc.n	8004a1c <HAL_TIM_PeriodElapsedCallback+0x28c>
}
 8004aa6:	bf00      	nop
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	200007ec 	.word	0x200007ec
 8004ab4:	20000278 	.word	0x20000278
 8004ab8:	20000184 	.word	0x20000184

08004abc <check_hse>:
void check_hse (uint8_t mode){
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	71fb      	strb	r3, [r7, #7]
	uint8_t help;
	uint8_t i;

	help = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	73fb      	strb	r3, [r7, #15]
	if (!hsetime)								/* 5s no heartbeat from HSE				*/
 8004aca:	4b69      	ldr	r3, [pc, #420]	; (8004c70 <check_hse+0x1b4>)
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d122      	bne.n	8004b1a <check_hse+0x5e>
		{
			help = 1;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	73fb      	strb	r3, [r7, #15]
			hsetime  = HSETIME;						/* restart HSE heartbeat timer			*/
 8004ad8:	4b65      	ldr	r3, [pc, #404]	; (8004c70 <check_hse+0x1b4>)
 8004ada:	2214      	movs	r2, #20
 8004adc:	701a      	strb	r2, [r3, #0]
			display[BUF_TEN] = 'N';			//A_BETR;
 8004ade:	4b65      	ldr	r3, [pc, #404]	; (8004c74 <check_hse+0x1b8>)
 8004ae0:	224e      	movs	r2, #78	; 0x4e
 8004ae2:	701a      	strb	r2, [r3, #0]
			display[BUF_UNIT] = 'C';		//A_BETR;
 8004ae4:	4b63      	ldr	r3, [pc, #396]	; (8004c74 <check_hse+0x1b8>)
 8004ae6:	2243      	movs	r2, #67	; 0x43
 8004ae8:	705a      	strb	r2, [r3, #1]
			display[BUF_ARROW] = 0;
 8004aea:	4b62      	ldr	r3, [pc, #392]	; (8004c74 <check_hse+0x1b8>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	709a      	strb	r2, [r3, #2]
			display[BUF_MESSAGE] = 0;
 8004af0:	4b60      	ldr	r3, [pc, #384]	; (8004c74 <check_hse+0x1b8>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	70da      	strb	r2, [r3, #3]
			hse_heartbeat = 0;
 8004af6:	4b60      	ldr	r3, [pc, #384]	; (8004c78 <check_hse+0x1bc>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	701a      	strb	r2, [r3, #0]
			mDisp_buf[BUF_TEN + 1] = display[BUF_TEN];
 8004afc:	4b5d      	ldr	r3, [pc, #372]	; (8004c74 <check_hse+0x1b8>)
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	4b5e      	ldr	r3, [pc, #376]	; (8004c7c <check_hse+0x1c0>)
 8004b04:	705a      	strb	r2, [r3, #1]
			mDisp_buf[BUF_UNIT + 1] = display[BUF_UNIT];
 8004b06:	4b5b      	ldr	r3, [pc, #364]	; (8004c74 <check_hse+0x1b8>)
 8004b08:	785b      	ldrb	r3, [r3, #1]
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	4b5b      	ldr	r3, [pc, #364]	; (8004c7c <check_hse+0x1c0>)
 8004b0e:	709a      	strb	r2, [r3, #2]
			mDisp_buf[BUF_ARROW + 1] = display[BUF_ARROW];
 8004b10:	4b58      	ldr	r3, [pc, #352]	; (8004c74 <check_hse+0x1b8>)
 8004b12:	789b      	ldrb	r3, [r3, #2]
 8004b14:	b2da      	uxtb	r2, r3
 8004b16:	4b59      	ldr	r3, [pc, #356]	; (8004c7c <check_hse+0x1c0>)
 8004b18:	70da      	strb	r2, [r3, #3]
		}

	if (help && mode)											/* one or more HSE not available		*/
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80a2 	beq.w	8004c66 <check_hse+0x1aa>
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 809e 	beq.w	8004c66 <check_hse+0x1aa>
		{
			for (i = 0; i < mInOut_Number; i++)					/* check all call indications			*/
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	73bb      	strb	r3, [r7, #14]
 8004b2e:	e094      	b.n	8004c5a <check_hse+0x19e>
				{
					if (check_for_call (outpar [i][IO_BASIC_FUNC]))
 8004b30:	7bbb      	ldrb	r3, [r7, #14]
 8004b32:	4a53      	ldr	r2, [pc, #332]	; (8004c80 <check_hse+0x1c4>)
 8004b34:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7fc ff17 	bl	800196c <check_for_call>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d037      	beq.n	8004bb4 <check_hse+0xf8>
						{											/* output is call acknowledgement		*/
				  		outpar [i][IO_ACK] &= ~help;
 8004b44:	7bbb      	ldrb	r3, [r7, #14]
 8004b46:	4a4e      	ldr	r2, [pc, #312]	; (8004c80 <check_hse+0x1c4>)
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	4413      	add	r3, r2
 8004b4c:	79db      	ldrb	r3, [r3, #7]
 8004b4e:	b25a      	sxtb	r2, r3
 8004b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b54:	43db      	mvns	r3, r3
 8004b56:	b25b      	sxtb	r3, r3
 8004b58:	4013      	ands	r3, r2
 8004b5a:	b25a      	sxtb	r2, r3
 8004b5c:	7bbb      	ldrb	r3, [r7, #14]
 8004b5e:	b2d1      	uxtb	r1, r2
 8004b60:	4a47      	ldr	r2, [pc, #284]	; (8004c80 <check_hse+0x1c4>)
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	4413      	add	r3, r2
 8004b66:	460a      	mov	r2, r1
 8004b68:	71da      	strb	r2, [r3, #7]
							if (!outpar [i][IO_ACK])				/* all acknowledgements cancelled		*/
 8004b6a:	7bbb      	ldrb	r3, [r7, #14]
 8004b6c:	4a44      	ldr	r2, [pc, #272]	; (8004c80 <check_hse+0x1c4>)
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4413      	add	r3, r2
 8004b72:	79db      	ldrb	r3, [r3, #7]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d16d      	bne.n	8004c54 <check_hse+0x198>
								{
									bit_reset (out[i/8], i%8);					/* clear output							*/
 8004b78:	7bbb      	ldrb	r3, [r7, #14]
 8004b7a:	08db      	lsrs	r3, r3, #3
 8004b7c:	b2d8      	uxtb	r0, r3
 8004b7e:	4602      	mov	r2, r0
 8004b80:	4b40      	ldr	r3, [pc, #256]	; (8004c84 <check_hse+0x1c8>)
 8004b82:	5c9b      	ldrb	r3, [r3, r2]
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	b25a      	sxtb	r2, r3
 8004b88:	7bbb      	ldrb	r3, [r7, #14]
 8004b8a:	f003 0307 	and.w	r3, r3, #7
 8004b8e:	2101      	movs	r1, #1
 8004b90:	fa01 f303 	lsl.w	r3, r1, r3
 8004b94:	b25b      	sxtb	r3, r3
 8004b96:	43db      	mvns	r3, r3
 8004b98:	b25b      	sxtb	r3, r3
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	b25b      	sxtb	r3, r3
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	b2d9      	uxtb	r1, r3
 8004ba2:	4b38      	ldr	r3, [pc, #224]	; (8004c84 <check_hse+0x1c8>)
 8004ba4:	5499      	strb	r1, [r3, r2]
									outpar [i][IO_STATE] = 0;
 8004ba6:	7bbb      	ldrb	r3, [r7, #14]
 8004ba8:	4a35      	ldr	r2, [pc, #212]	; (8004c80 <check_hse+0x1c4>)
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	4413      	add	r3, r2
 8004bae:	2200      	movs	r2, #0
 8004bb0:	715a      	strb	r2, [r3, #5]
 8004bb2:	e04f      	b.n	8004c54 <check_hse+0x198>
								}
						}
					else										/* all other output functions			*/
						{
							if (outpar [i][IO_LIFT] & help)			/* output for this lift					*/
 8004bb4:	7bbb      	ldrb	r3, [r7, #14]
 8004bb6:	4a32      	ldr	r2, [pc, #200]	; (8004c80 <check_hse+0x1c4>)
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	4413      	add	r3, r2
 8004bbc:	789a      	ldrb	r2, [r3, #2]
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d045      	beq.n	8004c54 <check_hse+0x198>
								{
									if ((outpar [i][IO_BASIC_FUNC] == SPECIAL_FUNC) &&
 8004bc8:	7bbb      	ldrb	r3, [r7, #14]
 8004bca:	4a2d      	ldr	r2, [pc, #180]	; (8004c80 <check_hse+0x1c4>)
 8004bcc:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8004bd0:	2b0e      	cmp	r3, #14
 8004bd2:	d122      	bne.n	8004c1a <check_hse+0x15e>
									    (outpar [i][IO_SUB_FUNC]	  == OUT_OF_ORDER))
 8004bd4:	7bbb      	ldrb	r3, [r7, #14]
 8004bd6:	4a2a      	ldr	r2, [pc, #168]	; (8004c80 <check_hse+0x1c4>)
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	4413      	add	r3, r2
 8004bdc:	785b      	ldrb	r3, [r3, #1]
									if ((outpar [i][IO_BASIC_FUNC] == SPECIAL_FUNC) &&
 8004bde:	2b10      	cmp	r3, #16
 8004be0:	d11b      	bne.n	8004c1a <check_hse+0x15e>
										{
											bit_set (out[i/8], i%8);				/* set physical output					*/
 8004be2:	7bbb      	ldrb	r3, [r7, #14]
 8004be4:	08db      	lsrs	r3, r3, #3
 8004be6:	b2d8      	uxtb	r0, r3
 8004be8:	4602      	mov	r2, r0
 8004bea:	4b26      	ldr	r3, [pc, #152]	; (8004c84 <check_hse+0x1c8>)
 8004bec:	5c9b      	ldrb	r3, [r3, r2]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	b25a      	sxtb	r2, r3
 8004bf2:	7bbb      	ldrb	r3, [r7, #14]
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfe:	b25b      	sxtb	r3, r3
 8004c00:	4313      	orrs	r3, r2
 8004c02:	b25b      	sxtb	r3, r3
 8004c04:	4602      	mov	r2, r0
 8004c06:	b2d9      	uxtb	r1, r3
 8004c08:	4b1e      	ldr	r3, [pc, #120]	; (8004c84 <check_hse+0x1c8>)
 8004c0a:	5499      	strb	r1, [r3, r2]
					 						outpar [i][IO_STATE] = 1;
 8004c0c:	7bbb      	ldrb	r3, [r7, #14]
 8004c0e:	4a1c      	ldr	r2, [pc, #112]	; (8004c80 <check_hse+0x1c4>)
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	4413      	add	r3, r2
 8004c14:	2201      	movs	r2, #1
 8004c16:	715a      	strb	r2, [r3, #5]
 8004c18:	e01c      	b.n	8004c54 <check_hse+0x198>
										}
									else
										{
											bit_reset (out[i/8], i%8);				/* reset physical output				*/
 8004c1a:	7bbb      	ldrb	r3, [r7, #14]
 8004c1c:	08db      	lsrs	r3, r3, #3
 8004c1e:	b2d8      	uxtb	r0, r3
 8004c20:	4602      	mov	r2, r0
 8004c22:	4b18      	ldr	r3, [pc, #96]	; (8004c84 <check_hse+0x1c8>)
 8004c24:	5c9b      	ldrb	r3, [r3, r2]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	b25a      	sxtb	r2, r3
 8004c2a:	7bbb      	ldrb	r3, [r7, #14]
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	2101      	movs	r1, #1
 8004c32:	fa01 f303 	lsl.w	r3, r1, r3
 8004c36:	b25b      	sxtb	r3, r3
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	b25b      	sxtb	r3, r3
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	b25b      	sxtb	r3, r3
 8004c40:	4602      	mov	r2, r0
 8004c42:	b2d9      	uxtb	r1, r3
 8004c44:	4b0f      	ldr	r3, [pc, #60]	; (8004c84 <check_hse+0x1c8>)
 8004c46:	5499      	strb	r1, [r3, r2]
											outpar [i][IO_STATE] = 0;
 8004c48:	7bbb      	ldrb	r3, [r7, #14]
 8004c4a:	4a0d      	ldr	r2, [pc, #52]	; (8004c80 <check_hse+0x1c4>)
 8004c4c:	00db      	lsls	r3, r3, #3
 8004c4e:	4413      	add	r3, r2
 8004c50:	2200      	movs	r2, #0
 8004c52:	715a      	strb	r2, [r3, #5]
			for (i = 0; i < mInOut_Number; i++)					/* check all call indications			*/
 8004c54:	7bbb      	ldrb	r3, [r7, #14]
 8004c56:	3301      	adds	r3, #1
 8004c58:	73bb      	strb	r3, [r7, #14]
 8004c5a:	4b0b      	ldr	r3, [pc, #44]	; (8004c88 <check_hse+0x1cc>)
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	7bba      	ldrb	r2, [r7, #14]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	f4ff af65 	bcc.w	8004b30 <check_hse+0x74>
										}
								}
						}
				}
		}
}
 8004c66:	bf00      	nop
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20000a64 	.word	0x20000a64
 8004c74:	20000544 	.word	0x20000544
 8004c78:	20000282 	.word	0x20000282
 8004c7c:	20000548 	.word	0x20000548
 8004c80:	200007ec 	.word	0x200007ec
 8004c84:	20000278 	.word	0x20000278
 8004c88:	20000184 	.word	0x20000184

08004c8c <ClrWdt>:
void ClrWdt (void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
#if ! USER_DEBUG
	HAL_IWDG_Refresh(&hiwdg);
 8004c90:	4803      	ldr	r0, [pc, #12]	; (8004ca0 <ClrWdt+0x14>)
 8004c92:	f002 fd6e 	bl	8007772 <HAL_IWDG_Refresh>
	HAL_WWDG_Refresh(&hwwdg);
 8004c96:	4803      	ldr	r0, [pc, #12]	; (8004ca4 <ClrWdt+0x18>)
 8004c98:	f003 ff6a 	bl	8008b70 <HAL_WWDG_Refresh>
#endif
}
 8004c9c:	bf00      	nop
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	2000058c 	.word	0x2000058c
 8004ca4:	20000abc 	.word	0x20000abc

08004ca8 <Find_target_Floor>:
int Find_target_Floor(int len)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
	if(len ==1)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d107      	bne.n	8004cc6 <Find_target_Floor+0x1e>
	{
		virt_key[1] = virt_key[0];
 8004cb6:	4b1c      	ldr	r3, [pc, #112]	; (8004d28 <Find_target_Floor+0x80>)
 8004cb8:	781a      	ldrb	r2, [r3, #0]
 8004cba:	4b1b      	ldr	r3, [pc, #108]	; (8004d28 <Find_target_Floor+0x80>)
 8004cbc:	705a      	strb	r2, [r3, #1]
		virt_key[0] = 0;
 8004cbe:	4b1a      	ldr	r3, [pc, #104]	; (8004d28 <Find_target_Floor+0x80>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	701a      	strb	r2, [r3, #0]
 8004cc4:	e006      	b.n	8004cd4 <Find_target_Floor+0x2c>
	}
	else
	{
		if(virt_key[0] == '0')
 8004cc6:	4b18      	ldr	r3, [pc, #96]	; (8004d28 <Find_target_Floor+0x80>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b30      	cmp	r3, #48	; 0x30
 8004ccc:	d102      	bne.n	8004cd4 <Find_target_Floor+0x2c>
			virt_key[0] =0;
 8004cce:	4b16      	ldr	r3, [pc, #88]	; (8004d28 <Find_target_Floor+0x80>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	701a      	strb	r2, [r3, #0]
	}
	for(int icc=0;icc<TOTAL_FLOOR;icc++)
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	e01c      	b.n	8004d14 <Find_target_Floor+0x6c>
	{
		if((FloorName[icc][0] == virt_key[0]) && (FloorName[icc][1] == virt_key[1]) )
 8004cda:	4a14      	ldr	r2, [pc, #80]	; (8004d2c <Find_target_Floor+0x84>)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8004ce2:	4b11      	ldr	r3, [pc, #68]	; (8004d28 <Find_target_Floor+0x80>)
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d111      	bne.n	8004d0e <Find_target_Floor+0x66>
 8004cea:	4a10      	ldr	r2, [pc, #64]	; (8004d2c <Find_target_Floor+0x84>)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	4413      	add	r3, r2
 8004cf2:	785a      	ldrb	r2, [r3, #1]
 8004cf4:	4b0c      	ldr	r3, [pc, #48]	; (8004d28 <Find_target_Floor+0x80>)
 8004cf6:	785b      	ldrb	r3, [r3, #1]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d108      	bne.n	8004d0e <Find_target_Floor+0x66>
		{
			targetfloor = icc+1;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	3301      	adds	r3, #1
 8004d02:	b2da      	uxtb	r2, r3
 8004d04:	4b0a      	ldr	r3, [pc, #40]	; (8004d30 <Find_target_Floor+0x88>)
 8004d06:	701a      	strb	r2, [r3, #0]
			return targetfloor;
 8004d08:	4b09      	ldr	r3, [pc, #36]	; (8004d30 <Find_target_Floor+0x88>)
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	e007      	b.n	8004d1e <Find_target_Floor+0x76>
	for(int icc=0;icc<TOTAL_FLOOR;icc++)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	3301      	adds	r3, #1
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2b36      	cmp	r3, #54	; 0x36
 8004d18:	dddf      	ble.n	8004cda <Find_target_Floor+0x32>
		}
	}
	return -1;
 8004d1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3714      	adds	r7, #20
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr
 8004d28:	20000290 	.word	0x20000290
 8004d2c:	20000294 	.word	0x20000294
 8004d30:	20000302 	.word	0x20000302

08004d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d3a:	f001 f9f1 	bl	8006120 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d3e:	f000 fd73 	bl	8005828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d42:	f000 ff1b 	bl	8005b7c <MX_GPIO_Init>
  MX_CAN_Init();
 8004d46:	f000 fdb7 	bl	80058b8 <MX_CAN_Init>
  MX_TIM1_Init();
 8004d4a:	f000 fe05 	bl	8005958 <MX_TIM1_Init>
  MX_TIM2_Init();
 8004d4e:	f000 fe53 	bl	80059f8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8004d52:	f000 fe9f 	bl	8005a94 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004d56:	f000 fec7 	bl	8005ae8 <MX_USART2_UART_Init>
  MX_IWDG_Init();
 8004d5a:	f000 fde3 	bl	8005924 <MX_IWDG_Init>
  MX_WWDG_Init();
 8004d5e:	f000 feed 	bl	8005b3c <MX_WWDG_Init>
  /* USER CODE BEGIN 2 */
  ClrWdt();							//reset watchdog timer
 8004d62:	f7ff ff93 	bl	8004c8c <ClrWdt>
  Flash_Read_Bytes((uint8_t *)&FloorName, DATA_START_ADDRESS, sizeof(FloorName));
 8004d66:	226e      	movs	r2, #110	; 0x6e
 8004d68:	4978      	ldr	r1, [pc, #480]	; (8004f4c <main+0x218>)
 8004d6a:	4879      	ldr	r0, [pc, #484]	; (8004f50 <main+0x21c>)
 8004d6c:	f7ff fcea 	bl	8004744 <Flash_Read_Bytes>
  __HAL_DBGMCU_FREEZE_WWDG();
 8004d70:	4b78      	ldr	r3, [pc, #480]	; (8004f54 <main+0x220>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	4a77      	ldr	r2, [pc, #476]	; (8004f54 <main+0x220>)
 8004d76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d7a:	6053      	str	r3, [r2, #4]
  __HAL_DBGMCU_FREEZE_IWDG();
 8004d7c:	4b75      	ldr	r3, [pc, #468]	; (8004f54 <main+0x220>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	4a74      	ldr	r2, [pc, #464]	; (8004f54 <main+0x220>)
 8004d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d86:	6053      	str	r3, [r2, #4]
 	//Flash_ReadChar(data,DATA_START_ADDRESS,LENGTH_START_ADDRESS);

  mMax_InByte =3;
 8004d88:	4b73      	ldr	r3, [pc, #460]	; (8004f58 <main+0x224>)
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	701a      	strb	r2, [r3, #0]
  memset((void*)out,0xFF,8);
 8004d8e:	2208      	movs	r2, #8
 8004d90:	21ff      	movs	r1, #255	; 0xff
 8004d92:	4872      	ldr	r0, [pc, #456]	; (8004f5c <main+0x228>)
 8004d94:	f003 ff34 	bl	8008c00 <memset>
  Led_virt = 0xFFFF;
 8004d98:	4b71      	ldr	r3, [pc, #452]	; (8004f60 <main+0x22c>)
 8004d9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d9e:	801a      	strh	r2, [r3, #0]
  Out_Prog();
 8004da0:	f7ff f842 	bl	8003e28 <Out_Prog>
  for(int ct =0;ct<200;ct++)
 8004da4:	2300      	movs	r3, #0
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	e007      	b.n	8004dba <main+0x86>
  {
		  ClrWdt ();
 8004daa:	f7ff ff6f 	bl	8004c8c <ClrWdt>
		  HAL_Delay(1);
 8004dae:	2001      	movs	r0, #1
 8004db0:	f001 fa18 	bl	80061e4 <HAL_Delay>
  for(int ct =0;ct<200;ct++)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	3301      	adds	r3, #1
 8004db8:	60fb      	str	r3, [r7, #12]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2bc7      	cmp	r3, #199	; 0xc7
 8004dbe:	ddf4      	ble.n	8004daa <main+0x76>
  }

  memset((void*)out,0x00,8);
 8004dc0:	2208      	movs	r2, #8
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	4865      	ldr	r0, [pc, #404]	; (8004f5c <main+0x228>)
 8004dc6:	f003 ff1b 	bl	8008c00 <memset>
  Led_virt = 0x00;
 8004dca:	4b65      	ldr	r3, [pc, #404]	; (8004f60 <main+0x22c>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	801a      	strh	r2, [r3, #0]
  Out_Prog();
 8004dd0:	f7ff f82a 	bl	8003e28 <Out_Prog>
  	uint8_t i, j;

	if (merker == RC_MERKER)									// restart by after Rx counter error
 8004dd4:	4b63      	ldr	r3, [pc, #396]	; (8004f64 <main+0x230>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b5a      	cmp	r3, #90	; 0x5a
 8004dda:	d106      	bne.n	8004dea <main+0xb6>
		{
			errorregister |= ER_COMMUNICATION;						// set error bits
 8004ddc:	4b62      	ldr	r3, [pc, #392]	; (8004f68 <main+0x234>)
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	f043 0310 	orr.w	r3, r3, #16
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	4b60      	ldr	r3, [pc, #384]	; (8004f68 <main+0x234>)
 8004de8:	701a      	strb	r2, [r3, #0]
		}
	nmtstate  	= BOOT_UP;		// set CAN NMT state to Boot up
 8004dea:	4b60      	ldr	r3, [pc, #384]	; (8004f6c <main+0x238>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	701a      	strb	r2, [r3, #0]
	nmtwait = 2;	// waiting time to 1. heartbeat in INI-Mode waiting time	1s
 8004df0:	4b5f      	ldr	r3, [pc, #380]	; (8004f70 <main+0x23c>)
 8004df2:	2202      	movs	r2, #2
 8004df4:	701a      	strb	r2, [r3, #0]

	hsetime = HSETIME;
 8004df6:	4b5f      	ldr	r3, [pc, #380]	; (8004f74 <main+0x240>)
 8004df8:	2214      	movs	r2, #20
 8004dfa:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < MAX_IN_BYTE; i++)
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	72fb      	strb	r3, [r7, #11]
 8004e00:	e028      	b.n	8004e54 <main+0x120>
	{
		out[i] = 0;
 8004e02:	7afb      	ldrb	r3, [r7, #11]
 8004e04:	4a55      	ldr	r2, [pc, #340]	; (8004f5c <main+0x228>)
 8004e06:	2100      	movs	r1, #0
 8004e08:	54d1      	strb	r1, [r2, r3]
		in[i] = 0x00;
 8004e0a:	7afb      	ldrb	r3, [r7, #11]
 8004e0c:	4a5a      	ldr	r2, [pc, #360]	; (8004f78 <main+0x244>)
 8004e0e:	2100      	movs	r1, #0
 8004e10:	54d1      	strb	r1, [r2, r3]
		input[0][i] = 0x00;
 8004e12:	7afb      	ldrb	r3, [r7, #11]
 8004e14:	4a59      	ldr	r2, [pc, #356]	; (8004f7c <main+0x248>)
 8004e16:	2100      	movs	r1, #0
 8004e18:	54d1      	strb	r1, [r2, r3]
		input[1][i] = 0x00;
 8004e1a:	7afb      	ldrb	r3, [r7, #11]
 8004e1c:	4a57      	ldr	r2, [pc, #348]	; (8004f7c <main+0x248>)
 8004e1e:	4413      	add	r3, r2
 8004e20:	2200      	movs	r2, #0
 8004e22:	725a      	strb	r2, [r3, #9]
		input[2][i] = 0x00;
 8004e24:	7afb      	ldrb	r3, [r7, #11]
 8004e26:	4a55      	ldr	r2, [pc, #340]	; (8004f7c <main+0x248>)
 8004e28:	4413      	add	r3, r2
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	749a      	strb	r2, [r3, #18]
		inold[i] = 0x00;
 8004e2e:	7afb      	ldrb	r3, [r7, #11]
 8004e30:	4a53      	ldr	r2, [pc, #332]	; (8004f80 <main+0x24c>)
 8004e32:	2100      	movs	r1, #0
 8004e34:	54d1      	strb	r1, [r2, r3]
		instate[i] = 0;
 8004e36:	7afb      	ldrb	r3, [r7, #11]
 8004e38:	4a52      	ldr	r2, [pc, #328]	; (8004f84 <main+0x250>)
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	54d1      	strb	r1, [r2, r3]
		in_polarity[i] = 0;
 8004e3e:	7afb      	ldrb	r3, [r7, #11]
 8004e40:	4a51      	ldr	r2, [pc, #324]	; (8004f88 <main+0x254>)
 8004e42:	2100      	movs	r1, #0
 8004e44:	54d1      	strb	r1, [r2, r3]
		out_polarity[i] = 0;
 8004e46:	7afb      	ldrb	r3, [r7, #11]
 8004e48:	4a50      	ldr	r2, [pc, #320]	; (8004f8c <main+0x258>)
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < MAX_IN_BYTE; i++)
 8004e4e:	7afb      	ldrb	r3, [r7, #11]
 8004e50:	3301      	adds	r3, #1
 8004e52:	72fb      	strb	r3, [r7, #11]
 8004e54:	7afb      	ldrb	r3, [r7, #11]
 8004e56:	2b08      	cmp	r3, #8
 8004e58:	d9d3      	bls.n	8004e02 <main+0xce>
	}
	for (i = 0; i < MAX_IN; i++)
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	72fb      	strb	r3, [r7, #11]
 8004e5e:	e024      	b.n	8004eaa <main+0x176>
	{
		inpar  [i][IO_STATE] = 0;
 8004e60:	7afa      	ldrb	r2, [r7, #11]
 8004e62:	494b      	ldr	r1, [pc, #300]	; (8004f90 <main+0x25c>)
 8004e64:	4613      	mov	r3, r2
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	1a9b      	subs	r3, r3, r2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	3305      	adds	r3, #5
 8004e6e:	2200      	movs	r2, #0
 8004e70:	701a      	strb	r2, [r3, #0]
		outpar [i][IO_STATE] = 0;
 8004e72:	7afb      	ldrb	r3, [r7, #11]
 8004e74:	4a47      	ldr	r2, [pc, #284]	; (8004f94 <main+0x260>)
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	4413      	add	r3, r2
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	715a      	strb	r2, [r3, #5]
		inpar  [i][IO_BASIC_FUNC] = 0;
 8004e7e:	7afa      	ldrb	r2, [r7, #11]
 8004e80:	4943      	ldr	r1, [pc, #268]	; (8004f90 <main+0x25c>)
 8004e82:	4613      	mov	r3, r2
 8004e84:	00db      	lsls	r3, r3, #3
 8004e86:	1a9b      	subs	r3, r3, r2
 8004e88:	440b      	add	r3, r1
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	701a      	strb	r2, [r3, #0]
		outpar [i][IO_BASIC_FUNC] = 0;
 8004e8e:	7afb      	ldrb	r3, [r7, #11]
 8004e90:	4a40      	ldr	r2, [pc, #256]	; (8004f94 <main+0x260>)
 8004e92:	2100      	movs	r1, #0
 8004e94:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		outpar [i][IO_ACK] = 0;
 8004e98:	7afb      	ldrb	r3, [r7, #11]
 8004e9a:	4a3e      	ldr	r2, [pc, #248]	; (8004f94 <main+0x260>)
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	4413      	add	r3, r2
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	71da      	strb	r2, [r3, #7]
	for (i = 0; i < MAX_IN; i++)
 8004ea4:	7afb      	ldrb	r3, [r7, #11]
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	72fb      	strb	r3, [r7, #11]
 8004eaa:	7afb      	ldrb	r3, [r7, #11]
 8004eac:	2b45      	cmp	r3, #69	; 0x45
 8004eae:	d9d7      	bls.n	8004e60 <main+0x12c>
	}
	for(i = 0; i < 4; i++)
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	72fb      	strb	r3, [r7, #11]
 8004eb4:	e006      	b.n	8004ec4 <main+0x190>
		display[i] = 0;
 8004eb6:	7afb      	ldrb	r3, [r7, #11]
 8004eb8:	4a37      	ldr	r2, [pc, #220]	; (8004f98 <main+0x264>)
 8004eba:	2100      	movs	r1, #0
 8004ebc:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < 4; i++)
 8004ebe:	7afb      	ldrb	r3, [r7, #11]
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	72fb      	strb	r3, [r7, #11]
 8004ec4:	7afb      	ldrb	r3, [r7, #11]
 8004ec6:	2b03      	cmp	r3, #3
 8004ec8:	d9f5      	bls.n	8004eb6 <main+0x182>
	for(i = 0; i < 5; i++)
 8004eca:	2300      	movs	r3, #0
 8004ecc:	72fb      	strb	r3, [r7, #11]
 8004ece:	e006      	b.n	8004ede <main+0x1aa>
		mDisp_buf[i] = 0;
 8004ed0:	7afb      	ldrb	r3, [r7, #11]
 8004ed2:	4a32      	ldr	r2, [pc, #200]	; (8004f9c <main+0x268>)
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < 5; i++)
 8004ed8:	7afb      	ldrb	r3, [r7, #11]
 8004eda:	3301      	adds	r3, #1
 8004edc:	72fb      	strb	r3, [r7, #11]
 8004ede:	7afb      	ldrb	r3, [r7, #11]
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d9f5      	bls.n	8004ed0 <main+0x19c>

	mArrow_State = 0;
 8004ee4:	4b2e      	ldr	r3, [pc, #184]	; (8004fa0 <main+0x26c>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	701a      	strb	r2, [r3, #0]
	mExtern_Number = 0;
 8004eea:	4b2e      	ldr	r3, [pc, #184]	; (8004fa4 <main+0x270>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim1);
 8004ef0:	482d      	ldr	r0, [pc, #180]	; (8004fa8 <main+0x274>)
 8004ef2:	f003 f8b7 	bl	8008064 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8004ef6:	482d      	ldr	r0, [pc, #180]	; (8004fac <main+0x278>)
 8004ef8:	f003 f8b4 	bl	8008064 <HAL_TIM_Base_Start_IT>
	while (nmtwait)				// waiting time to 1. heartbeat
 8004efc:	e00f      	b.n	8004f1e <main+0x1ea>
		{
		 ClrWdt();							//reset watchdog timer
 8004efe:	f7ff fec5 	bl	8004c8c <ClrWdt>
			if(bTime.Time_10ms)
 8004f02:	4b2b      	ldr	r3, [pc, #172]	; (8004fb0 <main+0x27c>)
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d006      	beq.n	8004f1e <main+0x1ea>
				{
					ReadInput();
 8004f10:	f7fe feaa 	bl	8003c68 <ReadInput>
					bTime.Time_10ms = 0;
 8004f14:	4a26      	ldr	r2, [pc, #152]	; (8004fb0 <main+0x27c>)
 8004f16:	7813      	ldrb	r3, [r2, #0]
 8004f18:	f36f 0300 	bfc	r3, #0, #1
 8004f1c:	7013      	strb	r3, [r2, #0]
	while (nmtwait)				// waiting time to 1. heartbeat
 8004f1e:	4b14      	ldr	r3, [pc, #80]	; (8004f70 <main+0x23c>)
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1ea      	bne.n	8004efe <main+0x1ca>
				}
		}
	node_id = Get_NodeID();
 8004f28:	f7fe fe1a 	bl	8003b60 <Get_NodeID>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	461a      	mov	r2, r3
 8004f30:	4b20      	ldr	r3, [pc, #128]	; (8004fb4 <main+0x280>)
 8004f32:	701a      	strb	r2, [r3, #0]

	Init_Can();
 8004f34:	f7fb faaa 	bl	800048c <Init_Can>

	heartbeat = HEARTBEAT_TIME;
 8004f38:	4b1f      	ldr	r3, [pc, #124]	; (8004fb8 <main+0x284>)
 8004f3a:	2204      	movs	r2, #4
 8004f3c:	701a      	strb	r2, [r3, #0]

	nmtstate = PRE_OP;						// set state pre-operational
 8004f3e:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <main+0x238>)
 8004f40:	227f      	movs	r2, #127	; 0x7f
 8004f42:	701a      	strb	r2, [r3, #0]
	disp_lift = LIFT1;
 8004f44:	4b1d      	ldr	r3, [pc, #116]	; (8004fbc <main+0x288>)
 8004f46:	2201      	movs	r2, #1
 8004f48:	701a      	strb	r2, [r3, #0]

	while (nmtstate == PRE_OP)
 8004f4a:	e09b      	b.n	8005084 <main+0x350>
 8004f4c:	0801fc00 	.word	0x0801fc00
 8004f50:	20000294 	.word	0x20000294
 8004f54:	e0042000 	.word	0xe0042000
 8004f58:	20000b3c 	.word	0x20000b3c
 8004f5c:	20000278 	.word	0x20000278
 8004f60:	2000019e 	.word	0x2000019e
 8004f64:	20000287 	.word	0x20000287
 8004f68:	20000288 	.word	0x20000288
 8004f6c:	20000a70 	.word	0x20000a70
 8004f70:	20000ad1 	.word	0x20000ad1
 8004f74:	20000a64 	.word	0x20000a64
 8004f78:	20000570 	.word	0x20000570
 8004f7c:	20000784 	.word	0x20000784
 8004f80:	20000554 	.word	0x20000554
 8004f84:	200007e0 	.word	0x200007e0
 8004f88:	20000560 	.word	0x20000560
 8004f8c:	2000057c 	.word	0x2000057c
 8004f90:	20000598 	.word	0x20000598
 8004f94:	200007ec 	.word	0x200007ec
 8004f98:	20000544 	.word	0x20000544
 8004f9c:	20000548 	.word	0x20000548
 8004fa0:	20000550 	.word	0x20000550
 8004fa4:	20000281 	.word	0x20000281
 8004fa8:	20000a74 	.word	0x20000a74
 8004fac:	20000af4 	.word	0x20000af4
 8004fb0:	2000056c 	.word	0x2000056c
 8004fb4:	200007db 	.word	0x200007db
 8004fb8:	20000b84 	.word	0x20000b84
 8004fbc:	20000b9c 	.word	0x20000b9c
	{//�ȴ������������ָ��
		ClrWdt ();
 8004fc0:	f7ff fe64 	bl	8004c8c <ClrWdt>
		if (rc)					// Message in receive buffer
 8004fc4:	4b9a      	ldr	r3, [pc, #616]	; (8005230 <main+0x4fc>)
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <main+0x29e>
			read_rx ();		// read and handle message
 8004fce:	f7fb fb79 	bl	80006c4 <read_rx>
		if (sdo_index && !sdo_timer)
 8004fd2:	4b98      	ldr	r3, [pc, #608]	; (8005234 <main+0x500>)
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d009      	beq.n	8004ff0 <main+0x2bc>
 8004fdc:	4b96      	ldr	r3, [pc, #600]	; (8005238 <main+0x504>)
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d105      	bne.n	8004ff0 <main+0x2bc>
			{// SDO segment transfer time out
				sdo_index = 0;
 8004fe4:	4b93      	ldr	r3, [pc, #588]	; (8005234 <main+0x500>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	801a      	strh	r2, [r3, #0]
				abort_sdo (SDO_TIMEOUT);						//send SDO abort request
 8004fea:	4894      	ldr	r0, [pc, #592]	; (800523c <main+0x508>)
 8004fec:	f7fc f92a 	bl	8001244 <abort_sdo>
			}

		if (bFunc.hsecheck)
 8004ff0:	4b93      	ldr	r3, [pc, #588]	; (8005240 <main+0x50c>)
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	f003 0320 	and.w	r3, r3, #32
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d007      	beq.n	800500e <main+0x2da>
			{// HSE heartbeat check necessary
				bFunc.hsecheck = false;
 8004ffe:	4a90      	ldr	r2, [pc, #576]	; (8005240 <main+0x50c>)
 8005000:	7813      	ldrb	r3, [r2, #0]
 8005002:	f36f 1345 	bfc	r3, #5, #1
 8005006:	7013      	strb	r3, [r2, #0]
				check_hse (0);									// check if a HSE is not available
 8005008:	2000      	movs	r0, #0
 800500a:	f7ff fd57 	bl	8004abc <check_hse>
			}
		if ((!heartbeat) && (hse_heartbeat) && (!bBusOffTimer))	//time to send heartbeat message
 800500e:	4b8d      	ldr	r3, [pc, #564]	; (8005244 <main+0x510>)
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10c      	bne.n	8005030 <main+0x2fc>
 8005016:	4b8c      	ldr	r3, [pc, #560]	; (8005248 <main+0x514>)
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d008      	beq.n	8005030 <main+0x2fc>
 800501e:	4b8b      	ldr	r3, [pc, #556]	; (800524c <main+0x518>)
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d104      	bne.n	8005030 <main+0x2fc>
			{
				heartbeat = HEARTBEAT_TIME;
 8005026:	4b87      	ldr	r3, [pc, #540]	; (8005244 <main+0x510>)
 8005028:	2204      	movs	r2, #4
 800502a:	701a      	strb	r2, [r3, #0]
				CAN_transmit_heartbeat();
 800502c:	f7fc fc60 	bl	80018f0 <CAN_transmit_heartbeat>
			}

		if (errorcode)
 8005030:	4b87      	ldr	r3, [pc, #540]	; (8005250 <main+0x51c>)
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d007      	beq.n	8005048 <main+0x314>
			{// error occured
				transmit_error ();	// send emergency message
 8005038:	f7fc fb2e 	bl	8001698 <transmit_error>
				errorregister = 0;	// reset error
 800503c:	4b85      	ldr	r3, [pc, #532]	; (8005254 <main+0x520>)
 800503e:	2200      	movs	r2, #0
 8005040:	701a      	strb	r2, [r3, #0]
				errorcode = 0;
 8005042:	4b83      	ldr	r3, [pc, #524]	; (8005250 <main+0x51c>)
 8005044:	2200      	movs	r2, #0
 8005046:	801a      	strh	r2, [r3, #0]
			}
		if ((merker == BS_MERKER) && (!bBusOffTimer))
 8005048:	4b83      	ldr	r3, [pc, #524]	; (8005258 <main+0x524>)
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	2b55      	cmp	r3, #85	; 0x55
 800504e:	d113      	bne.n	8005078 <main+0x344>
 8005050:	4b7e      	ldr	r3, [pc, #504]	; (800524c <main+0x518>)
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10f      	bne.n	8005078 <main+0x344>
			{
				Init_Can();
 8005058:	f7fb fa18 	bl	800048c <Init_Can>
				errorregister |= ER_COMMUNICATION;			// set error bits
 800505c:	4b7d      	ldr	r3, [pc, #500]	; (8005254 <main+0x520>)
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	f043 0310 	orr.w	r3, r3, #16
 8005064:	b2da      	uxtb	r2, r3
 8005066:	4b7b      	ldr	r3, [pc, #492]	; (8005254 <main+0x520>)
 8005068:	701a      	strb	r2, [r3, #0]
				errorcode = E_BUS_OFF_A;									// set error code
 800506a:	4b79      	ldr	r3, [pc, #484]	; (8005250 <main+0x51c>)
 800506c:	f248 1240 	movw	r2, #33088	; 0x8140
 8005070:	801a      	strh	r2, [r3, #0]
				merker = 0;
 8005072:	4b79      	ldr	r3, [pc, #484]	; (8005258 <main+0x524>)
 8005074:	2200      	movs	r2, #0
 8005076:	701a      	strb	r2, [r3, #0]
			}
		if(nmtstate == TEST_MODE)
 8005078:	4b78      	ldr	r3, [pc, #480]	; (800525c <main+0x528>)
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	2bf0      	cmp	r3, #240	; 0xf0
 800507e:	d101      	bne.n	8005084 <main+0x350>
			{
				test_mode();
 8005080:	f7ff f800 	bl	8004084 <test_mode>
	while (nmtstate == PRE_OP)
 8005084:	4b75      	ldr	r3, [pc, #468]	; (800525c <main+0x528>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	2b7f      	cmp	r3, #127	; 0x7f
 800508a:	d099      	beq.n	8004fc0 <main+0x28c>
			}
	}
	hsetime = HSETIME ;		//start timer with different times
 800508c:	4b74      	ldr	r3, [pc, #464]	; (8005260 <main+0x52c>)
 800508e:	2214      	movs	r2, #20
 8005090:	701a      	strb	r2, [r3, #0]
	bFunc.hsecheck = false;					//no HSE check now
 8005092:	4a6b      	ldr	r2, [pc, #428]	; (8005240 <main+0x50c>)
 8005094:	7813      	ldrb	r3, [r2, #0]
 8005096:	f36f 1345 	bfc	r3, #5, #1
 800509a:	7013      	strb	r3, [r2, #0]
	ClrWdt();							//reset watchdog timer
 800509c:	f7ff fdf6 	bl	8004c8c <ClrWdt>

	mInOut_Number = (mExtern_Number * 16 + 22) % (MAX_IN + 1);
 80050a0:	4b70      	ldr	r3, [pc, #448]	; (8005264 <main+0x530>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	f103 0216 	add.w	r2, r3, #22
 80050aa:	4b6f      	ldr	r3, [pc, #444]	; (8005268 <main+0x534>)
 80050ac:	fb83 1302 	smull	r1, r3, r3, r2
 80050b0:	4413      	add	r3, r2
 80050b2:	1199      	asrs	r1, r3, #6
 80050b4:	17d3      	asrs	r3, r2, #31
 80050b6:	1ac9      	subs	r1, r1, r3
 80050b8:	460b      	mov	r3, r1
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	440b      	add	r3, r1
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	1a5b      	subs	r3, r3, r1
 80050c2:	1ad1      	subs	r1, r2, r3
 80050c4:	b2ca      	uxtb	r2, r1
 80050c6:	4b69      	ldr	r3, [pc, #420]	; (800526c <main+0x538>)
 80050c8:	701a      	strb	r2, [r3, #0]
	mMax_InByte = (mInOut_Number >> 3) + 1;
 80050ca:	4b68      	ldr	r3, [pc, #416]	; (800526c <main+0x538>)
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	08db      	lsrs	r3, r3, #3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	3301      	adds	r3, #1
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	4b66      	ldr	r3, [pc, #408]	; (8005270 <main+0x53c>)
 80050d8:	701a      	strb	r2, [r3, #0]

	set_io_config ();
 80050da:	f7fd fd31 	bl	8002b40 <set_io_config>
	Arrow_Status();
 80050de:	f7ff fa65 	bl	80045ac <Arrow_Status>
	int cntt =0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ClrWdt();							//reset watchdog timer
 80050e6:	f7ff fdd1 	bl	8004c8c <ClrWdt>
		if (rc)													// Message in receive buffer
 80050ea:	4b51      	ldr	r3, [pc, #324]	; (8005230 <main+0x4fc>)
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <main+0x3c4>
			read_rx ();										// read and handle message
 80050f4:	f7fb fae6 	bl	80006c4 <read_rx>
		if ((!heartbeat) && (hse_heartbeat) && (!bBusOffTimer))	//time to send heartbeat message
 80050f8:	4b52      	ldr	r3, [pc, #328]	; (8005244 <main+0x510>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10c      	bne.n	800511a <main+0x3e6>
 8005100:	4b51      	ldr	r3, [pc, #324]	; (8005248 <main+0x514>)
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d008      	beq.n	800511a <main+0x3e6>
 8005108:	4b50      	ldr	r3, [pc, #320]	; (800524c <main+0x518>)
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d104      	bne.n	800511a <main+0x3e6>
			{// time to send heartbeat message
				heartbeat = HEARTBEAT_TIME;
 8005110:	4b4c      	ldr	r3, [pc, #304]	; (8005244 <main+0x510>)
 8005112:	2204      	movs	r2, #4
 8005114:	701a      	strb	r2, [r3, #0]
				CAN_transmit_heartbeat();
 8005116:	f7fc fbeb 	bl	80018f0 <CAN_transmit_heartbeat>
			}
		if (bFunc.hsecheck)
 800511a:	4b49      	ldr	r3, [pc, #292]	; (8005240 <main+0x50c>)
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	f003 0320 	and.w	r3, r3, #32
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d007      	beq.n	8005138 <main+0x404>
			{// HSE heartbeat check necessary
				bFunc.hsecheck = false;
 8005128:	4a45      	ldr	r2, [pc, #276]	; (8005240 <main+0x50c>)
 800512a:	7813      	ldrb	r3, [r2, #0]
 800512c:	f36f 1345 	bfc	r3, #5, #1
 8005130:	7013      	strb	r3, [r2, #0]
				check_hse (1);									// check if a HSE is not available
 8005132:	2001      	movs	r0, #1
 8005134:	f7ff fcc2 	bl	8004abc <check_hse>
			}

		if(bTime.Time_100ms)
 8005138:	4b4e      	ldr	r3, [pc, #312]	; (8005274 <main+0x540>)
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d042      	beq.n	80051cc <main+0x498>
			{
			 	 Dwin_Change_Current_FloorName((char *)display);
 8005146:	484c      	ldr	r0, [pc, #304]	; (8005278 <main+0x544>)
 8005148:	f7fd fe04 	bl	8002d54 <Dwin_Change_Current_FloorName>

				Display_device();			//100ms ����һ����ʾ��Ϣ
 800514c:	f7ff fa0a 	bl	8004564 <Display_device>
				if(!(buzzer & BUZ_WORKING))
 8005150:	4b4a      	ldr	r3, [pc, #296]	; (800527c <main+0x548>)
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	2b00      	cmp	r3, #0
 800515a:	d105      	bne.n	8005168 <main+0x434>
					Disable_BUZ();
 800515c:	2200      	movs	r2, #0
 800515e:	2101      	movs	r1, #1
 8005160:	4847      	ldr	r0, [pc, #284]	; (8005280 <main+0x54c>)
 8005162:	f002 faac 	bl	80076be <HAL_GPIO_WritePin>
 8005166:	e02c      	b.n	80051c2 <main+0x48e>
				else if(buzzer & BUZ_PULSE)
 8005168:	4b44      	ldr	r3, [pc, #272]	; (800527c <main+0x548>)
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d021      	beq.n	80051b8 <main+0x484>
					{
						if(bFunc.buz_state)
 8005174:	4b32      	ldr	r3, [pc, #200]	; (8005240 <main+0x50c>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d005      	beq.n	800518e <main+0x45a>
							Enable_BUZ();
 8005182:	2201      	movs	r2, #1
 8005184:	2101      	movs	r1, #1
 8005186:	483e      	ldr	r0, [pc, #248]	; (8005280 <main+0x54c>)
 8005188:	f002 fa99 	bl	80076be <HAL_GPIO_WritePin>
 800518c:	e00c      	b.n	80051a8 <main+0x474>
						else if(!att_alarm_timer)
 800518e:	4b3d      	ldr	r3, [pc, #244]	; (8005284 <main+0x550>)
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d108      	bne.n	80051a8 <main+0x474>
							{
								Disable_BUZ();
 8005196:	2200      	movs	r2, #0
 8005198:	2101      	movs	r1, #1
 800519a:	4839      	ldr	r0, [pc, #228]	; (8005280 <main+0x54c>)
 800519c:	f002 fa8f 	bl	80076be <HAL_GPIO_WritePin>
								att_alarm_timer = buz_alarm_timer;
 80051a0:	4b39      	ldr	r3, [pc, #228]	; (8005288 <main+0x554>)
 80051a2:	781a      	ldrb	r2, [r3, #0]
 80051a4:	4b37      	ldr	r3, [pc, #220]	; (8005284 <main+0x550>)
 80051a6:	701a      	strb	r2, [r3, #0]
							}
						if(!buz_alarm_totaltimer)
 80051a8:	4b38      	ldr	r3, [pc, #224]	; (800528c <main+0x558>)
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d108      	bne.n	80051c2 <main+0x48e>
							buzzer &= !(BUZ_WORKING | BUZ_PULSE);
 80051b0:	4b32      	ldr	r3, [pc, #200]	; (800527c <main+0x548>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	701a      	strb	r2, [r3, #0]
 80051b6:	e004      	b.n	80051c2 <main+0x48e>
					}
				else
					Enable_BUZ();
 80051b8:	2201      	movs	r2, #1
 80051ba:	2101      	movs	r1, #1
 80051bc:	4830      	ldr	r0, [pc, #192]	; (8005280 <main+0x54c>)
 80051be:	f002 fa7e 	bl	80076be <HAL_GPIO_WritePin>
				bTime.Time_100ms = 0;
 80051c2:	4a2c      	ldr	r2, [pc, #176]	; (8005274 <main+0x540>)
 80051c4:	7813      	ldrb	r3, [r2, #0]
 80051c6:	f36f 0341 	bfc	r3, #1, #1
 80051ca:	7013      	strb	r3, [r2, #0]
			}
		if(bTime.Time_2s)
 80051cc:	4b29      	ldr	r3, [pc, #164]	; (8005274 <main+0x540>)
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d006      	beq.n	80051e8 <main+0x4b4>
			{
				Arrow_Status();
 80051da:	f7ff f9e7 	bl	80045ac <Arrow_Status>
				bTime.Time_2s = 0;
 80051de:	4a25      	ldr	r2, [pc, #148]	; (8005274 <main+0x540>)
 80051e0:	7813      	ldrb	r3, [r2, #0]
 80051e2:	f36f 03c3 	bfc	r3, #3, #1
 80051e6:	7013      	strb	r3, [r2, #0]
			}
		if(bTime.Time_10ms)
 80051e8:	4b22      	ldr	r3, [pc, #136]	; (8005274 <main+0x540>)
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00e      	beq.n	8005214 <main+0x4e0>
			{
				DWIN_Message_Process();
 80051f6:	f7fe f9e3 	bl	80035c0 <DWIN_Message_Process>
				DWin_Calltable_Process();
 80051fa:	f7fd ff39 	bl	8003070 <DWin_Calltable_Process>
				DWIN_Arrow_Process();
 80051fe:	f7fe f90b 	bl	8003418 <DWIN_Arrow_Process>
				ReadInput();		//��ȡ���еİ�ť����
 8005202:	f7fe fd31 	bl	8003c68 <ReadInput>
				Out_Prog(); 					//�������е����(������ʾ���)
 8005206:	f7fe fe0f 	bl	8003e28 <Out_Prog>
				bTime.Time_10ms = 0;
 800520a:	4a1a      	ldr	r2, [pc, #104]	; (8005274 <main+0x540>)
 800520c:	7813      	ldrb	r3, [r2, #0]
 800520e:	f36f 0300 	bfc	r3, #0, #1
 8005212:	7013      	strb	r3, [r2, #0]
			}
		if(Time10s)
 8005214:	4b1e      	ldr	r3, [pc, #120]	; (8005290 <main+0x55c>)
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d006      	beq.n	800522a <main+0x4f6>
		{
			Dwin_update_time();
 800521c:	f7fd fe24 	bl	8002e68 <Dwin_update_time>
			Dwin_switch_to_next_page();
 8005220:	f7fd fdf4 	bl	8002e0c <Dwin_switch_to_next_page>
			Time10s = 0;
 8005224:	4b1a      	ldr	r3, [pc, #104]	; (8005290 <main+0x55c>)
 8005226:	2200      	movs	r2, #0
 8005228:	701a      	strb	r2, [r3, #0]
		}
		for(i = 0; i < mMax_InByte; i++)
 800522a:	2300      	movs	r3, #0
 800522c:	72fb      	strb	r3, [r7, #11]
 800522e:	e040      	b.n	80052b2 <main+0x57e>
 8005230:	2000032c 	.word	0x2000032c
 8005234:	20000272 	.word	0x20000272
 8005238:	20000275 	.word	0x20000275
 800523c:	05040000 	.word	0x05040000
 8005240:	20000af0 	.word	0x20000af0
 8005244:	20000b84 	.word	0x20000b84
 8005248:	20000282 	.word	0x20000282
 800524c:	20000283 	.word	0x20000283
 8005250:	2000028a 	.word	0x2000028a
 8005254:	20000288 	.word	0x20000288
 8005258:	20000287 	.word	0x20000287
 800525c:	20000a70 	.word	0x20000a70
 8005260:	20000a64 	.word	0x20000a64
 8005264:	20000281 	.word	0x20000281
 8005268:	e6c2b449 	.word	0xe6c2b449
 800526c:	20000184 	.word	0x20000184
 8005270:	20000b3c 	.word	0x20000b3c
 8005274:	2000056c 	.word	0x2000056c
 8005278:	20000544 	.word	0x20000544
 800527c:	20000271 	.word	0x20000271
 8005280:	40010800 	.word	0x40010800
 8005284:	20000284 	.word	0x20000284
 8005288:	20000285 	.word	0x20000285
 800528c:	20000286 	.word	0x20000286
 8005290:	200001a0 	.word	0x200001a0
			instate_Pre[i] = in[i] ^ in_polarity[i];		// read input state; invert if desired
 8005294:	7afb      	ldrb	r3, [r7, #11]
 8005296:	4aa0      	ldr	r2, [pc, #640]	; (8005518 <main+0x7e4>)
 8005298:	5cd3      	ldrb	r3, [r2, r3]
 800529a:	b2d9      	uxtb	r1, r3
 800529c:	7afb      	ldrb	r3, [r7, #11]
 800529e:	4a9f      	ldr	r2, [pc, #636]	; (800551c <main+0x7e8>)
 80052a0:	5cd2      	ldrb	r2, [r2, r3]
 80052a2:	7afb      	ldrb	r3, [r7, #11]
 80052a4:	404a      	eors	r2, r1
 80052a6:	b2d1      	uxtb	r1, r2
 80052a8:	4a9d      	ldr	r2, [pc, #628]	; (8005520 <main+0x7ec>)
 80052aa:	54d1      	strb	r1, [r2, r3]
		for(i = 0; i < mMax_InByte; i++)
 80052ac:	7afb      	ldrb	r3, [r7, #11]
 80052ae:	3301      	adds	r3, #1
 80052b0:	72fb      	strb	r3, [r7, #11]
 80052b2:	4b9c      	ldr	r3, [pc, #624]	; (8005524 <main+0x7f0>)
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	7afa      	ldrb	r2, [r7, #11]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d3eb      	bcc.n	8005294 <main+0x560>
		instate[0] = (instate_Pre[0] & 0x3);      //close and openbutton
 80052bc:	4b98      	ldr	r3, [pc, #608]	; (8005520 <main+0x7ec>)
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	b2da      	uxtb	r2, r3
 80052c6:	4b98      	ldr	r3, [pc, #608]	; (8005528 <main+0x7f4>)
 80052c8:	701a      	strb	r2, [r3, #0]
		uint16_t keytmp = (uint16_t)((instate_Pre[0] | ((uint16_t)instate_Pre[1]<<8)) >>2); //BTN start IN3
 80052ca:	4b95      	ldr	r3, [pc, #596]	; (8005520 <main+0x7ec>)
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	461a      	mov	r2, r3
 80052d0:	4b93      	ldr	r3, [pc, #588]	; (8005520 <main+0x7ec>)
 80052d2:	785b      	ldrb	r3, [r3, #1]
 80052d4:	021b      	lsls	r3, r3, #8
 80052d6:	4313      	orrs	r3, r2
 80052d8:	109b      	asrs	r3, r3, #2
 80052da:	803b      	strh	r3, [r7, #0]
		if(inold_Pre != keytmp)
 80052dc:	883a      	ldrh	r2, [r7, #0]
 80052de:	4b93      	ldr	r3, [pc, #588]	; (800552c <main+0x7f8>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d059      	beq.n	800539a <main+0x666>
		{
			for (i = 0; i < 16; i++)
 80052e6:	2300      	movs	r3, #0
 80052e8:	72fb      	strb	r3, [r7, #11]
 80052ea:	e050      	b.n	800538e <main+0x65a>
			{
				if((!(keytmp>>i)&0x01) && ((inold_Pre>>i) &0x01))   //now 0,pre 1
 80052ec:	883a      	ldrh	r2, [r7, #0]
 80052ee:	7afb      	ldrb	r3, [r7, #11]
 80052f0:	fa42 f303 	asr.w	r3, r2, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d147      	bne.n	8005388 <main+0x654>
 80052f8:	4b8c      	ldr	r3, [pc, #560]	; (800552c <main+0x7f8>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	7afb      	ldrb	r3, [r7, #11]
 80052fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d03e      	beq.n	8005388 <main+0x654>
				{
						DWIN_add_key(IOName[i]);
 800530a:	7afb      	ldrb	r3, [r7, #11]
 800530c:	4a88      	ldr	r2, [pc, #544]	; (8005530 <main+0x7fc>)
 800530e:	5cd3      	ldrb	r3, [r2, r3]
 8005310:	4618      	mov	r0, r3
 8005312:	f7fe f91f 	bl	8003554 <DWIN_add_key>
						Led_virt = (Led_virt|(1<<(i+2))) & 0xFFFC;
 8005316:	7afb      	ldrb	r3, [r7, #11]
 8005318:	3302      	adds	r3, #2
 800531a:	2201      	movs	r2, #1
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	b21a      	sxth	r2, r3
 8005322:	4b84      	ldr	r3, [pc, #528]	; (8005534 <main+0x800>)
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	b21b      	sxth	r3, r3
 8005328:	4313      	orrs	r3, r2
 800532a:	b21b      	sxth	r3, r3
 800532c:	b29b      	uxth	r3, r3
 800532e:	f023 0303 	bic.w	r3, r3, #3
 8005332:	b29a      	uxth	r2, r3
 8005334:	4b7f      	ldr	r3, [pc, #508]	; (8005534 <main+0x800>)
 8005336:	801a      	strh	r2, [r3, #0]
						virt_key[virt_key_cnt] = IOName[i];
 8005338:	7afb      	ldrb	r3, [r7, #11]
 800533a:	4a7f      	ldr	r2, [pc, #508]	; (8005538 <main+0x804>)
 800533c:	7812      	ldrb	r2, [r2, #0]
 800533e:	4611      	mov	r1, r2
 8005340:	4a7b      	ldr	r2, [pc, #492]	; (8005530 <main+0x7fc>)
 8005342:	5cd2      	ldrb	r2, [r2, r3]
 8005344:	4b7d      	ldr	r3, [pc, #500]	; (800553c <main+0x808>)
 8005346:	545a      	strb	r2, [r3, r1]
						virt_key_cnt++ ;
 8005348:	4b7b      	ldr	r3, [pc, #492]	; (8005538 <main+0x804>)
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	3301      	adds	r3, #1
 800534e:	b2da      	uxtb	r2, r3
 8005350:	4b79      	ldr	r3, [pc, #484]	; (8005538 <main+0x804>)
 8005352:	701a      	strb	r2, [r3, #0]
						if ( virt_key_cnt == 2 )
 8005354:	4b78      	ldr	r3, [pc, #480]	; (8005538 <main+0x804>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b02      	cmp	r3, #2
 800535a:	d104      	bne.n	8005366 <main+0x632>
						{
							Keytimout = -1;
 800535c:	4b78      	ldr	r3, [pc, #480]	; (8005540 <main+0x80c>)
 800535e:	f04f 32ff 	mov.w	r2, #4294967295
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	e007      	b.n	8005376 <main+0x642>
						}
						else
						{
							Keytimout = KEYTIMOUT/10;
 8005366:	4b76      	ldr	r3, [pc, #472]	; (8005540 <main+0x80c>)
 8005368:	2296      	movs	r2, #150	; 0x96
 800536a:	601a      	str	r2, [r3, #0]
							inspection_time = HAL_GetTick();
 800536c:	f000 ff30 	bl	80061d0 <HAL_GetTick>
 8005370:	4603      	mov	r3, r0
 8005372:	4a74      	ldr	r2, [pc, #464]	; (8005544 <main+0x810>)
 8005374:	6013      	str	r3, [r2, #0]
						}
						if(IOName[i] == 'C')
 8005376:	7afb      	ldrb	r3, [r7, #11]
 8005378:	4a6d      	ldr	r2, [pc, #436]	; (8005530 <main+0x7fc>)
 800537a:	5cd3      	ldrb	r3, [r2, r3]
 800537c:	2b43      	cmp	r3, #67	; 0x43
 800537e:	d103      	bne.n	8005388 <main+0x654>
						{
							Keytimout = -1;
 8005380:	4b6f      	ldr	r3, [pc, #444]	; (8005540 <main+0x80c>)
 8005382:	f04f 32ff 	mov.w	r2, #4294967295
 8005386:	601a      	str	r2, [r3, #0]
			for (i = 0; i < 16; i++)
 8005388:	7afb      	ldrb	r3, [r7, #11]
 800538a:	3301      	adds	r3, #1
 800538c:	72fb      	strb	r3, [r7, #11]
 800538e:	7afb      	ldrb	r3, [r7, #11]
 8005390:	2b0f      	cmp	r3, #15
 8005392:	d9ab      	bls.n	80052ec <main+0x5b8>
						}
				}
			}
			inold_Pre = keytmp;
 8005394:	883b      	ldrh	r3, [r7, #0]
 8005396:	4a65      	ldr	r2, [pc, #404]	; (800552c <main+0x7f8>)
 8005398:	6013      	str	r3, [r2, #0]
		}
		if(LedOfftimout <0)
 800539a:	4b6b      	ldr	r3, [pc, #428]	; (8005548 <main+0x814>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	da06      	bge.n	80053b0 <main+0x67c>
		{
			Led_virt = 0x00;
 80053a2:	4b64      	ldr	r3, [pc, #400]	; (8005534 <main+0x800>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	801a      	strh	r2, [r3, #0]
			LedOfftimout = INT32_MAX;
 80053a8:	4b67      	ldr	r3, [pc, #412]	; (8005548 <main+0x814>)
 80053aa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80053ae:	601a      	str	r2, [r3, #0]
		}
		if(Keytimout <= 0)
 80053b0:	4b63      	ldr	r3, [pc, #396]	; (8005540 <main+0x80c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f300 8153 	bgt.w	8005660 <main+0x92c>
		{
			inspection_time = HAL_GetTick() - inspection_time;
 80053ba:	f000 ff09 	bl	80061d0 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	4b60      	ldr	r3, [pc, #384]	; (8005544 <main+0x810>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	4a5f      	ldr	r2, [pc, #380]	; (8005544 <main+0x810>)
 80053c8:	6013      	str	r3, [r2, #0]
			if((virt_key[0] != 'C') && (virt_key[1] != 'C'))
 80053ca:	4b5c      	ldr	r3, [pc, #368]	; (800553c <main+0x808>)
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	2b43      	cmp	r3, #67	; 0x43
 80053d0:	d062      	beq.n	8005498 <main+0x764>
 80053d2:	4b5a      	ldr	r3, [pc, #360]	; (800553c <main+0x808>)
 80053d4:	785b      	ldrb	r3, [r3, #1]
 80053d6:	2b43      	cmp	r3, #67	; 0x43
 80053d8:	d05e      	beq.n	8005498 <main+0x764>
			{
				targetfloor = Find_target_Floor(virt_key_cnt);
 80053da:	4b57      	ldr	r3, [pc, #348]	; (8005538 <main+0x804>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	4618      	mov	r0, r3
 80053e0:	f7ff fc62 	bl	8004ca8 <Find_target_Floor>
 80053e4:	4603      	mov	r3, r0
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	4b58      	ldr	r3, [pc, #352]	; (800554c <main+0x818>)
 80053ea:	701a      	strb	r2, [r3, #0]
				if((targetfloor !=  0) && (targetfloor <= TOTAL_FLOOR))
 80053ec:	4b57      	ldr	r3, [pc, #348]	; (800554c <main+0x818>)
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 8125 	beq.w	8005640 <main+0x90c>
 80053f6:	4b55      	ldr	r3, [pc, #340]	; (800554c <main+0x818>)
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	2b37      	cmp	r3, #55	; 0x37
 80053fc:	f200 8120 	bhi.w	8005640 <main+0x90c>
				{

					for ( cntt = 0; cntt < mInOut_Number; cntt++)
 8005400:	2300      	movs	r3, #0
 8005402:	607b      	str	r3, [r7, #4]
 8005404:	e037      	b.n	8005476 <main+0x742>
					{
						if (inpar [cntt][IO_BASIC_FUNC] == CAR_CALL)
 8005406:	4952      	ldr	r1, [pc, #328]	; (8005550 <main+0x81c>)
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	4613      	mov	r3, r2
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	1a9b      	subs	r3, r3, r2
 8005410:	440b      	add	r3, r1
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b05      	cmp	r3, #5
 8005416:	d12b      	bne.n	8005470 <main+0x73c>
						{
							if(inpar [cntt][IO_SUB_FUNC] == targetfloor)
 8005418:	494d      	ldr	r1, [pc, #308]	; (8005550 <main+0x81c>)
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	4613      	mov	r3, r2
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	1a9b      	subs	r3, r3, r2
 8005422:	440b      	add	r3, r1
 8005424:	3301      	adds	r3, #1
 8005426:	781a      	ldrb	r2, [r3, #0]
 8005428:	4b48      	ldr	r3, [pc, #288]	; (800554c <main+0x818>)
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	429a      	cmp	r2, r3
 800542e:	d11f      	bne.n	8005470 <main+0x73c>
							{

								bit_set(instate[cntt/8],cntt%8);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	da00      	bge.n	8005438 <main+0x704>
 8005436:	3307      	adds	r3, #7
 8005438:	10db      	asrs	r3, r3, #3
 800543a:	461a      	mov	r2, r3
 800543c:	4b3a      	ldr	r3, [pc, #232]	; (8005528 <main+0x7f4>)
 800543e:	5c9b      	ldrb	r3, [r3, r2]
 8005440:	b259      	sxtb	r1, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4258      	negs	r0, r3
 8005446:	f003 0307 	and.w	r3, r3, #7
 800544a:	f000 0007 	and.w	r0, r0, #7
 800544e:	bf58      	it	pl
 8005450:	4243      	negpl	r3, r0
 8005452:	2001      	movs	r0, #1
 8005454:	fa00 f303 	lsl.w	r3, r0, r3
 8005458:	b25b      	sxtb	r3, r3
 800545a:	430b      	orrs	r3, r1
 800545c:	b25b      	sxtb	r3, r3
 800545e:	b2d9      	uxtb	r1, r3
 8005460:	4b31      	ldr	r3, [pc, #196]	; (8005528 <main+0x7f4>)
 8005462:	5499      	strb	r1, [r3, r2]
								lastest_call_time = time1_cnt + KEYTIMOUT/10;
 8005464:	4b3b      	ldr	r3, [pc, #236]	; (8005554 <main+0x820>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3396      	adds	r3, #150	; 0x96
 800546a:	4a3b      	ldr	r2, [pc, #236]	; (8005558 <main+0x824>)
 800546c:	6013      	str	r3, [r2, #0]
								break;
 800546e:	e008      	b.n	8005482 <main+0x74e>
					for ( cntt = 0; cntt < mInOut_Number; cntt++)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	3301      	adds	r3, #1
 8005474:	607b      	str	r3, [r7, #4]
 8005476:	4b39      	ldr	r3, [pc, #228]	; (800555c <main+0x828>)
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	461a      	mov	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4293      	cmp	r3, r2
 8005480:	dbc1      	blt.n	8005406 <main+0x6d2>
							}

						}
					}
					if(cntt == mInOut_Number)
 8005482:	4b36      	ldr	r3, [pc, #216]	; (800555c <main+0x828>)
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4293      	cmp	r3, r2
 800548c:	f040 80d8 	bne.w	8005640 <main+0x90c>
					{
						cntt = -1;
 8005490:	f04f 33ff 	mov.w	r3, #4294967295
 8005494:	607b      	str	r3, [r7, #4]
				if((targetfloor !=  0) && (targetfloor <= TOTAL_FLOOR))
 8005496:	e0d3      	b.n	8005640 <main+0x90c>
					}
				}
			}
			else
			{
				if(virt_key[0] == 'C')
 8005498:	4b28      	ldr	r3, [pc, #160]	; (800553c <main+0x808>)
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	2b43      	cmp	r3, #67	; 0x43
 800549e:	d10a      	bne.n	80054b6 <main+0x782>
				{
					//del target_floor_reg
					if(time1_cnt < lastest_call_time)
 80054a0:	4b2c      	ldr	r3, [pc, #176]	; (8005554 <main+0x820>)
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	4b2c      	ldr	r3, [pc, #176]	; (8005558 <main+0x824>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d214      	bcs.n	80054d6 <main+0x7a2>
					{
						targetfloor = targetfloor_reg;
 80054ac:	4b2c      	ldr	r3, [pc, #176]	; (8005560 <main+0x82c>)
 80054ae:	781a      	ldrb	r2, [r3, #0]
 80054b0:	4b26      	ldr	r3, [pc, #152]	; (800554c <main+0x818>)
 80054b2:	701a      	strb	r2, [r3, #0]
 80054b4:	e00f      	b.n	80054d6 <main+0x7a2>
					}
				}
				else if(virt_key[1] == 'C')
 80054b6:	4b21      	ldr	r3, [pc, #132]	; (800553c <main+0x808>)
 80054b8:	785b      	ldrb	r3, [r3, #1]
 80054ba:	2b43      	cmp	r3, #67	; 0x43
 80054bc:	d10b      	bne.n	80054d6 <main+0x7a2>
				{
					//del target_floor virt_key[1]
					virt_key_cnt =1;
 80054be:	4b1e      	ldr	r3, [pc, #120]	; (8005538 <main+0x804>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	701a      	strb	r2, [r3, #0]
					targetfloor = Find_target_Floor(virt_key_cnt);
 80054c4:	4b1c      	ldr	r3, [pc, #112]	; (8005538 <main+0x804>)
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff fbed 	bl	8004ca8 <Find_target_Floor>
 80054ce:	4603      	mov	r3, r0
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	4b1e      	ldr	r3, [pc, #120]	; (800554c <main+0x818>)
 80054d4:	701a      	strb	r2, [r3, #0]
				}
				if(targetfloor>0)
 80054d6:	4b1d      	ldr	r3, [pc, #116]	; (800554c <main+0x818>)
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 80b1 	beq.w	8005642 <main+0x90e>
				{
					uint8_t outindex ;
					for ( outindex = 0; outindex < mInOut_Number; outindex++)
 80054e0:	2300      	movs	r3, #0
 80054e2:	70fb      	strb	r3, [r7, #3]
 80054e4:	e011      	b.n	800550a <main+0x7d6>
					{
						if (outpar [outindex][IO_BASIC_FUNC] == CAR_CALL)
 80054e6:	78fb      	ldrb	r3, [r7, #3]
 80054e8:	4a1e      	ldr	r2, [pc, #120]	; (8005564 <main+0x830>)
 80054ea:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80054ee:	2b05      	cmp	r3, #5
 80054f0:	d108      	bne.n	8005504 <main+0x7d0>
						{
							if(outpar [outindex][IO_SUB_FUNC] == targetfloor)
 80054f2:	78fb      	ldrb	r3, [r7, #3]
 80054f4:	4a1b      	ldr	r2, [pc, #108]	; (8005564 <main+0x830>)
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	4413      	add	r3, r2
 80054fa:	785a      	ldrb	r2, [r3, #1]
 80054fc:	4b13      	ldr	r3, [pc, #76]	; (800554c <main+0x818>)
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	429a      	cmp	r2, r3
 8005502:	d031      	beq.n	8005568 <main+0x834>
					for ( outindex = 0; outindex < mInOut_Number; outindex++)
 8005504:	78fb      	ldrb	r3, [r7, #3]
 8005506:	3301      	adds	r3, #1
 8005508:	70fb      	strb	r3, [r7, #3]
 800550a:	4b14      	ldr	r3, [pc, #80]	; (800555c <main+0x828>)
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	78fa      	ldrb	r2, [r7, #3]
 8005510:	429a      	cmp	r2, r3
 8005512:	d3e8      	bcc.n	80054e6 <main+0x7b2>
 8005514:	e029      	b.n	800556a <main+0x836>
 8005516:	bf00      	nop
 8005518:	20000570 	.word	0x20000570
 800551c:	20000560 	.word	0x20000560
 8005520:	20000ae4 	.word	0x20000ae4
 8005524:	20000b3c 	.word	0x20000b3c
 8005528:	200007e0 	.word	0x200007e0
 800552c:	20000b94 	.word	0x20000b94
 8005530:	20000190 	.word	0x20000190
 8005534:	2000019e 	.word	0x2000019e
 8005538:	20000292 	.word	0x20000292
 800553c:	20000290 	.word	0x20000290
 8005540:	20000188 	.word	0x20000188
 8005544:	20000a68 	.word	0x20000a68
 8005548:	2000018c 	.word	0x2000018c
 800554c:	20000302 	.word	0x20000302
 8005550:	20000598 	.word	0x20000598
 8005554:	20000304 	.word	0x20000304
 8005558:	200007d0 	.word	0x200007d0
 800555c:	20000184 	.word	0x20000184
 8005560:	20000303 	.word	0x20000303
 8005564:	200007ec 	.word	0x200007ec
							{
								break;
 8005568:	bf00      	nop
							}

						}
					}
					if(outindex != mInOut_Number)
 800556a:	4ba0      	ldr	r3, [pc, #640]	; (80057ec <main+0xab8>)
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	78fa      	ldrb	r2, [r7, #3]
 8005570:	429a      	cmp	r2, r3
 8005572:	d066      	beq.n	8005642 <main+0x90e>
					{
						if( bit_select(out[outindex/8],outindex%8))	//alread call
 8005574:	78fb      	ldrb	r3, [r7, #3]
 8005576:	08db      	lsrs	r3, r3, #3
 8005578:	b2db      	uxtb	r3, r3
 800557a:	461a      	mov	r2, r3
 800557c:	4b9c      	ldr	r3, [pc, #624]	; (80057f0 <main+0xabc>)
 800557e:	5c9b      	ldrb	r3, [r3, r2]
 8005580:	b2db      	uxtb	r3, r3
 8005582:	461a      	mov	r2, r3
 8005584:	78fb      	ldrb	r3, [r7, #3]
 8005586:	f003 0307 	and.w	r3, r3, #7
 800558a:	fa42 f303 	asr.w	r3, r2, r3
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d055      	beq.n	8005642 <main+0x90e>
						{
							for ( cntt = 0; cntt < mInOut_Number; cntt++)
 8005596:	2300      	movs	r3, #0
 8005598:	607b      	str	r3, [r7, #4]
 800559a:	e04a      	b.n	8005632 <main+0x8fe>
							{
								if (inpar [cntt][IO_BASIC_FUNC] == CAR_CALL)
 800559c:	4995      	ldr	r1, [pc, #596]	; (80057f4 <main+0xac0>)
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	4613      	mov	r3, r2
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	1a9b      	subs	r3, r3, r2
 80055a6:	440b      	add	r3, r1
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	2b05      	cmp	r3, #5
 80055ac:	d13e      	bne.n	800562c <main+0x8f8>
								{
									if(inpar [cntt][IO_SUB_FUNC] == targetfloor)
 80055ae:	4991      	ldr	r1, [pc, #580]	; (80057f4 <main+0xac0>)
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	00db      	lsls	r3, r3, #3
 80055b6:	1a9b      	subs	r3, r3, r2
 80055b8:	440b      	add	r3, r1
 80055ba:	3301      	adds	r3, #1
 80055bc:	781a      	ldrb	r2, [r3, #0]
 80055be:	4b8e      	ldr	r3, [pc, #568]	; (80057f8 <main+0xac4>)
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d132      	bne.n	800562c <main+0x8f8>
									{
										bit_set(instate[cntt/8],cntt%8);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	da00      	bge.n	80055ce <main+0x89a>
 80055cc:	3307      	adds	r3, #7
 80055ce:	10db      	asrs	r3, r3, #3
 80055d0:	461a      	mov	r2, r3
 80055d2:	4b8a      	ldr	r3, [pc, #552]	; (80057fc <main+0xac8>)
 80055d4:	5c9b      	ldrb	r3, [r3, r2]
 80055d6:	b259      	sxtb	r1, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4258      	negs	r0, r3
 80055dc:	f003 0307 	and.w	r3, r3, #7
 80055e0:	f000 0007 	and.w	r0, r0, #7
 80055e4:	bf58      	it	pl
 80055e6:	4243      	negpl	r3, r0
 80055e8:	2001      	movs	r0, #1
 80055ea:	fa00 f303 	lsl.w	r3, r0, r3
 80055ee:	b25b      	sxtb	r3, r3
 80055f0:	430b      	orrs	r3, r1
 80055f2:	b25b      	sxtb	r3, r3
 80055f4:	b2d9      	uxtb	r1, r3
 80055f6:	4b81      	ldr	r3, [pc, #516]	; (80057fc <main+0xac8>)
 80055f8:	5499      	strb	r1, [r3, r2]
										for (j = 0; j < MAX_IO_TYPE; j++)					// write input to virtual input object
 80055fa:	2300      	movs	r3, #0
 80055fc:	72bb      	strb	r3, [r7, #10]
 80055fe:	e00e      	b.n	800561e <main+0x8ea>
												virt_in [j] = inpar [cntt][j];
 8005600:	7ab8      	ldrb	r0, [r7, #10]
 8005602:	7ab9      	ldrb	r1, [r7, #10]
 8005604:	4c7b      	ldr	r4, [pc, #492]	; (80057f4 <main+0xac0>)
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	4613      	mov	r3, r2
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	1a9b      	subs	r3, r3, r2
 800560e:	4423      	add	r3, r4
 8005610:	4403      	add	r3, r0
 8005612:	781a      	ldrb	r2, [r3, #0]
 8005614:	4b7a      	ldr	r3, [pc, #488]	; (8005800 <main+0xacc>)
 8005616:	545a      	strb	r2, [r3, r1]
										for (j = 0; j < MAX_IO_TYPE; j++)					// write input to virtual input object
 8005618:	7abb      	ldrb	r3, [r7, #10]
 800561a:	3301      	adds	r3, #1
 800561c:	72bb      	strb	r3, [r7, #10]
 800561e:	7abb      	ldrb	r3, [r7, #10]
 8005620:	2b06      	cmp	r3, #6
 8005622:	d9ed      	bls.n	8005600 <main+0x8cc>
										transmit_in (virt_in);  //tran first package
 8005624:	4876      	ldr	r0, [pc, #472]	; (8005800 <main+0xacc>)
 8005626:	f7fc f8af 	bl	8001788 <transmit_in>
										break;
 800562a:	e00a      	b.n	8005642 <main+0x90e>
							for ( cntt = 0; cntt < mInOut_Number; cntt++)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	3301      	adds	r3, #1
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	4b6e      	ldr	r3, [pc, #440]	; (80057ec <main+0xab8>)
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4293      	cmp	r3, r2
 800563c:	dbae      	blt.n	800559c <main+0x868>
 800563e:	e000      	b.n	8005642 <main+0x90e>
				if((targetfloor !=  0) && (targetfloor <= TOTAL_FLOOR))
 8005640:	bf00      	nop
							}
						}
					}
				}
			}
			virt_key_cnt =0;
 8005642:	4b70      	ldr	r3, [pc, #448]	; (8005804 <main+0xad0>)
 8005644:	2200      	movs	r2, #0
 8005646:	701a      	strb	r2, [r3, #0]
			Keytimout = MAXLONGVALUE;
 8005648:	4b6f      	ldr	r3, [pc, #444]	; (8005808 <main+0xad4>)
 800564a:	4a70      	ldr	r2, [pc, #448]	; (800580c <main+0xad8>)
 800564c:	601a      	str	r2, [r3, #0]
			LedOfftimout = LEDTIMEOUT/10;
 800564e:	4b70      	ldr	r3, [pc, #448]	; (8005810 <main+0xadc>)
 8005650:	2232      	movs	r2, #50	; 0x32
 8005652:	601a      	str	r2, [r3, #0]
			virt_key[0] = 0;
 8005654:	4b6f      	ldr	r3, [pc, #444]	; (8005814 <main+0xae0>)
 8005656:	2200      	movs	r2, #0
 8005658:	701a      	strb	r2, [r3, #0]
			virt_key[1] = 0;
 800565a:	4b6e      	ldr	r3, [pc, #440]	; (8005814 <main+0xae0>)
 800565c:	2200      	movs	r2, #0
 800565e:	705a      	strb	r2, [r3, #1]
		}
		if (Check_InChange(instate, inold))					// input state changed
 8005660:	496d      	ldr	r1, [pc, #436]	; (8005818 <main+0xae4>)
 8005662:	4866      	ldr	r0, [pc, #408]	; (80057fc <main+0xac8>)
 8005664:	f7fe faac 	bl	8003bc0 <Check_InChange>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	f43f ad3b 	beq.w	80050e6 <main+0x3b2>
			{
				for (i = 0; i < mInOut_Number; i++)
 8005670:	2300      	movs	r3, #0
 8005672:	72fb      	strb	r3, [r7, #11]
 8005674:	e0a1      	b.n	80057ba <main+0xa86>
					{// check all inputs
						help = bit_select (instate[i/8], i%8);
 8005676:	7afb      	ldrb	r3, [r7, #11]
 8005678:	08db      	lsrs	r3, r3, #3
 800567a:	b2db      	uxtb	r3, r3
 800567c:	461a      	mov	r2, r3
 800567e:	4b5f      	ldr	r3, [pc, #380]	; (80057fc <main+0xac8>)
 8005680:	5c9b      	ldrb	r3, [r3, r2]
 8005682:	461a      	mov	r2, r3
 8005684:	7afb      	ldrb	r3, [r7, #11]
 8005686:	f003 0307 	and.w	r3, r3, #7
 800568a:	fa42 f303 	asr.w	r3, r2, r3
 800568e:	b2db      	uxtb	r3, r3
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	b2da      	uxtb	r2, r3
 8005696:	4b61      	ldr	r3, [pc, #388]	; (800581c <main+0xae8>)
 8005698:	701a      	strb	r2, [r3, #0]
						if (help != bit_select (inold[i/8], i%8))
 800569a:	4b60      	ldr	r3, [pc, #384]	; (800581c <main+0xae8>)
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	7afb      	ldrb	r3, [r7, #11]
 80056a2:	08db      	lsrs	r3, r3, #3
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	4619      	mov	r1, r3
 80056a8:	4b5b      	ldr	r3, [pc, #364]	; (8005818 <main+0xae4>)
 80056aa:	5c5b      	ldrb	r3, [r3, r1]
 80056ac:	4619      	mov	r1, r3
 80056ae:	7afb      	ldrb	r3, [r7, #11]
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	fa41 f303 	asr.w	r3, r1, r3
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	429a      	cmp	r2, r3
 80056be:	d074      	beq.n	80057aa <main+0xa76>
							{// input has changed
								inpar [i][IO_STATE] = help;					// set input state
 80056c0:	7afa      	ldrb	r2, [r7, #11]
 80056c2:	4b56      	ldr	r3, [pc, #344]	; (800581c <main+0xae8>)
 80056c4:	7818      	ldrb	r0, [r3, #0]
 80056c6:	494b      	ldr	r1, [pc, #300]	; (80057f4 <main+0xac0>)
 80056c8:	4613      	mov	r3, r2
 80056ca:	00db      	lsls	r3, r3, #3
 80056cc:	1a9b      	subs	r3, r3, r2
 80056ce:	440b      	add	r3, r1
 80056d0:	3305      	adds	r3, #5
 80056d2:	4602      	mov	r2, r0
 80056d4:	701a      	strb	r2, [r3, #0]
								if (inpar [i][IO_BASIC_FUNC])				// input has a function
 80056d6:	7afa      	ldrb	r2, [r7, #11]
 80056d8:	4946      	ldr	r1, [pc, #280]	; (80057f4 <main+0xac0>)
 80056da:	4613      	mov	r3, r2
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	1a9b      	subs	r3, r3, r2
 80056e0:	440b      	add	r3, r1
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d060      	beq.n	80057aa <main+0xa76>
									{
										for (j = 0; j < MAX_IO_TYPE; j++)					// write input to virtual input object
 80056e8:	2300      	movs	r3, #0
 80056ea:	72bb      	strb	r3, [r7, #10]
 80056ec:	e00e      	b.n	800570c <main+0x9d8>
											virt_in [j] = inpar [i][j];
 80056ee:	7afa      	ldrb	r2, [r7, #11]
 80056f0:	7ab8      	ldrb	r0, [r7, #10]
 80056f2:	7ab9      	ldrb	r1, [r7, #10]
 80056f4:	4c3f      	ldr	r4, [pc, #252]	; (80057f4 <main+0xac0>)
 80056f6:	4613      	mov	r3, r2
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	1a9b      	subs	r3, r3, r2
 80056fc:	4423      	add	r3, r4
 80056fe:	4403      	add	r3, r0
 8005700:	781a      	ldrb	r2, [r3, #0]
 8005702:	4b3f      	ldr	r3, [pc, #252]	; (8005800 <main+0xacc>)
 8005704:	545a      	strb	r2, [r3, r1]
										for (j = 0; j < MAX_IO_TYPE; j++)					// write input to virtual input object
 8005706:	7abb      	ldrb	r3, [r7, #10]
 8005708:	3301      	adds	r3, #1
 800570a:	72bb      	strb	r3, [r7, #10]
 800570c:	7abb      	ldrb	r3, [r7, #10]
 800570e:	2b06      	cmp	r3, #6
 8005710:	d9ed      	bls.n	80056ee <main+0x9ba>
										switch (inpar [i][IO_BASIC_FUNC])
 8005712:	7afa      	ldrb	r2, [r7, #11]
 8005714:	4937      	ldr	r1, [pc, #220]	; (80057f4 <main+0xac0>)
 8005716:	4613      	mov	r3, r2
 8005718:	00db      	lsls	r3, r3, #3
 800571a:	1a9b      	subs	r3, r3, r2
 800571c:	440b      	add	r3, r1
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	2b84      	cmp	r3, #132	; 0x84
 8005722:	d03b      	beq.n	800579c <main+0xa68>
 8005724:	2b84      	cmp	r3, #132	; 0x84
 8005726:	dc3c      	bgt.n	80057a2 <main+0xa6e>
 8005728:	2b02      	cmp	r3, #2
 800572a:	d02f      	beq.n	800578c <main+0xa58>
 800572c:	2b05      	cmp	r3, #5
 800572e:	d138      	bne.n	80057a2 <main+0xa6e>
											{
												case (CAR_CALL):						// standard car call
													if (help)
 8005730:	4b3a      	ldr	r3, [pc, #232]	; (800581c <main+0xae8>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d03a      	beq.n	80057ae <main+0xa7a>
													{
														transmit_in (virt_in);
 8005738:	4831      	ldr	r0, [pc, #196]	; (8005800 <main+0xacc>)
 800573a:	f7fc f825 	bl	8001788 <transmit_in>
														if(cntt >= 0)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	db34      	blt.n	80057ae <main+0xa7a>
														{
															bit_reset(instate[cntt/8],cntt%8);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	da00      	bge.n	800574c <main+0xa18>
 800574a:	3307      	adds	r3, #7
 800574c:	10db      	asrs	r3, r3, #3
 800574e:	461a      	mov	r2, r3
 8005750:	4b2a      	ldr	r3, [pc, #168]	; (80057fc <main+0xac8>)
 8005752:	5c9b      	ldrb	r3, [r3, r2]
 8005754:	b259      	sxtb	r1, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4258      	negs	r0, r3
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	f000 0007 	and.w	r0, r0, #7
 8005762:	bf58      	it	pl
 8005764:	4243      	negpl	r3, r0
 8005766:	2001      	movs	r0, #1
 8005768:	fa00 f303 	lsl.w	r3, r0, r3
 800576c:	b25b      	sxtb	r3, r3
 800576e:	43db      	mvns	r3, r3
 8005770:	b25b      	sxtb	r3, r3
 8005772:	400b      	ands	r3, r1
 8005774:	b25b      	sxtb	r3, r3
 8005776:	b2d9      	uxtb	r1, r3
 8005778:	4b20      	ldr	r3, [pc, #128]	; (80057fc <main+0xac8>)
 800577a:	5499      	strb	r1, [r3, r2]
															targetfloor_reg = targetfloor;
 800577c:	4b1e      	ldr	r3, [pc, #120]	; (80057f8 <main+0xac4>)
 800577e:	781a      	ldrb	r2, [r3, #0]
 8005780:	4b27      	ldr	r3, [pc, #156]	; (8005820 <main+0xaec>)
 8005782:	701a      	strb	r2, [r3, #0]
															targetfloor = -1;
 8005784:	4b1c      	ldr	r3, [pc, #112]	; (80057f8 <main+0xac4>)
 8005786:	22ff      	movs	r2, #255	; 0xff
 8005788:	701a      	strb	r2, [r3, #0]
														}

													}
													break;
 800578a:	e010      	b.n	80057ae <main+0xa7a>

												case (HALL_CALL):						// standard hall call
													if (help)
 800578c:	4b23      	ldr	r3, [pc, #140]	; (800581c <main+0xae8>)
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00e      	beq.n	80057b2 <main+0xa7e>
														{// landing call misuse
															transmit_in (virt_in);
 8005794:	481a      	ldr	r0, [pc, #104]	; (8005800 <main+0xacc>)
 8005796:	f7fb fff7 	bl	8001788 <transmit_in>
														}
													break;
 800579a:	e00a      	b.n	80057b2 <main+0xa7e>

												case (LOAD_IN):							// load measurement input
													transmit_load ();
 800579c:	f7fc f840 	bl	8001820 <transmit_load>
													break;
 80057a0:	e008      	b.n	80057b4 <main+0xa80>

												default:
													transmit_in (virt_in);
 80057a2:	4817      	ldr	r0, [pc, #92]	; (8005800 <main+0xacc>)
 80057a4:	f7fb fff0 	bl	8001788 <transmit_in>
													break;
 80057a8:	e004      	b.n	80057b4 <main+0xa80>
											}
				 					}
 80057aa:	bf00      	nop
 80057ac:	e002      	b.n	80057b4 <main+0xa80>
													break;
 80057ae:	bf00      	nop
 80057b0:	e000      	b.n	80057b4 <main+0xa80>
													break;
 80057b2:	bf00      	nop
				for (i = 0; i < mInOut_Number; i++)
 80057b4:	7afb      	ldrb	r3, [r7, #11]
 80057b6:	3301      	adds	r3, #1
 80057b8:	72fb      	strb	r3, [r7, #11]
 80057ba:	4b0c      	ldr	r3, [pc, #48]	; (80057ec <main+0xab8>)
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	7afa      	ldrb	r2, [r7, #11]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	f4ff af58 	bcc.w	8005676 <main+0x942>
							}
					}
				for(i=0; i<mMax_InByte; i++)
 80057c6:	2300      	movs	r3, #0
 80057c8:	72fb      	strb	r3, [r7, #11]
 80057ca:	e008      	b.n	80057de <main+0xaaa>
					inold[i] = instate[i];
 80057cc:	7afa      	ldrb	r2, [r7, #11]
 80057ce:	7afb      	ldrb	r3, [r7, #11]
 80057d0:	490a      	ldr	r1, [pc, #40]	; (80057fc <main+0xac8>)
 80057d2:	5c89      	ldrb	r1, [r1, r2]
 80057d4:	4a10      	ldr	r2, [pc, #64]	; (8005818 <main+0xae4>)
 80057d6:	54d1      	strb	r1, [r2, r3]
				for(i=0; i<mMax_InByte; i++)
 80057d8:	7afb      	ldrb	r3, [r7, #11]
 80057da:	3301      	adds	r3, #1
 80057dc:	72fb      	strb	r3, [r7, #11]
 80057de:	4b11      	ldr	r3, [pc, #68]	; (8005824 <main+0xaf0>)
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	7afa      	ldrb	r2, [r7, #11]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d3f1      	bcc.n	80057cc <main+0xa98>
  {
 80057e8:	e47d      	b.n	80050e6 <main+0x3b2>
 80057ea:	bf00      	nop
 80057ec:	20000184 	.word	0x20000184
 80057f0:	20000278 	.word	0x20000278
 80057f4:	20000598 	.word	0x20000598
 80057f8:	20000302 	.word	0x20000302
 80057fc:	200007e0 	.word	0x200007e0
 8005800:	200007c8 	.word	0x200007c8
 8005804:	20000292 	.word	0x20000292
 8005808:	20000188 	.word	0x20000188
 800580c:	77359400 	.word	0x77359400
 8005810:	2000018c 	.word	0x2000018c
 8005814:	20000290 	.word	0x20000290
 8005818:	20000554 	.word	0x20000554
 800581c:	20000ad0 	.word	0x20000ad0
 8005820:	20000303 	.word	0x20000303
 8005824:	20000b3c 	.word	0x20000b3c

08005828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b090      	sub	sp, #64	; 0x40
 800582c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800582e:	f107 0318 	add.w	r3, r7, #24
 8005832:	2228      	movs	r2, #40	; 0x28
 8005834:	2100      	movs	r1, #0
 8005836:	4618      	mov	r0, r3
 8005838:	f003 f9e2 	bl	8008c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800583c:	1d3b      	adds	r3, r7, #4
 800583e:	2200      	movs	r2, #0
 8005840:	601a      	str	r2, [r3, #0]
 8005842:	605a      	str	r2, [r3, #4]
 8005844:	609a      	str	r2, [r3, #8]
 8005846:	60da      	str	r2, [r3, #12]
 8005848:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800584a:	2309      	movs	r3, #9
 800584c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800584e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005852:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005854:	2300      	movs	r3, #0
 8005856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005858:	2301      	movs	r3, #1
 800585a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800585c:	2301      	movs	r3, #1
 800585e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005860:	2302      	movs	r3, #2
 8005862:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005864:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005868:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800586a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800586e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005870:	f107 0318 	add.w	r3, r7, #24
 8005874:	4618      	mov	r0, r3
 8005876:	f001 ff8b 	bl	8007790 <HAL_RCC_OscConfig>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8005880:	f000 f9f0 	bl	8005c64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005884:	230f      	movs	r3, #15
 8005886:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005888:	2302      	movs	r3, #2
 800588a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800588c:	2300      	movs	r3, #0
 800588e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005890:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005894:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800589a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800589c:	1d3b      	adds	r3, r7, #4
 800589e:	2102      	movs	r1, #2
 80058a0:	4618      	mov	r0, r3
 80058a2:	f002 f9f5 	bl	8007c90 <HAL_RCC_ClockConfig>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80058ac:	f000 f9da 	bl	8005c64 <Error_Handler>
  }
}
 80058b0:	bf00      	nop
 80058b2:	3740      	adds	r7, #64	; 0x40
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80058bc:	4b17      	ldr	r3, [pc, #92]	; (800591c <MX_CAN_Init+0x64>)
 80058be:	4a18      	ldr	r2, [pc, #96]	; (8005920 <MX_CAN_Init+0x68>)
 80058c0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80058c2:	4b16      	ldr	r3, [pc, #88]	; (800591c <MX_CAN_Init+0x64>)
 80058c4:	2210      	movs	r2, #16
 80058c6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80058c8:	4b14      	ldr	r3, [pc, #80]	; (800591c <MX_CAN_Init+0x64>)
 80058ca:	2200      	movs	r2, #0
 80058cc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80058ce:	4b13      	ldr	r3, [pc, #76]	; (800591c <MX_CAN_Init+0x64>)
 80058d0:	2200      	movs	r2, #0
 80058d2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80058d4:	4b11      	ldr	r3, [pc, #68]	; (800591c <MX_CAN_Init+0x64>)
 80058d6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80058da:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80058dc:	4b0f      	ldr	r3, [pc, #60]	; (800591c <MX_CAN_Init+0x64>)
 80058de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80058e2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80058e4:	4b0d      	ldr	r3, [pc, #52]	; (800591c <MX_CAN_Init+0x64>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80058ea:	4b0c      	ldr	r3, [pc, #48]	; (800591c <MX_CAN_Init+0x64>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80058f0:	4b0a      	ldr	r3, [pc, #40]	; (800591c <MX_CAN_Init+0x64>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80058f6:	4b09      	ldr	r3, [pc, #36]	; (800591c <MX_CAN_Init+0x64>)
 80058f8:	2201      	movs	r2, #1
 80058fa:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80058fc:	4b07      	ldr	r3, [pc, #28]	; (800591c <MX_CAN_Init+0x64>)
 80058fe:	2200      	movs	r2, #0
 8005900:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8005902:	4b06      	ldr	r3, [pc, #24]	; (800591c <MX_CAN_Init+0x64>)
 8005904:	2200      	movs	r2, #0
 8005906:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8005908:	4804      	ldr	r0, [pc, #16]	; (800591c <MX_CAN_Init+0x64>)
 800590a:	f000 fc8f 	bl	800622c <HAL_CAN_Init>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8005914:	f000 f9a6 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8005918:	bf00      	nop
 800591a:	bd80      	pop	{r7, pc}
 800591c:	200007a0 	.word	0x200007a0
 8005920:	40006400 	.word	0x40006400

08005924 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8005928:	4b09      	ldr	r3, [pc, #36]	; (8005950 <MX_IWDG_Init+0x2c>)
 800592a:	4a0a      	ldr	r2, [pc, #40]	; (8005954 <MX_IWDG_Init+0x30>)
 800592c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800592e:	4b08      	ldr	r3, [pc, #32]	; (8005950 <MX_IWDG_Init+0x2c>)
 8005930:	2204      	movs	r2, #4
 8005932:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8005934:	4b06      	ldr	r3, [pc, #24]	; (8005950 <MX_IWDG_Init+0x2c>)
 8005936:	f640 72ff 	movw	r2, #4095	; 0xfff
 800593a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800593c:	4804      	ldr	r0, [pc, #16]	; (8005950 <MX_IWDG_Init+0x2c>)
 800593e:	f001 fed6 	bl	80076ee <HAL_IWDG_Init>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8005948:	f000 f98c 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800594c:	bf00      	nop
 800594e:	bd80      	pop	{r7, pc}
 8005950:	2000058c 	.word	0x2000058c
 8005954:	40003000 	.word	0x40003000

08005958 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800595e:	f107 0308 	add.w	r3, r7, #8
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]
 8005966:	605a      	str	r2, [r3, #4]
 8005968:	609a      	str	r2, [r3, #8]
 800596a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800596c:	463b      	mov	r3, r7
 800596e:	2200      	movs	r2, #0
 8005970:	601a      	str	r2, [r3, #0]
 8005972:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005974:	4b1e      	ldr	r3, [pc, #120]	; (80059f0 <MX_TIM1_Init+0x98>)
 8005976:	4a1f      	ldr	r2, [pc, #124]	; (80059f4 <MX_TIM1_Init+0x9c>)
 8005978:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 800597a:	4b1d      	ldr	r3, [pc, #116]	; (80059f0 <MX_TIM1_Init+0x98>)
 800597c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8005980:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005982:	4b1b      	ldr	r3, [pc, #108]	; (80059f0 <MX_TIM1_Init+0x98>)
 8005984:	2200      	movs	r2, #0
 8005986:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8005988:	4b19      	ldr	r3, [pc, #100]	; (80059f0 <MX_TIM1_Init+0x98>)
 800598a:	2263      	movs	r2, #99	; 0x63
 800598c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800598e:	4b18      	ldr	r3, [pc, #96]	; (80059f0 <MX_TIM1_Init+0x98>)
 8005990:	2200      	movs	r2, #0
 8005992:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005994:	4b16      	ldr	r3, [pc, #88]	; (80059f0 <MX_TIM1_Init+0x98>)
 8005996:	2200      	movs	r2, #0
 8005998:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800599a:	4b15      	ldr	r3, [pc, #84]	; (80059f0 <MX_TIM1_Init+0x98>)
 800599c:	2200      	movs	r2, #0
 800599e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80059a0:	4813      	ldr	r0, [pc, #76]	; (80059f0 <MX_TIM1_Init+0x98>)
 80059a2:	f002 fb0f 	bl	8007fc4 <HAL_TIM_Base_Init>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d001      	beq.n	80059b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80059ac:	f000 f95a 	bl	8005c64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80059b6:	f107 0308 	add.w	r3, r7, #8
 80059ba:	4619      	mov	r1, r3
 80059bc:	480c      	ldr	r0, [pc, #48]	; (80059f0 <MX_TIM1_Init+0x98>)
 80059be:	f002 fcab 	bl	8008318 <HAL_TIM_ConfigClockSource>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80059c8:	f000 f94c 	bl	8005c64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059cc:	2300      	movs	r3, #0
 80059ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059d0:	2300      	movs	r3, #0
 80059d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80059d4:	463b      	mov	r3, r7
 80059d6:	4619      	mov	r1, r3
 80059d8:	4805      	ldr	r0, [pc, #20]	; (80059f0 <MX_TIM1_Init+0x98>)
 80059da:	f002 fe7d 	bl	80086d8 <HAL_TIMEx_MasterConfigSynchronization>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80059e4:	f000 f93e 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80059e8:	bf00      	nop
 80059ea:	3718      	adds	r7, #24
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	20000a74 	.word	0x20000a74
 80059f4:	40012c00 	.word	0x40012c00

080059f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b086      	sub	sp, #24
 80059fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059fe:	f107 0308 	add.w	r3, r7, #8
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]
 8005a06:	605a      	str	r2, [r3, #4]
 8005a08:	609a      	str	r2, [r3, #8]
 8005a0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a0c:	463b      	mov	r3, r7
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005a14:	4b1e      	ldr	r3, [pc, #120]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005a1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8005a1c:	4b1c      	ldr	r3, [pc, #112]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a1e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8005a22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a24:	4b1a      	ldr	r3, [pc, #104]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 8005a2a:	4b19      	ldr	r3, [pc, #100]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a2c:	f241 3287 	movw	r2, #4999	; 0x1387
 8005a30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a32:	4b17      	ldr	r3, [pc, #92]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a38:	4b15      	ldr	r3, [pc, #84]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005a3e:	4814      	ldr	r0, [pc, #80]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a40:	f002 fac0 	bl	8007fc4 <HAL_TIM_Base_Init>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005a4a:	f000 f90b 	bl	8005c64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005a54:	f107 0308 	add.w	r3, r7, #8
 8005a58:	4619      	mov	r1, r3
 8005a5a:	480d      	ldr	r0, [pc, #52]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a5c:	f002 fc5c 	bl	8008318 <HAL_TIM_ConfigClockSource>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8005a66:	f000 f8fd 	bl	8005c64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005a72:	463b      	mov	r3, r7
 8005a74:	4619      	mov	r1, r3
 8005a76:	4806      	ldr	r0, [pc, #24]	; (8005a90 <MX_TIM2_Init+0x98>)
 8005a78:	f002 fe2e 	bl	80086d8 <HAL_TIMEx_MasterConfigSynchronization>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8005a82:	f000 f8ef 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005a86:	bf00      	nop
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	20000af4 	.word	0x20000af4

08005a94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005a98:	4b11      	ldr	r3, [pc, #68]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005a9a:	4a12      	ldr	r2, [pc, #72]	; (8005ae4 <MX_USART1_UART_Init+0x50>)
 8005a9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005a9e:	4b10      	ldr	r3, [pc, #64]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005aa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005aa4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005aa6:	4b0e      	ldr	r3, [pc, #56]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005aac:	4b0c      	ldr	r3, [pc, #48]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005ab2:	4b0b      	ldr	r3, [pc, #44]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005ab8:	4b09      	ldr	r3, [pc, #36]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005aba:	220c      	movs	r2, #12
 8005abc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005abe:	4b08      	ldr	r3, [pc, #32]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ac4:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005aca:	4805      	ldr	r0, [pc, #20]	; (8005ae0 <MX_USART1_UART_Init+0x4c>)
 8005acc:	f002 fe74 	bl	80087b8 <HAL_UART_Init>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005ad6:	f000 f8c5 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ada:	bf00      	nop
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	20000a20 	.word	0x20000a20
 8005ae4:	40013800 	.word	0x40013800

08005ae8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005aec:	4b11      	ldr	r3, [pc, #68]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005aee:	4a12      	ldr	r2, [pc, #72]	; (8005b38 <MX_USART2_UART_Init+0x50>)
 8005af0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005af2:	4b10      	ldr	r3, [pc, #64]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005af4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005af8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005afa:	4b0e      	ldr	r3, [pc, #56]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005b00:	4b0c      	ldr	r3, [pc, #48]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b06:	4b0b      	ldr	r3, [pc, #44]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b0c:	4b09      	ldr	r3, [pc, #36]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005b0e:	220c      	movs	r2, #12
 8005b10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b12:	4b08      	ldr	r3, [pc, #32]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005b14:	2200      	movs	r2, #0
 8005b16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b18:	4b06      	ldr	r3, [pc, #24]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b1e:	4805      	ldr	r0, [pc, #20]	; (8005b34 <MX_USART2_UART_Init+0x4c>)
 8005b20:	f002 fe4a 	bl	80087b8 <HAL_UART_Init>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005b2a:	f000 f89b 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005b2e:	bf00      	nop
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	20000b40 	.word	0x20000b40
 8005b38:	40004400 	.word	0x40004400

08005b3c <MX_WWDG_Init>:
  * @brief WWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_WWDG_Init(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	af00      	add	r7, sp, #0
  /* USER CODE END WWDG_Init 0 */

  /* USER CODE BEGIN WWDG_Init 1 */

  /* USER CODE END WWDG_Init 1 */
  hwwdg.Instance = WWDG;
 8005b40:	4b0c      	ldr	r3, [pc, #48]	; (8005b74 <MX_WWDG_Init+0x38>)
 8005b42:	4a0d      	ldr	r2, [pc, #52]	; (8005b78 <MX_WWDG_Init+0x3c>)
 8005b44:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 8005b46:	4b0b      	ldr	r3, [pc, #44]	; (8005b74 <MX_WWDG_Init+0x38>)
 8005b48:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8005b4c:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 127;
 8005b4e:	4b09      	ldr	r3, [pc, #36]	; (8005b74 <MX_WWDG_Init+0x38>)
 8005b50:	227f      	movs	r2, #127	; 0x7f
 8005b52:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 127;
 8005b54:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <MX_WWDG_Init+0x38>)
 8005b56:	227f      	movs	r2, #127	; 0x7f
 8005b58:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_DISABLE;
 8005b5a:	4b06      	ldr	r3, [pc, #24]	; (8005b74 <MX_WWDG_Init+0x38>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8005b60:	4804      	ldr	r0, [pc, #16]	; (8005b74 <MX_WWDG_Init+0x38>)
 8005b62:	f002 ffe1 	bl	8008b28 <HAL_WWDG_Init>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <MX_WWDG_Init+0x34>
  {
    Error_Handler();
 8005b6c:	f000 f87a 	bl	8005c64 <Error_Handler>
  }
  /* USER CODE BEGIN WWDG_Init 2 */

  /* USER CODE END WWDG_Init 2 */

}
 8005b70:	bf00      	nop
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	20000abc 	.word	0x20000abc
 8005b78:	40002c00 	.word	0x40002c00

08005b7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b82:	f107 0310 	add.w	r3, r7, #16
 8005b86:	2200      	movs	r2, #0
 8005b88:	601a      	str	r2, [r3, #0]
 8005b8a:	605a      	str	r2, [r3, #4]
 8005b8c:	609a      	str	r2, [r3, #8]
 8005b8e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005b90:	4b31      	ldr	r3, [pc, #196]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	4a30      	ldr	r2, [pc, #192]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005b96:	f043 0320 	orr.w	r3, r3, #32
 8005b9a:	6193      	str	r3, [r2, #24]
 8005b9c:	4b2e      	ldr	r3, [pc, #184]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	f003 0320 	and.w	r3, r3, #32
 8005ba4:	60fb      	str	r3, [r7, #12]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ba8:	4b2b      	ldr	r3, [pc, #172]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	4a2a      	ldr	r2, [pc, #168]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005bae:	f043 0304 	orr.w	r3, r3, #4
 8005bb2:	6193      	str	r3, [r2, #24]
 8005bb4:	4b28      	ldr	r3, [pc, #160]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	60bb      	str	r3, [r7, #8]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bc0:	4b25      	ldr	r3, [pc, #148]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	4a24      	ldr	r2, [pc, #144]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005bc6:	f043 0308 	orr.w	r3, r3, #8
 8005bca:	6193      	str	r3, [r2, #24]
 8005bcc:	4b22      	ldr	r3, [pc, #136]	; (8005c58 <MX_GPIO_Init+0xdc>)
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	f003 0308 	and.w	r3, r3, #8
 8005bd4:	607b      	str	r3, [r7, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Out_Pin|HC595_SEL_Pin|SCK_Pin|MOSI_Pin
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f248 11a3 	movw	r1, #33187	; 0x81a3
 8005bde:	481f      	ldr	r0, [pc, #124]	; (8005c5c <MX_GPIO_Init+0xe0>)
 8005be0:	f001 fd6d 	bl	80076be <HAL_GPIO_WritePin>
                          |UART_DE_Pin|HC166_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Buzzer_Out_Pin HC595_SEL_Pin SCK_Pin MOSI_Pin
                           UART_DE_Pin HC166_SEL_Pin */
  GPIO_InitStruct.Pin = Buzzer_Out_Pin|HC595_SEL_Pin|SCK_Pin|MOSI_Pin
 8005be4:	f248 13a3 	movw	r3, #33187	; 0x81a3
 8005be8:	613b      	str	r3, [r7, #16]
                          |UART_DE_Pin|HC166_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bea:	2301      	movs	r3, #1
 8005bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bf6:	f107 0310 	add.w	r3, r7, #16
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4817      	ldr	r0, [pc, #92]	; (8005c5c <MX_GPIO_Init+0xe0>)
 8005bfe:	f001 fbc3 	bl	8007388 <HAL_GPIO_Init>

  /*Configure GPIO pin : MISO_Pin */
  GPIO_InitStruct.Pin = MISO_Pin;
 8005c02:	2340      	movs	r3, #64	; 0x40
 8005c04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c06:	2300      	movs	r3, #0
 8005c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8005c0e:	f107 0310 	add.w	r3, r7, #16
 8005c12:	4619      	mov	r1, r3
 8005c14:	4811      	ldr	r0, [pc, #68]	; (8005c5c <MX_GPIO_Init+0xe0>)
 8005c16:	f001 fbb7 	bl	8007388 <HAL_GPIO_Init>

  /*Configure GPIO pins : IC_IN1_Pin IC_IN2_Pin IC_IN3_Pin IC_IN11_Pin
                           IC_IN12_Pin IC_IN13_Pin IC_IN14_Pin IC_IN4_Pin
                           IC_IN5_Pin IC_IN6_Pin IC_IN7_Pin IC_IN8_Pin
                           IC_IN9_Pin IC_IN10_Pin */
  GPIO_InitStruct.Pin = IC_IN1_Pin|IC_IN2_Pin|IC_IN3_Pin|IC_IN11_Pin
 8005c1a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8005c1e:	613b      	str	r3, [r7, #16]
                          |IC_IN12_Pin|IC_IN13_Pin|IC_IN14_Pin|IC_IN4_Pin
                          |IC_IN5_Pin|IC_IN6_Pin|IC_IN7_Pin|IC_IN8_Pin
                          |IC_IN9_Pin|IC_IN10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c20:	2300      	movs	r3, #0
 8005c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c24:	2300      	movs	r3, #0
 8005c26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c28:	f107 0310 	add.w	r3, r7, #16
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	480c      	ldr	r0, [pc, #48]	; (8005c60 <MX_GPIO_Init+0xe4>)
 8005c30:	f001 fbaa 	bl	8007388 <HAL_GPIO_Init>

  /*Configure GPIO pin : NODE_ID_Pin */
  GPIO_InitStruct.Pin = NODE_ID_Pin;
 8005c34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005c38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NODE_ID_GPIO_Port, &GPIO_InitStruct);
 8005c42:	f107 0310 	add.w	r3, r7, #16
 8005c46:	4619      	mov	r1, r3
 8005c48:	4805      	ldr	r0, [pc, #20]	; (8005c60 <MX_GPIO_Init+0xe4>)
 8005c4a:	f001 fb9d 	bl	8007388 <HAL_GPIO_Init>

}
 8005c4e:	bf00      	nop
 8005c50:	3720      	adds	r7, #32
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	40010800 	.word	0x40010800
 8005c60:	40010c00 	.word	0x40010c00

08005c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005c68:	b672      	cpsid	i
}
 8005c6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005c6c:	e7fe      	b.n	8005c6c <Error_Handler+0x8>
	...

08005c70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005c76:	4b15      	ldr	r3, [pc, #84]	; (8005ccc <HAL_MspInit+0x5c>)
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	4a14      	ldr	r2, [pc, #80]	; (8005ccc <HAL_MspInit+0x5c>)
 8005c7c:	f043 0301 	orr.w	r3, r3, #1
 8005c80:	6193      	str	r3, [r2, #24]
 8005c82:	4b12      	ldr	r3, [pc, #72]	; (8005ccc <HAL_MspInit+0x5c>)
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	60bb      	str	r3, [r7, #8]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c8e:	4b0f      	ldr	r3, [pc, #60]	; (8005ccc <HAL_MspInit+0x5c>)
 8005c90:	69db      	ldr	r3, [r3, #28]
 8005c92:	4a0e      	ldr	r2, [pc, #56]	; (8005ccc <HAL_MspInit+0x5c>)
 8005c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c98:	61d3      	str	r3, [r2, #28]
 8005c9a:	4b0c      	ldr	r3, [pc, #48]	; (8005ccc <HAL_MspInit+0x5c>)
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ca2:	607b      	str	r3, [r7, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005ca6:	4b0a      	ldr	r3, [pc, #40]	; (8005cd0 <HAL_MspInit+0x60>)
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	60fb      	str	r3, [r7, #12]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005cb2:	60fb      	str	r3, [r7, #12]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	4a04      	ldr	r2, [pc, #16]	; (8005cd0 <HAL_MspInit+0x60>)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	40010000 	.word	0x40010000

08005cd4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b088      	sub	sp, #32
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cdc:	f107 0310 	add.w	r3, r7, #16
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	605a      	str	r2, [r3, #4]
 8005ce6:	609a      	str	r2, [r3, #8]
 8005ce8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a2c      	ldr	r2, [pc, #176]	; (8005da0 <HAL_CAN_MspInit+0xcc>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d151      	bne.n	8005d98 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005cf4:	4b2b      	ldr	r3, [pc, #172]	; (8005da4 <HAL_CAN_MspInit+0xd0>)
 8005cf6:	69db      	ldr	r3, [r3, #28]
 8005cf8:	4a2a      	ldr	r2, [pc, #168]	; (8005da4 <HAL_CAN_MspInit+0xd0>)
 8005cfa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005cfe:	61d3      	str	r3, [r2, #28]
 8005d00:	4b28      	ldr	r3, [pc, #160]	; (8005da4 <HAL_CAN_MspInit+0xd0>)
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d08:	60fb      	str	r3, [r7, #12]
 8005d0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d0c:	4b25      	ldr	r3, [pc, #148]	; (8005da4 <HAL_CAN_MspInit+0xd0>)
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	4a24      	ldr	r2, [pc, #144]	; (8005da4 <HAL_CAN_MspInit+0xd0>)
 8005d12:	f043 0304 	orr.w	r3, r3, #4
 8005d16:	6193      	str	r3, [r2, #24]
 8005d18:	4b22      	ldr	r3, [pc, #136]	; (8005da4 <HAL_CAN_MspInit+0xd0>)
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	60bb      	str	r3, [r7, #8]
 8005d22:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005d24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d28:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d32:	f107 0310 	add.w	r3, r7, #16
 8005d36:	4619      	mov	r1, r3
 8005d38:	481b      	ldr	r0, [pc, #108]	; (8005da8 <HAL_CAN_MspInit+0xd4>)
 8005d3a:	f001 fb25 	bl	8007388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005d3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d44:	2302      	movs	r3, #2
 8005d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d4c:	f107 0310 	add.w	r3, r7, #16
 8005d50:	4619      	mov	r1, r3
 8005d52:	4815      	ldr	r0, [pc, #84]	; (8005da8 <HAL_CAN_MspInit+0xd4>)
 8005d54:	f001 fb18 	bl	8007388 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2100      	movs	r1, #0
 8005d5c:	2013      	movs	r0, #19
 8005d5e:	f001 f990 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8005d62:	2013      	movs	r0, #19
 8005d64:	f001 f9a9 	bl	80070ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8005d68:	2200      	movs	r2, #0
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	2014      	movs	r0, #20
 8005d6e:	f001 f988 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005d72:	2014      	movs	r0, #20
 8005d74:	f001 f9a1 	bl	80070ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8005d78:	2200      	movs	r2, #0
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	2015      	movs	r0, #21
 8005d7e:	f001 f980 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8005d82:	2015      	movs	r0, #21
 8005d84:	f001 f999 	bl	80070ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8005d88:	2200      	movs	r2, #0
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	2016      	movs	r0, #22
 8005d8e:	f001 f978 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8005d92:	2016      	movs	r0, #22
 8005d94:	f001 f991 	bl	80070ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8005d98:	bf00      	nop
 8005d9a:	3720      	adds	r7, #32
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40006400 	.word	0x40006400
 8005da4:	40021000 	.word	0x40021000
 8005da8:	40010800 	.word	0x40010800

08005dac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1e      	ldr	r2, [pc, #120]	; (8005e34 <HAL_TIM_Base_MspInit+0x88>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d11c      	bne.n	8005df8 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005dbe:	4b1e      	ldr	r3, [pc, #120]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	4a1d      	ldr	r2, [pc, #116]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005dc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005dc8:	6193      	str	r3, [r2, #24]
 8005dca:	4b1b      	ldr	r3, [pc, #108]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	2100      	movs	r1, #0
 8005dda:	2018      	movs	r0, #24
 8005ddc:	f001 f951 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8005de0:	2018      	movs	r0, #24
 8005de2:	f001 f96a 	bl	80070ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8005de6:	2200      	movs	r2, #0
 8005de8:	2100      	movs	r1, #0
 8005dea:	2019      	movs	r0, #25
 8005dec:	f001 f949 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8005df0:	2019      	movs	r0, #25
 8005df2:	f001 f962 	bl	80070ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005df6:	e018      	b.n	8005e2a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e00:	d113      	bne.n	8005e2a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005e02:	4b0d      	ldr	r3, [pc, #52]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	4a0c      	ldr	r2, [pc, #48]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005e08:	f043 0301 	orr.w	r3, r3, #1
 8005e0c:	61d3      	str	r3, [r2, #28]
 8005e0e:	4b0a      	ldr	r3, [pc, #40]	; (8005e38 <HAL_TIM_Base_MspInit+0x8c>)
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	60bb      	str	r3, [r7, #8]
 8005e18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	201c      	movs	r0, #28
 8005e20:	f001 f92f 	bl	8007082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005e24:	201c      	movs	r0, #28
 8005e26:	f001 f948 	bl	80070ba <HAL_NVIC_EnableIRQ>
}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	40012c00 	.word	0x40012c00
 8005e38:	40021000 	.word	0x40021000

08005e3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b08a      	sub	sp, #40	; 0x28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e44:	f107 0318 	add.w	r3, r7, #24
 8005e48:	2200      	movs	r2, #0
 8005e4a:	601a      	str	r2, [r3, #0]
 8005e4c:	605a      	str	r2, [r3, #4]
 8005e4e:	609a      	str	r2, [r3, #8]
 8005e50:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a37      	ldr	r2, [pc, #220]	; (8005f34 <HAL_UART_MspInit+0xf8>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d132      	bne.n	8005ec2 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e5c:	4b36      	ldr	r3, [pc, #216]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	4a35      	ldr	r2, [pc, #212]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005e62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e66:	6193      	str	r3, [r2, #24]
 8005e68:	4b33      	ldr	r3, [pc, #204]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e74:	4b30      	ldr	r3, [pc, #192]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	4a2f      	ldr	r2, [pc, #188]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005e7a:	f043 0304 	orr.w	r3, r3, #4
 8005e7e:	6193      	str	r3, [r2, #24]
 8005e80:	4b2d      	ldr	r3, [pc, #180]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	f003 0304 	and.w	r3, r3, #4
 8005e88:	613b      	str	r3, [r7, #16]
 8005e8a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005e8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e92:	2302      	movs	r3, #2
 8005e94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005e96:	2303      	movs	r3, #3
 8005e98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e9a:	f107 0318 	add.w	r3, r7, #24
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	4826      	ldr	r0, [pc, #152]	; (8005f3c <HAL_UART_MspInit+0x100>)
 8005ea2:	f001 fa71 	bl	8007388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005eac:	2300      	movs	r3, #0
 8005eae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eb4:	f107 0318 	add.w	r3, r7, #24
 8005eb8:	4619      	mov	r1, r3
 8005eba:	4820      	ldr	r0, [pc, #128]	; (8005f3c <HAL_UART_MspInit+0x100>)
 8005ebc:	f001 fa64 	bl	8007388 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005ec0:	e034      	b.n	8005f2c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1e      	ldr	r2, [pc, #120]	; (8005f40 <HAL_UART_MspInit+0x104>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d12f      	bne.n	8005f2c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ecc:	4b1a      	ldr	r3, [pc, #104]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	4a19      	ldr	r2, [pc, #100]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005ed2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ed6:	61d3      	str	r3, [r2, #28]
 8005ed8:	4b17      	ldr	r3, [pc, #92]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ee0:	60fb      	str	r3, [r7, #12]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ee4:	4b14      	ldr	r3, [pc, #80]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	4a13      	ldr	r2, [pc, #76]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005eea:	f043 0304 	orr.w	r3, r3, #4
 8005eee:	6193      	str	r3, [r2, #24]
 8005ef0:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <HAL_UART_MspInit+0xfc>)
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	f003 0304 	and.w	r3, r3, #4
 8005ef8:	60bb      	str	r3, [r7, #8]
 8005efa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005efc:	2304      	movs	r3, #4
 8005efe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f00:	2302      	movs	r3, #2
 8005f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f04:	2303      	movs	r3, #3
 8005f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f08:	f107 0318 	add.w	r3, r7, #24
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	480b      	ldr	r0, [pc, #44]	; (8005f3c <HAL_UART_MspInit+0x100>)
 8005f10:	f001 fa3a 	bl	8007388 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005f14:	2308      	movs	r3, #8
 8005f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f20:	f107 0318 	add.w	r3, r7, #24
 8005f24:	4619      	mov	r1, r3
 8005f26:	4805      	ldr	r0, [pc, #20]	; (8005f3c <HAL_UART_MspInit+0x100>)
 8005f28:	f001 fa2e 	bl	8007388 <HAL_GPIO_Init>
}
 8005f2c:	bf00      	nop
 8005f2e:	3728      	adds	r7, #40	; 0x28
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	40013800 	.word	0x40013800
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	40010800 	.word	0x40010800
 8005f40:	40004400 	.word	0x40004400

08005f44 <HAL_WWDG_MspInit>:
* This function configures the hardware resources used in this example
* @param hwwdg: WWDG handle pointer
* @retval None
*/
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  if(hwwdg->Instance==WWDG)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a09      	ldr	r2, [pc, #36]	; (8005f78 <HAL_WWDG_MspInit+0x34>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d10b      	bne.n	8005f6e <HAL_WWDG_MspInit+0x2a>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 8005f56:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <HAL_WWDG_MspInit+0x38>)
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	4a08      	ldr	r2, [pc, #32]	; (8005f7c <HAL_WWDG_MspInit+0x38>)
 8005f5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f60:	61d3      	str	r3, [r2, #28]
 8005f62:	4b06      	ldr	r3, [pc, #24]	; (8005f7c <HAL_WWDG_MspInit+0x38>)
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 8005f6e:	bf00      	nop
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	40002c00 	.word	0x40002c00
 8005f7c:	40021000 	.word	0x40021000

08005f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005f84:	e7fe      	b.n	8005f84 <NMI_Handler+0x4>

08005f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f86:	b480      	push	{r7}
 8005f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f8a:	e7fe      	b.n	8005f8a <HardFault_Handler+0x4>

08005f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f90:	e7fe      	b.n	8005f90 <MemManage_Handler+0x4>

08005f92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005f92:	b480      	push	{r7}
 8005f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f96:	e7fe      	b.n	8005f96 <BusFault_Handler+0x4>

08005f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f9c:	e7fe      	b.n	8005f9c <UsageFault_Handler+0x4>

08005f9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005fa2:	bf00      	nop
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bc80      	pop	{r7}
 8005fa8:	4770      	bx	lr

08005faa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005faa:	b480      	push	{r7}
 8005fac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005fae:	bf00      	nop
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005fba:	bf00      	nop
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bc80      	pop	{r7}
 8005fc0:	4770      	bx	lr

08005fc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005fc6:	f000 f8f1 	bl	80061ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005fca:	bf00      	nop
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8005fd4:	4802      	ldr	r0, [pc, #8]	; (8005fe0 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8005fd6:	f000 fd67 	bl	8006aa8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8005fda:	bf00      	nop
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	200007a0 	.word	0x200007a0

08005fe4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8005fe8:	4802      	ldr	r0, [pc, #8]	; (8005ff4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8005fea:	f000 fd5d 	bl	8006aa8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8005fee:	bf00      	nop
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	200007a0 	.word	0x200007a0

08005ff8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8005ffc:	4802      	ldr	r0, [pc, #8]	; (8006008 <CAN1_RX1_IRQHandler+0x10>)
 8005ffe:	f000 fd53 	bl	8006aa8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8006002:	bf00      	nop
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	200007a0 	.word	0x200007a0

0800600c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8006010:	4802      	ldr	r0, [pc, #8]	; (800601c <CAN1_SCE_IRQHandler+0x10>)
 8006012:	f000 fd49 	bl	8006aa8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8006016:	bf00      	nop
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	200007a0 	.word	0x200007a0

08006020 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006024:	4802      	ldr	r0, [pc, #8]	; (8006030 <TIM1_BRK_IRQHandler+0x10>)
 8006026:	f002 f86f 	bl	8008108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800602a:	bf00      	nop
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000a74 	.word	0x20000a74

08006034 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006038:	4802      	ldr	r0, [pc, #8]	; (8006044 <TIM1_UP_IRQHandler+0x10>)
 800603a:	f002 f865 	bl	8008108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800603e:	bf00      	nop
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20000a74 	.word	0x20000a74

08006048 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800604c:	4802      	ldr	r0, [pc, #8]	; (8006058 <TIM2_IRQHandler+0x10>)
 800604e:	f002 f85b 	bl	8008108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006052:	bf00      	nop
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	20000af4 	.word	0x20000af4

0800605c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b086      	sub	sp, #24
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006064:	4a14      	ldr	r2, [pc, #80]	; (80060b8 <_sbrk+0x5c>)
 8006066:	4b15      	ldr	r3, [pc, #84]	; (80060bc <_sbrk+0x60>)
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006070:	4b13      	ldr	r3, [pc, #76]	; (80060c0 <_sbrk+0x64>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d102      	bne.n	800607e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006078:	4b11      	ldr	r3, [pc, #68]	; (80060c0 <_sbrk+0x64>)
 800607a:	4a12      	ldr	r2, [pc, #72]	; (80060c4 <_sbrk+0x68>)
 800607c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800607e:	4b10      	ldr	r3, [pc, #64]	; (80060c0 <_sbrk+0x64>)
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4413      	add	r3, r2
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	429a      	cmp	r2, r3
 800608a:	d207      	bcs.n	800609c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800608c:	f002 fd80 	bl	8008b90 <__errno>
 8006090:	4603      	mov	r3, r0
 8006092:	220c      	movs	r2, #12
 8006094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006096:	f04f 33ff 	mov.w	r3, #4294967295
 800609a:	e009      	b.n	80060b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800609c:	4b08      	ldr	r3, [pc, #32]	; (80060c0 <_sbrk+0x64>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80060a2:	4b07      	ldr	r3, [pc, #28]	; (80060c0 <_sbrk+0x64>)
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4413      	add	r3, r2
 80060aa:	4a05      	ldr	r2, [pc, #20]	; (80060c0 <_sbrk+0x64>)
 80060ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80060ae:	68fb      	ldr	r3, [r7, #12]
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3718      	adds	r7, #24
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	20005000 	.word	0x20005000
 80060bc:	00000400 	.word	0x00000400
 80060c0:	20000320 	.word	0x20000320
 80060c4:	20000bd8 	.word	0x20000bd8

080060c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80060c8:	b480      	push	{r7}
 80060ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80060cc:	bf00      	nop
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bc80      	pop	{r7}
 80060d2:	4770      	bx	lr

080060d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80060d4:	480c      	ldr	r0, [pc, #48]	; (8006108 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80060d6:	490d      	ldr	r1, [pc, #52]	; (800610c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80060d8:	4a0d      	ldr	r2, [pc, #52]	; (8006110 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80060da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80060dc:	e002      	b.n	80060e4 <LoopCopyDataInit>

080060de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80060de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80060e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80060e2:	3304      	adds	r3, #4

080060e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80060e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80060e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80060e8:	d3f9      	bcc.n	80060de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80060ea:	4a0a      	ldr	r2, [pc, #40]	; (8006114 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80060ec:	4c0a      	ldr	r4, [pc, #40]	; (8006118 <LoopFillZerobss+0x22>)
  movs r3, #0
 80060ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80060f0:	e001      	b.n	80060f6 <LoopFillZerobss>

080060f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80060f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80060f4:	3204      	adds	r2, #4

080060f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80060f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80060f8:	d3fb      	bcc.n	80060f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80060fa:	f7ff ffe5 	bl	80060c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80060fe:	f002 fd4d 	bl	8008b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006102:	f7fe fe17 	bl	8004d34 <main>
  bx lr
 8006106:	4770      	bx	lr
  ldr r0, =_sdata
 8006108:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800610c:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8006110:	080095b0 	.word	0x080095b0
  ldr r2, =_sbss
 8006114:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8006118:	20000bd8 	.word	0x20000bd8

0800611c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800611c:	e7fe      	b.n	800611c <ADC1_2_IRQHandler>
	...

08006120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006124:	4b08      	ldr	r3, [pc, #32]	; (8006148 <HAL_Init+0x28>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a07      	ldr	r2, [pc, #28]	; (8006148 <HAL_Init+0x28>)
 800612a:	f043 0310 	orr.w	r3, r3, #16
 800612e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006130:	2003      	movs	r0, #3
 8006132:	f000 ff9b 	bl	800706c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006136:	2000      	movs	r0, #0
 8006138:	f000 f808 	bl	800614c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800613c:	f7ff fd98 	bl	8005c70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	40022000 	.word	0x40022000

0800614c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b082      	sub	sp, #8
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006154:	4b12      	ldr	r3, [pc, #72]	; (80061a0 <HAL_InitTick+0x54>)
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	4b12      	ldr	r3, [pc, #72]	; (80061a4 <HAL_InitTick+0x58>)
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	4619      	mov	r1, r3
 800615e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006162:	fbb3 f3f1 	udiv	r3, r3, r1
 8006166:	fbb2 f3f3 	udiv	r3, r2, r3
 800616a:	4618      	mov	r0, r3
 800616c:	f000 ffb7 	bl	80070de <HAL_SYSTICK_Config>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d001      	beq.n	800617a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e00e      	b.n	8006198 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2b0f      	cmp	r3, #15
 800617e:	d80a      	bhi.n	8006196 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006180:	2200      	movs	r2, #0
 8006182:	6879      	ldr	r1, [r7, #4]
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	f000 ff7b 	bl	8007082 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800618c:	4a06      	ldr	r2, [pc, #24]	; (80061a8 <HAL_InitTick+0x5c>)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	e000      	b.n	8006198 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
}
 8006198:	4618      	mov	r0, r3
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	200001a4 	.word	0x200001a4
 80061a4:	200001ac 	.word	0x200001ac
 80061a8:	200001a8 	.word	0x200001a8

080061ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80061b0:	4b05      	ldr	r3, [pc, #20]	; (80061c8 <HAL_IncTick+0x1c>)
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	461a      	mov	r2, r3
 80061b6:	4b05      	ldr	r3, [pc, #20]	; (80061cc <HAL_IncTick+0x20>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4413      	add	r3, r2
 80061bc:	4a03      	ldr	r2, [pc, #12]	; (80061cc <HAL_IncTick+0x20>)
 80061be:	6013      	str	r3, [r2, #0]
}
 80061c0:	bf00      	nop
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr
 80061c8:	200001ac 	.word	0x200001ac
 80061cc:	20000ba0 	.word	0x20000ba0

080061d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80061d0:	b480      	push	{r7}
 80061d2:	af00      	add	r7, sp, #0
  return uwTick;
 80061d4:	4b02      	ldr	r3, [pc, #8]	; (80061e0 <HAL_GetTick+0x10>)
 80061d6:	681b      	ldr	r3, [r3, #0]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr
 80061e0:	20000ba0 	.word	0x20000ba0

080061e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80061ec:	f7ff fff0 	bl	80061d0 <HAL_GetTick>
 80061f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fc:	d005      	beq.n	800620a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80061fe:	4b0a      	ldr	r3, [pc, #40]	; (8006228 <HAL_Delay+0x44>)
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	4413      	add	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800620a:	bf00      	nop
 800620c:	f7ff ffe0 	bl	80061d0 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	429a      	cmp	r2, r3
 800621a:	d8f7      	bhi.n	800620c <HAL_Delay+0x28>
  {
  }
}
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	200001ac 	.word	0x200001ac

0800622c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e0ed      	b.n	800641a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d102      	bne.n	8006250 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f7ff fd42 	bl	8005cd4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0201 	orr.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006260:	f7ff ffb6 	bl	80061d0 <HAL_GetTick>
 8006264:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006266:	e012      	b.n	800628e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006268:	f7ff ffb2 	bl	80061d0 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b0a      	cmp	r3, #10
 8006274:	d90b      	bls.n	800628e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2205      	movs	r2, #5
 8006286:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e0c5      	b.n	800641a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	f003 0301 	and.w	r3, r3, #1
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0e5      	beq.n	8006268 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f022 0202 	bic.w	r2, r2, #2
 80062aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062ac:	f7ff ff90 	bl	80061d0 <HAL_GetTick>
 80062b0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80062b2:	e012      	b.n	80062da <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80062b4:	f7ff ff8c 	bl	80061d0 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b0a      	cmp	r3, #10
 80062c0:	d90b      	bls.n	80062da <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2205      	movs	r2, #5
 80062d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e09f      	b.n	800641a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1e5      	bne.n	80062b4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	7e1b      	ldrb	r3, [r3, #24]
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d108      	bne.n	8006302 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80062fe:	601a      	str	r2, [r3, #0]
 8006300:	e007      	b.n	8006312 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006310:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	7e5b      	ldrb	r3, [r3, #25]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d108      	bne.n	800632c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	e007      	b.n	800633c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800633a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	7e9b      	ldrb	r3, [r3, #26]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d108      	bne.n	8006356 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0220 	orr.w	r2, r2, #32
 8006352:	601a      	str	r2, [r3, #0]
 8006354:	e007      	b.n	8006366 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0220 	bic.w	r2, r2, #32
 8006364:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	7edb      	ldrb	r3, [r3, #27]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d108      	bne.n	8006380 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 0210 	bic.w	r2, r2, #16
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	e007      	b.n	8006390 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f042 0210 	orr.w	r2, r2, #16
 800638e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	7f1b      	ldrb	r3, [r3, #28]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d108      	bne.n	80063aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f042 0208 	orr.w	r2, r2, #8
 80063a6:	601a      	str	r2, [r3, #0]
 80063a8:	e007      	b.n	80063ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0208 	bic.w	r2, r2, #8
 80063b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	7f5b      	ldrb	r3, [r3, #29]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d108      	bne.n	80063d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f042 0204 	orr.w	r2, r2, #4
 80063d0:	601a      	str	r2, [r3, #0]
 80063d2:	e007      	b.n	80063e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0204 	bic.w	r2, r2, #4
 80063e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	431a      	orrs	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	431a      	orrs	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	ea42 0103 	orr.w	r1, r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	1e5a      	subs	r2, r3, #1
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	430a      	orrs	r2, r1
 8006408:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8006422:	b480      	push	{r7}
 8006424:	b087      	sub	sp, #28
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
 800642a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006438:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800643a:	7cfb      	ldrb	r3, [r7, #19]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d003      	beq.n	8006448 <HAL_CAN_ConfigFilter+0x26>
 8006440:	7cfb      	ldrb	r3, [r7, #19]
 8006442:	2b02      	cmp	r3, #2
 8006444:	f040 80aa 	bne.w	800659c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800644e:	f043 0201 	orr.w	r2, r3, #1
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	f003 031f 	and.w	r3, r3, #31
 8006460:	2201      	movs	r2, #1
 8006462:	fa02 f303 	lsl.w	r3, r2, r3
 8006466:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	43db      	mvns	r3, r3
 8006472:	401a      	ands	r2, r3
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	69db      	ldr	r3, [r3, #28]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d123      	bne.n	80064ca <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	43db      	mvns	r3, r3
 800648c:	401a      	ands	r2, r3
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80064a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	3248      	adds	r2, #72	; 0x48
 80064aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80064be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80064c0:	6979      	ldr	r1, [r7, #20]
 80064c2:	3348      	adds	r3, #72	; 0x48
 80064c4:	00db      	lsls	r3, r3, #3
 80064c6:	440b      	add	r3, r1
 80064c8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d122      	bne.n	8006518 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	431a      	orrs	r2, r3
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80064f2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	3248      	adds	r2, #72	; 0x48
 80064f8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800650c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800650e:	6979      	ldr	r1, [r7, #20]
 8006510:	3348      	adds	r3, #72	; 0x48
 8006512:	00db      	lsls	r3, r3, #3
 8006514:	440b      	add	r3, r1
 8006516:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d109      	bne.n	8006534 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	43db      	mvns	r3, r3
 800652a:	401a      	ands	r2, r3
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006532:	e007      	b.n	8006544 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	431a      	orrs	r2, r3
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d109      	bne.n	8006560 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	43db      	mvns	r3, r3
 8006556:	401a      	ands	r2, r3
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800655e:	e007      	b.n	8006570 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	431a      	orrs	r2, r3
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	6a1b      	ldr	r3, [r3, #32]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d107      	bne.n	8006588 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	431a      	orrs	r2, r3
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800658e:	f023 0201 	bic.w	r2, r3, #1
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006598:	2300      	movs	r3, #0
 800659a:	e006      	b.n	80065aa <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
  }
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	371c      	adds	r7, #28
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bc80      	pop	{r7}
 80065b2:	4770      	bx	lr

080065b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d12e      	bne.n	8006626 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0201 	bic.w	r2, r2, #1
 80065de:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80065e0:	f7ff fdf6 	bl	80061d0 <HAL_GetTick>
 80065e4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80065e6:	e012      	b.n	800660e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80065e8:	f7ff fdf2 	bl	80061d0 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	2b0a      	cmp	r3, #10
 80065f4:	d90b      	bls.n	800660e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2205      	movs	r2, #5
 8006606:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e012      	b.n	8006634 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1e5      	bne.n	80065e8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006622:	2300      	movs	r3, #0
 8006624:	e006      	b.n	8006634 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
  }
}
 8006634:	4618      	mov	r0, r3
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800663c:	b480      	push	{r7}
 800663e:	b089      	sub	sp, #36	; 0x24
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006650:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800665a:	7ffb      	ldrb	r3, [r7, #31]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d003      	beq.n	8006668 <HAL_CAN_AddTxMessage+0x2c>
 8006660:	7ffb      	ldrb	r3, [r7, #31]
 8006662:	2b02      	cmp	r3, #2
 8006664:	f040 80b8 	bne.w	80067d8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10a      	bne.n	8006688 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006678:	2b00      	cmp	r3, #0
 800667a:	d105      	bne.n	8006688 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 80a0 	beq.w	80067c8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	0e1b      	lsrs	r3, r3, #24
 800668c:	f003 0303 	and.w	r3, r3, #3
 8006690:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	2b02      	cmp	r3, #2
 8006696:	d907      	bls.n	80066a8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e09e      	b.n	80067e6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80066a8:	2201      	movs	r2, #1
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	409a      	lsls	r2, r3
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10d      	bne.n	80066d6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80066c4:	68f9      	ldr	r1, [r7, #12]
 80066c6:	6809      	ldr	r1, [r1, #0]
 80066c8:	431a      	orrs	r2, r3
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	3318      	adds	r3, #24
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	440b      	add	r3, r1
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	e00f      	b.n	80066f6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80066e0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80066e6:	68f9      	ldr	r1, [r7, #12]
 80066e8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80066ea:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	3318      	adds	r3, #24
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	440b      	add	r3, r1
 80066f4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6819      	ldr	r1, [r3, #0]
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	691a      	ldr	r2, [r3, #16]
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	3318      	adds	r3, #24
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	440b      	add	r3, r1
 8006706:	3304      	adds	r3, #4
 8006708:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	7d1b      	ldrb	r3, [r3, #20]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d111      	bne.n	8006736 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	3318      	adds	r3, #24
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	4413      	add	r3, r2
 800671e:	3304      	adds	r3, #4
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	6811      	ldr	r1, [r2, #0]
 8006726:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	3318      	adds	r3, #24
 800672e:	011b      	lsls	r3, r3, #4
 8006730:	440b      	add	r3, r1
 8006732:	3304      	adds	r3, #4
 8006734:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	3307      	adds	r3, #7
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	061a      	lsls	r2, r3, #24
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	3306      	adds	r3, #6
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	041b      	lsls	r3, r3, #16
 8006746:	431a      	orrs	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	3305      	adds	r3, #5
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	021b      	lsls	r3, r3, #8
 8006750:	4313      	orrs	r3, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	3204      	adds	r2, #4
 8006756:	7812      	ldrb	r2, [r2, #0]
 8006758:	4610      	mov	r0, r2
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	6811      	ldr	r1, [r2, #0]
 800675e:	ea43 0200 	orr.w	r2, r3, r0
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	440b      	add	r3, r1
 8006768:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800676c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3303      	adds	r3, #3
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	061a      	lsls	r2, r3, #24
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	3302      	adds	r3, #2
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	041b      	lsls	r3, r3, #16
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	3301      	adds	r3, #1
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	021b      	lsls	r3, r3, #8
 8006788:	4313      	orrs	r3, r2
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	7812      	ldrb	r2, [r2, #0]
 800678e:	4610      	mov	r0, r2
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	6811      	ldr	r1, [r2, #0]
 8006794:	ea43 0200 	orr.w	r2, r3, r0
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	440b      	add	r3, r1
 800679e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80067a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	3318      	adds	r3, #24
 80067ac:	011b      	lsls	r3, r3, #4
 80067ae:	4413      	add	r3, r2
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	6811      	ldr	r1, [r2, #0]
 80067b6:	f043 0201 	orr.w	r2, r3, #1
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	3318      	adds	r3, #24
 80067be:	011b      	lsls	r3, r3, #4
 80067c0:	440b      	add	r3, r1
 80067c2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80067c4:	2300      	movs	r3, #0
 80067c6:	e00e      	b.n	80067e6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e006      	b.n	80067e6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067dc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
  }
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3724      	adds	r7, #36	; 0x24
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bc80      	pop	{r7}
 80067ee:	4770      	bx	lr

080067f0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80067f0:	b480      	push	{r7}
 80067f2:	b087      	sub	sp, #28
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
 80067fc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006804:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006806:	7dfb      	ldrb	r3, [r7, #23]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d003      	beq.n	8006814 <HAL_CAN_GetRxMessage+0x24>
 800680c:	7dfb      	ldrb	r3, [r7, #23]
 800680e:	2b02      	cmp	r3, #2
 8006810:	f040 80f3 	bne.w	80069fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10e      	bne.n	8006838 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	f003 0303 	and.w	r3, r3, #3
 8006824:	2b00      	cmp	r3, #0
 8006826:	d116      	bne.n	8006856 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e0e7      	b.n	8006a08 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d107      	bne.n	8006856 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e0d8      	b.n	8006a08 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	331b      	adds	r3, #27
 800685e:	011b      	lsls	r3, r3, #4
 8006860:	4413      	add	r3, r2
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0204 	and.w	r2, r3, #4
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10c      	bne.n	800688e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	331b      	adds	r3, #27
 800687c:	011b      	lsls	r3, r3, #4
 800687e:	4413      	add	r3, r2
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	0d5b      	lsrs	r3, r3, #21
 8006884:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	601a      	str	r2, [r3, #0]
 800688c:	e00b      	b.n	80068a6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	331b      	adds	r3, #27
 8006896:	011b      	lsls	r3, r3, #4
 8006898:	4413      	add	r3, r2
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	08db      	lsrs	r3, r3, #3
 800689e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	331b      	adds	r3, #27
 80068ae:	011b      	lsls	r3, r3, #4
 80068b0:	4413      	add	r3, r2
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0202 	and.w	r2, r3, #2
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	331b      	adds	r3, #27
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	4413      	add	r3, r2
 80068c8:	3304      	adds	r3, #4
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 020f 	and.w	r2, r3, #15
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	331b      	adds	r3, #27
 80068dc:	011b      	lsls	r3, r3, #4
 80068de:	4413      	add	r3, r2
 80068e0:	3304      	adds	r3, #4
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	0a1b      	lsrs	r3, r3, #8
 80068e6:	b2da      	uxtb	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	331b      	adds	r3, #27
 80068f4:	011b      	lsls	r3, r3, #4
 80068f6:	4413      	add	r3, r2
 80068f8:	3304      	adds	r3, #4
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	0c1b      	lsrs	r3, r3, #16
 80068fe:	b29a      	uxth	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	4413      	add	r3, r2
 800690e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	b2da      	uxtb	r2, r3
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	011b      	lsls	r3, r3, #4
 8006922:	4413      	add	r3, r2
 8006924:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	0a1a      	lsrs	r2, r3, #8
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	3301      	adds	r3, #1
 8006930:	b2d2      	uxtb	r2, r2
 8006932:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	011b      	lsls	r3, r3, #4
 800693c:	4413      	add	r3, r2
 800693e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	0c1a      	lsrs	r2, r3, #16
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	3302      	adds	r3, #2
 800694a:	b2d2      	uxtb	r2, r2
 800694c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	011b      	lsls	r3, r3, #4
 8006956:	4413      	add	r3, r2
 8006958:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	0e1a      	lsrs	r2, r3, #24
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	3303      	adds	r3, #3
 8006964:	b2d2      	uxtb	r2, r2
 8006966:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	011b      	lsls	r3, r3, #4
 8006970:	4413      	add	r3, r2
 8006972:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	3304      	adds	r3, #4
 800697c:	b2d2      	uxtb	r2, r2
 800697e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	011b      	lsls	r3, r3, #4
 8006988:	4413      	add	r3, r2
 800698a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	0a1a      	lsrs	r2, r3, #8
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	3305      	adds	r3, #5
 8006996:	b2d2      	uxtb	r2, r2
 8006998:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	011b      	lsls	r3, r3, #4
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	0c1a      	lsrs	r2, r3, #16
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	3306      	adds	r3, #6
 80069b0:	b2d2      	uxtb	r2, r2
 80069b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	4413      	add	r3, r2
 80069be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	0e1a      	lsrs	r2, r3, #24
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	3307      	adds	r3, #7
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d108      	bne.n	80069e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68da      	ldr	r2, [r3, #12]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f042 0220 	orr.w	r2, r2, #32
 80069e2:	60da      	str	r2, [r3, #12]
 80069e4:	e007      	b.n	80069f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	691a      	ldr	r2, [r3, #16]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f042 0220 	orr.w	r2, r2, #32
 80069f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	e006      	b.n	8006a08 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
  }
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	371c      	adds	r7, #28
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bc80      	pop	{r7}
 8006a10:	4770      	bx	lr

08006a12 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b085      	sub	sp, #20
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a22:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006a24:	7bfb      	ldrb	r3, [r7, #15]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d002      	beq.n	8006a30 <HAL_CAN_ActivateNotification+0x1e>
 8006a2a:	7bfb      	ldrb	r3, [r7, #15]
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d109      	bne.n	8006a44 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6959      	ldr	r1, [r3, #20]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	683a      	ldr	r2, [r7, #0]
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	e006      	b.n	8006a52 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
  }
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bc80      	pop	{r7}
 8006a5a:	4770      	bx	lr

08006a5c <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a6c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d002      	beq.n	8006a7a <HAL_CAN_DeactivateNotification+0x1e>
 8006a74:	7bfb      	ldrb	r3, [r7, #15]
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d10a      	bne.n	8006a90 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6959      	ldr	r1, [r3, #20]
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	43da      	mvns	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	400a      	ands	r2, r1
 8006a8a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e006      	b.n	8006a9e <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
  }
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3714      	adds	r7, #20
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bc80      	pop	{r7}
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b08a      	sub	sp, #40	; 0x28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006ae4:	6a3b      	ldr	r3, [r7, #32]
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d07c      	beq.n	8006be8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d023      	beq.n	8006b40 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2201      	movs	r2, #1
 8006afe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f7f9 fc88 	bl	8000420 <HAL_CAN_TxMailbox0CompleteCallback>
 8006b10:	e016      	b.n	8006b40 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	f003 0304 	and.w	r3, r3, #4
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d004      	beq.n	8006b26 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006b22:	627b      	str	r3, [r7, #36]	; 0x24
 8006b24:	e00c      	b.n	8006b40 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	f003 0308 	and.w	r3, r3, #8
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d004      	beq.n	8006b3a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006b36:	627b      	str	r3, [r7, #36]	; 0x24
 8006b38:	e002      	b.n	8006b40 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f96b 	bl	8006e16 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d024      	beq.n	8006b94 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b52:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7f9 fc70 	bl	8000444 <HAL_CAN_TxMailbox1CompleteCallback>
 8006b64:	e016      	b.n	8006b94 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d004      	beq.n	8006b7a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b72:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006b76:	627b      	str	r3, [r7, #36]	; 0x24
 8006b78:	e00c      	b.n	8006b94 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d004      	beq.n	8006b8e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8006b8c:	e002      	b.n	8006b94 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f94a 	bl	8006e28 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d024      	beq.n	8006be8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006ba6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f7f9 fc58 	bl	8000468 <HAL_CAN_TxMailbox2CompleteCallback>
 8006bb8:	e016      	b.n	8006be8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d004      	beq.n	8006bce <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bca:	627b      	str	r3, [r7, #36]	; 0x24
 8006bcc:	e00c      	b.n	8006be8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d004      	beq.n	8006be2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bde:	627b      	str	r3, [r7, #36]	; 0x24
 8006be0:	e002      	b.n	8006be8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f929 	bl	8006e3a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006be8:	6a3b      	ldr	r3, [r7, #32]
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00c      	beq.n	8006c0c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f003 0310 	and.w	r3, r3, #16
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c02:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2210      	movs	r2, #16
 8006c0a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006c0c:	6a3b      	ldr	r3, [r7, #32]
 8006c0e:	f003 0304 	and.w	r3, r3, #4
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00b      	beq.n	8006c2e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f003 0308 	and.w	r3, r3, #8
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d006      	beq.n	8006c2e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2208      	movs	r2, #8
 8006c26:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f90f 	bl	8006e4c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006c2e:	6a3b      	ldr	r3, [r7, #32]
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d009      	beq.n	8006c4c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f003 0303 	and.w	r3, r3, #3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d002      	beq.n	8006c4c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7f9 fb1c 	bl	8000284 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00c      	beq.n	8006c70 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	f003 0310 	and.w	r3, r3, #16
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d007      	beq.n	8006c70 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c66:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2210      	movs	r2, #16
 8006c6e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006c70:	6a3b      	ldr	r3, [r7, #32]
 8006c72:	f003 0320 	and.w	r3, r3, #32
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00b      	beq.n	8006c92 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	f003 0308 	and.w	r3, r3, #8
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d006      	beq.n	8006c92 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2208      	movs	r2, #8
 8006c8a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f8e6 	bl	8006e5e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	f003 0310 	and.w	r3, r3, #16
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d009      	beq.n	8006cb0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	f003 0303 	and.w	r3, r3, #3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d002      	beq.n	8006cb0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7f9 fa4e 	bl	800014c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006cb0:	6a3b      	ldr	r3, [r7, #32]
 8006cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00b      	beq.n	8006cd2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	f003 0310 	and.w	r3, r3, #16
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d006      	beq.n	8006cd2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	2210      	movs	r2, #16
 8006cca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 f8cf 	bl	8006e70 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006cd2:	6a3b      	ldr	r3, [r7, #32]
 8006cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00b      	beq.n	8006cf4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	f003 0308 	and.w	r3, r3, #8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d006      	beq.n	8006cf4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2208      	movs	r2, #8
 8006cec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f8c7 	bl	8006e82 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d07b      	beq.n	8006df6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	f003 0304 	and.w	r3, r3, #4
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d072      	beq.n	8006dee <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006d08:	6a3b      	ldr	r3, [r7, #32]
 8006d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d008      	beq.n	8006d24 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d003      	beq.n	8006d24 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1e:	f043 0301 	orr.w	r3, r3, #1
 8006d22:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d008      	beq.n	8006d40 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d003      	beq.n	8006d40 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	f043 0302 	orr.w	r3, r3, #2
 8006d3e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d008      	beq.n	8006d5c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	f043 0304 	orr.w	r3, r3, #4
 8006d5a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d043      	beq.n	8006dee <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d03e      	beq.n	8006dee <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d76:	2b60      	cmp	r3, #96	; 0x60
 8006d78:	d02b      	beq.n	8006dd2 <HAL_CAN_IRQHandler+0x32a>
 8006d7a:	2b60      	cmp	r3, #96	; 0x60
 8006d7c:	d82e      	bhi.n	8006ddc <HAL_CAN_IRQHandler+0x334>
 8006d7e:	2b50      	cmp	r3, #80	; 0x50
 8006d80:	d022      	beq.n	8006dc8 <HAL_CAN_IRQHandler+0x320>
 8006d82:	2b50      	cmp	r3, #80	; 0x50
 8006d84:	d82a      	bhi.n	8006ddc <HAL_CAN_IRQHandler+0x334>
 8006d86:	2b40      	cmp	r3, #64	; 0x40
 8006d88:	d019      	beq.n	8006dbe <HAL_CAN_IRQHandler+0x316>
 8006d8a:	2b40      	cmp	r3, #64	; 0x40
 8006d8c:	d826      	bhi.n	8006ddc <HAL_CAN_IRQHandler+0x334>
 8006d8e:	2b30      	cmp	r3, #48	; 0x30
 8006d90:	d010      	beq.n	8006db4 <HAL_CAN_IRQHandler+0x30c>
 8006d92:	2b30      	cmp	r3, #48	; 0x30
 8006d94:	d822      	bhi.n	8006ddc <HAL_CAN_IRQHandler+0x334>
 8006d96:	2b10      	cmp	r3, #16
 8006d98:	d002      	beq.n	8006da0 <HAL_CAN_IRQHandler+0x2f8>
 8006d9a:	2b20      	cmp	r3, #32
 8006d9c:	d005      	beq.n	8006daa <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006d9e:	e01d      	b.n	8006ddc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da2:	f043 0308 	orr.w	r3, r3, #8
 8006da6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006da8:	e019      	b.n	8006dde <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dac:	f043 0310 	orr.w	r3, r3, #16
 8006db0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006db2:	e014      	b.n	8006dde <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	f043 0320 	orr.w	r3, r3, #32
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006dbc:	e00f      	b.n	8006dde <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dc4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006dc6:	e00a      	b.n	8006dde <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006dd0:	e005      	b.n	8006dde <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dd8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006dda:	e000      	b.n	8006dde <HAL_CAN_IRQHandler+0x336>
            break;
 8006ddc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	699a      	ldr	r2, [r3, #24]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006dec:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2204      	movs	r2, #4
 8006df4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d008      	beq.n	8006e0e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 f843 	bl	8006e94 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006e0e:	bf00      	nop
 8006e10:	3728      	adds	r7, #40	; 0x28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b083      	sub	sp, #12
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006e1e:	bf00      	nop
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bc80      	pop	{r7}
 8006e26:	4770      	bx	lr

08006e28 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bc80      	pop	{r7}
 8006e38:	4770      	bx	lr

08006e3a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006e42:	bf00      	nop
 8006e44:	370c      	adds	r7, #12
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bc80      	pop	{r7}
 8006e4a:	4770      	bx	lr

08006e4c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006e54:	bf00      	nop
 8006e56:	370c      	adds	r7, #12
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bc80      	pop	{r7}
 8006e5c:	4770      	bx	lr

08006e5e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b083      	sub	sp, #12
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006e66:	bf00      	nop
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bc80      	pop	{r7}
 8006e6e:	4770      	bx	lr

08006e70 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bc80      	pop	{r7}
 8006e80:	4770      	bx	lr

08006e82 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006e8a:	bf00      	nop
 8006e8c:	370c      	adds	r7, #12
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bc80      	pop	{r7}
 8006e92:	4770      	bx	lr

08006e94 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006e9c:	bf00      	nop
 8006e9e:	370c      	adds	r7, #12
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bc80      	pop	{r7}
 8006ea4:	4770      	bx	lr
	...

08006ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f003 0307 	and.w	r3, r3, #7
 8006eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006eb8:	4b0c      	ldr	r3, [pc, #48]	; (8006eec <__NVIC_SetPriorityGrouping+0x44>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ed0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006eda:	4a04      	ldr	r2, [pc, #16]	; (8006eec <__NVIC_SetPriorityGrouping+0x44>)
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	60d3      	str	r3, [r2, #12]
}
 8006ee0:	bf00      	nop
 8006ee2:	3714      	adds	r7, #20
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bc80      	pop	{r7}
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	e000ed00 	.word	0xe000ed00

08006ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ef4:	4b04      	ldr	r3, [pc, #16]	; (8006f08 <__NVIC_GetPriorityGrouping+0x18>)
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	0a1b      	lsrs	r3, r3, #8
 8006efa:	f003 0307 	and.w	r3, r3, #7
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bc80      	pop	{r7}
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	e000ed00 	.word	0xe000ed00

08006f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	4603      	mov	r3, r0
 8006f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	db0b      	blt.n	8006f36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f1e:	79fb      	ldrb	r3, [r7, #7]
 8006f20:	f003 021f 	and.w	r2, r3, #31
 8006f24:	4906      	ldr	r1, [pc, #24]	; (8006f40 <__NVIC_EnableIRQ+0x34>)
 8006f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f2a:	095b      	lsrs	r3, r3, #5
 8006f2c:	2001      	movs	r0, #1
 8006f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8006f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006f36:	bf00      	nop
 8006f38:	370c      	adds	r7, #12
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bc80      	pop	{r7}
 8006f3e:	4770      	bx	lr
 8006f40:	e000e100 	.word	0xe000e100

08006f44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b083      	sub	sp, #12
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	6039      	str	r1, [r7, #0]
 8006f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	db0a      	blt.n	8006f6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	b2da      	uxtb	r2, r3
 8006f5c:	490c      	ldr	r1, [pc, #48]	; (8006f90 <__NVIC_SetPriority+0x4c>)
 8006f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f62:	0112      	lsls	r2, r2, #4
 8006f64:	b2d2      	uxtb	r2, r2
 8006f66:	440b      	add	r3, r1
 8006f68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f6c:	e00a      	b.n	8006f84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	b2da      	uxtb	r2, r3
 8006f72:	4908      	ldr	r1, [pc, #32]	; (8006f94 <__NVIC_SetPriority+0x50>)
 8006f74:	79fb      	ldrb	r3, [r7, #7]
 8006f76:	f003 030f 	and.w	r3, r3, #15
 8006f7a:	3b04      	subs	r3, #4
 8006f7c:	0112      	lsls	r2, r2, #4
 8006f7e:	b2d2      	uxtb	r2, r2
 8006f80:	440b      	add	r3, r1
 8006f82:	761a      	strb	r2, [r3, #24]
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bc80      	pop	{r7}
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	e000e100 	.word	0xe000e100
 8006f94:	e000ed00 	.word	0xe000ed00

08006f98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b089      	sub	sp, #36	; 0x24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f003 0307 	and.w	r3, r3, #7
 8006faa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	f1c3 0307 	rsb	r3, r3, #7
 8006fb2:	2b04      	cmp	r3, #4
 8006fb4:	bf28      	it	cs
 8006fb6:	2304      	movcs	r3, #4
 8006fb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	2b06      	cmp	r3, #6
 8006fc0:	d902      	bls.n	8006fc8 <NVIC_EncodePriority+0x30>
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	3b03      	subs	r3, #3
 8006fc6:	e000      	b.n	8006fca <NVIC_EncodePriority+0x32>
 8006fc8:	2300      	movs	r3, #0
 8006fca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd6:	43da      	mvns	r2, r3
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	401a      	ands	r2, r3
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8006fea:	43d9      	mvns	r1, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ff0:	4313      	orrs	r3, r2
         );
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3724      	adds	r7, #36	; 0x24
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr

08006ffc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007000:	f3bf 8f4f 	dsb	sy
}
 8007004:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007006:	4b06      	ldr	r3, [pc, #24]	; (8007020 <__NVIC_SystemReset+0x24>)
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800700e:	4904      	ldr	r1, [pc, #16]	; (8007020 <__NVIC_SystemReset+0x24>)
 8007010:	4b04      	ldr	r3, [pc, #16]	; (8007024 <__NVIC_SystemReset+0x28>)
 8007012:	4313      	orrs	r3, r2
 8007014:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007016:	f3bf 8f4f 	dsb	sy
}
 800701a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800701c:	bf00      	nop
 800701e:	e7fd      	b.n	800701c <__NVIC_SystemReset+0x20>
 8007020:	e000ed00 	.word	0xe000ed00
 8007024:	05fa0004 	.word	0x05fa0004

08007028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	3b01      	subs	r3, #1
 8007034:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007038:	d301      	bcc.n	800703e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800703a:	2301      	movs	r3, #1
 800703c:	e00f      	b.n	800705e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800703e:	4a0a      	ldr	r2, [pc, #40]	; (8007068 <SysTick_Config+0x40>)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	3b01      	subs	r3, #1
 8007044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007046:	210f      	movs	r1, #15
 8007048:	f04f 30ff 	mov.w	r0, #4294967295
 800704c:	f7ff ff7a 	bl	8006f44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007050:	4b05      	ldr	r3, [pc, #20]	; (8007068 <SysTick_Config+0x40>)
 8007052:	2200      	movs	r2, #0
 8007054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007056:	4b04      	ldr	r3, [pc, #16]	; (8007068 <SysTick_Config+0x40>)
 8007058:	2207      	movs	r2, #7
 800705a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	e000e010 	.word	0xe000e010

0800706c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7ff ff17 	bl	8006ea8 <__NVIC_SetPriorityGrouping>
}
 800707a:	bf00      	nop
 800707c:	3708      	adds	r7, #8
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}

08007082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007082:	b580      	push	{r7, lr}
 8007084:	b086      	sub	sp, #24
 8007086:	af00      	add	r7, sp, #0
 8007088:	4603      	mov	r3, r0
 800708a:	60b9      	str	r1, [r7, #8]
 800708c:	607a      	str	r2, [r7, #4]
 800708e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007094:	f7ff ff2c 	bl	8006ef0 <__NVIC_GetPriorityGrouping>
 8007098:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	68b9      	ldr	r1, [r7, #8]
 800709e:	6978      	ldr	r0, [r7, #20]
 80070a0:	f7ff ff7a 	bl	8006f98 <NVIC_EncodePriority>
 80070a4:	4602      	mov	r2, r0
 80070a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070aa:	4611      	mov	r1, r2
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7ff ff49 	bl	8006f44 <__NVIC_SetPriority>
}
 80070b2:	bf00      	nop
 80070b4:	3718      	adds	r7, #24
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b082      	sub	sp, #8
 80070be:	af00      	add	r7, sp, #0
 80070c0:	4603      	mov	r3, r0
 80070c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80070c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f7ff ff1f 	bl	8006f0c <__NVIC_EnableIRQ>
}
 80070ce:	bf00      	nop
 80070d0:	3708      	adds	r7, #8
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80070da:	f7ff ff8f 	bl	8006ffc <__NVIC_SystemReset>

080070de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b082      	sub	sp, #8
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f7ff ff9e 	bl	8007028 <SysTick_Config>
 80070ec:	4603      	mov	r3, r0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
	...

080070f8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80070f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800710a:	2300      	movs	r3, #0
 800710c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800710e:	2300      	movs	r3, #0
 8007110:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007112:	4b2f      	ldr	r3, [pc, #188]	; (80071d0 <HAL_FLASH_Program+0xd8>)
 8007114:	7e1b      	ldrb	r3, [r3, #24]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d101      	bne.n	800711e <HAL_FLASH_Program+0x26>
 800711a:	2302      	movs	r3, #2
 800711c:	e054      	b.n	80071c8 <HAL_FLASH_Program+0xd0>
 800711e:	4b2c      	ldr	r3, [pc, #176]	; (80071d0 <HAL_FLASH_Program+0xd8>)
 8007120:	2201      	movs	r2, #1
 8007122:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007124:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007128:	f000 f898 	bl	800725c <FLASH_WaitForLastOperation>
 800712c:	4603      	mov	r3, r0
 800712e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8007130:	7dfb      	ldrb	r3, [r7, #23]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d144      	bne.n	80071c0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d102      	bne.n	8007142 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800713c:	2301      	movs	r3, #1
 800713e:	757b      	strb	r3, [r7, #21]
 8007140:	e007      	b.n	8007152 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2b02      	cmp	r3, #2
 8007146:	d102      	bne.n	800714e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8007148:	2302      	movs	r3, #2
 800714a:	757b      	strb	r3, [r7, #21]
 800714c:	e001      	b.n	8007152 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800714e:	2304      	movs	r3, #4
 8007150:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8007152:	2300      	movs	r3, #0
 8007154:	75bb      	strb	r3, [r7, #22]
 8007156:	e02d      	b.n	80071b4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8007158:	7dbb      	ldrb	r3, [r7, #22]
 800715a:	005a      	lsls	r2, r3, #1
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	eb02 0c03 	add.w	ip, r2, r3
 8007162:	7dbb      	ldrb	r3, [r7, #22]
 8007164:	0119      	lsls	r1, r3, #4
 8007166:	e9d7 2300 	ldrd	r2, r3, [r7]
 800716a:	f1c1 0620 	rsb	r6, r1, #32
 800716e:	f1a1 0020 	sub.w	r0, r1, #32
 8007172:	fa22 f401 	lsr.w	r4, r2, r1
 8007176:	fa03 f606 	lsl.w	r6, r3, r6
 800717a:	4334      	orrs	r4, r6
 800717c:	fa23 f000 	lsr.w	r0, r3, r0
 8007180:	4304      	orrs	r4, r0
 8007182:	fa23 f501 	lsr.w	r5, r3, r1
 8007186:	b2a3      	uxth	r3, r4
 8007188:	4619      	mov	r1, r3
 800718a:	4660      	mov	r0, ip
 800718c:	f000 f84a 	bl	8007224 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007190:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007194:	f000 f862 	bl	800725c <FLASH_WaitForLastOperation>
 8007198:	4603      	mov	r3, r0
 800719a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800719c:	4b0d      	ldr	r3, [pc, #52]	; (80071d4 <HAL_FLASH_Program+0xdc>)
 800719e:	691b      	ldr	r3, [r3, #16]
 80071a0:	4a0c      	ldr	r2, [pc, #48]	; (80071d4 <HAL_FLASH_Program+0xdc>)
 80071a2:	f023 0301 	bic.w	r3, r3, #1
 80071a6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d107      	bne.n	80071be <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80071ae:	7dbb      	ldrb	r3, [r7, #22]
 80071b0:	3301      	adds	r3, #1
 80071b2:	75bb      	strb	r3, [r7, #22]
 80071b4:	7dba      	ldrb	r2, [r7, #22]
 80071b6:	7d7b      	ldrb	r3, [r7, #21]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d3cd      	bcc.n	8007158 <HAL_FLASH_Program+0x60>
 80071bc:	e000      	b.n	80071c0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80071be:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80071c0:	4b03      	ldr	r3, [pc, #12]	; (80071d0 <HAL_FLASH_Program+0xd8>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	761a      	strb	r2, [r3, #24]

  return status;
 80071c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	371c      	adds	r7, #28
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071d0:	20000ba8 	.word	0x20000ba8
 80071d4:	40022000 	.word	0x40022000

080071d8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80071de:	2300      	movs	r3, #0
 80071e0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80071e2:	4b0d      	ldr	r3, [pc, #52]	; (8007218 <HAL_FLASH_Unlock+0x40>)
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00d      	beq.n	800720a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80071ee:	4b0a      	ldr	r3, [pc, #40]	; (8007218 <HAL_FLASH_Unlock+0x40>)
 80071f0:	4a0a      	ldr	r2, [pc, #40]	; (800721c <HAL_FLASH_Unlock+0x44>)
 80071f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80071f4:	4b08      	ldr	r3, [pc, #32]	; (8007218 <HAL_FLASH_Unlock+0x40>)
 80071f6:	4a0a      	ldr	r2, [pc, #40]	; (8007220 <HAL_FLASH_Unlock+0x48>)
 80071f8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80071fa:	4b07      	ldr	r3, [pc, #28]	; (8007218 <HAL_FLASH_Unlock+0x40>)
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800720a:	79fb      	ldrb	r3, [r7, #7]
}
 800720c:	4618      	mov	r0, r3
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	bc80      	pop	{r7}
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop
 8007218:	40022000 	.word	0x40022000
 800721c:	45670123 	.word	0x45670123
 8007220:	cdef89ab 	.word	0xcdef89ab

08007224 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	460b      	mov	r3, r1
 800722e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007230:	4b08      	ldr	r3, [pc, #32]	; (8007254 <FLASH_Program_HalfWord+0x30>)
 8007232:	2200      	movs	r2, #0
 8007234:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8007236:	4b08      	ldr	r3, [pc, #32]	; (8007258 <FLASH_Program_HalfWord+0x34>)
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	4a07      	ldr	r2, [pc, #28]	; (8007258 <FLASH_Program_HalfWord+0x34>)
 800723c:	f043 0301 	orr.w	r3, r3, #1
 8007240:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	887a      	ldrh	r2, [r7, #2]
 8007246:	801a      	strh	r2, [r3, #0]
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	bc80      	pop	{r7}
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	20000ba8 	.word	0x20000ba8
 8007258:	40022000 	.word	0x40022000

0800725c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8007264:	f7fe ffb4 	bl	80061d0 <HAL_GetTick>
 8007268:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800726a:	e010      	b.n	800728e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007272:	d00c      	beq.n	800728e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d007      	beq.n	800728a <FLASH_WaitForLastOperation+0x2e>
 800727a:	f7fe ffa9 	bl	80061d0 <HAL_GetTick>
 800727e:	4602      	mov	r2, r0
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	d201      	bcs.n	800728e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e025      	b.n	80072da <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800728e:	4b15      	ldr	r3, [pc, #84]	; (80072e4 <FLASH_WaitForLastOperation+0x88>)
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1e8      	bne.n	800726c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800729a:	4b12      	ldr	r3, [pc, #72]	; (80072e4 <FLASH_WaitForLastOperation+0x88>)
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	f003 0320 	and.w	r3, r3, #32
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d002      	beq.n	80072ac <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80072a6:	4b0f      	ldr	r3, [pc, #60]	; (80072e4 <FLASH_WaitForLastOperation+0x88>)
 80072a8:	2220      	movs	r2, #32
 80072aa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80072ac:	4b0d      	ldr	r3, [pc, #52]	; (80072e4 <FLASH_WaitForLastOperation+0x88>)
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	f003 0310 	and.w	r3, r3, #16
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10b      	bne.n	80072d0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80072b8:	4b0a      	ldr	r3, [pc, #40]	; (80072e4 <FLASH_WaitForLastOperation+0x88>)
 80072ba:	69db      	ldr	r3, [r3, #28]
 80072bc:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d105      	bne.n	80072d0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80072c4:	4b07      	ldr	r3, [pc, #28]	; (80072e4 <FLASH_WaitForLastOperation+0x88>)
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d003      	beq.n	80072d8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80072d0:	f000 f80a 	bl	80072e8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e000      	b.n	80072da <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	40022000 	.word	0x40022000

080072e8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80072f2:	4b23      	ldr	r3, [pc, #140]	; (8007380 <FLASH_SetErrorCode+0x98>)
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f003 0310 	and.w	r3, r3, #16
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d009      	beq.n	8007312 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80072fe:	4b21      	ldr	r3, [pc, #132]	; (8007384 <FLASH_SetErrorCode+0x9c>)
 8007300:	69db      	ldr	r3, [r3, #28]
 8007302:	f043 0302 	orr.w	r3, r3, #2
 8007306:	4a1f      	ldr	r2, [pc, #124]	; (8007384 <FLASH_SetErrorCode+0x9c>)
 8007308:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f043 0310 	orr.w	r3, r3, #16
 8007310:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8007312:	4b1b      	ldr	r3, [pc, #108]	; (8007380 <FLASH_SetErrorCode+0x98>)
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	f003 0304 	and.w	r3, r3, #4
 800731a:	2b00      	cmp	r3, #0
 800731c:	d009      	beq.n	8007332 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800731e:	4b19      	ldr	r3, [pc, #100]	; (8007384 <FLASH_SetErrorCode+0x9c>)
 8007320:	69db      	ldr	r3, [r3, #28]
 8007322:	f043 0301 	orr.w	r3, r3, #1
 8007326:	4a17      	ldr	r2, [pc, #92]	; (8007384 <FLASH_SetErrorCode+0x9c>)
 8007328:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f043 0304 	orr.w	r3, r3, #4
 8007330:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8007332:	4b13      	ldr	r3, [pc, #76]	; (8007380 <FLASH_SetErrorCode+0x98>)
 8007334:	69db      	ldr	r3, [r3, #28]
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00b      	beq.n	8007356 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800733e:	4b11      	ldr	r3, [pc, #68]	; (8007384 <FLASH_SetErrorCode+0x9c>)
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	f043 0304 	orr.w	r3, r3, #4
 8007346:	4a0f      	ldr	r2, [pc, #60]	; (8007384 <FLASH_SetErrorCode+0x9c>)
 8007348:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800734a:	4b0d      	ldr	r3, [pc, #52]	; (8007380 <FLASH_SetErrorCode+0x98>)
 800734c:	69db      	ldr	r3, [r3, #28]
 800734e:	4a0c      	ldr	r2, [pc, #48]	; (8007380 <FLASH_SetErrorCode+0x98>)
 8007350:	f023 0301 	bic.w	r3, r3, #1
 8007354:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f240 1201 	movw	r2, #257	; 0x101
 800735c:	4293      	cmp	r3, r2
 800735e:	d106      	bne.n	800736e <FLASH_SetErrorCode+0x86>
 8007360:	4b07      	ldr	r3, [pc, #28]	; (8007380 <FLASH_SetErrorCode+0x98>)
 8007362:	69db      	ldr	r3, [r3, #28]
 8007364:	4a06      	ldr	r2, [pc, #24]	; (8007380 <FLASH_SetErrorCode+0x98>)
 8007366:	f023 0301 	bic.w	r3, r3, #1
 800736a:	61d3      	str	r3, [r2, #28]
}  
 800736c:	e002      	b.n	8007374 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800736e:	4a04      	ldr	r2, [pc, #16]	; (8007380 <FLASH_SetErrorCode+0x98>)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	60d3      	str	r3, [r2, #12]
}  
 8007374:	bf00      	nop
 8007376:	370c      	adds	r7, #12
 8007378:	46bd      	mov	sp, r7
 800737a:	bc80      	pop	{r7}
 800737c:	4770      	bx	lr
 800737e:	bf00      	nop
 8007380:	40022000 	.word	0x40022000
 8007384:	20000ba8 	.word	0x20000ba8

08007388 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007388:	b480      	push	{r7}
 800738a:	b08b      	sub	sp, #44	; 0x2c
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007392:	2300      	movs	r3, #0
 8007394:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007396:	2300      	movs	r3, #0
 8007398:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800739a:	e169      	b.n	8007670 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800739c:	2201      	movs	r2, #1
 800739e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a0:	fa02 f303 	lsl.w	r3, r2, r3
 80073a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	69fa      	ldr	r2, [r7, #28]
 80073ac:	4013      	ands	r3, r2
 80073ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80073b0:	69ba      	ldr	r2, [r7, #24]
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	f040 8158 	bne.w	800766a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	4a9a      	ldr	r2, [pc, #616]	; (8007628 <HAL_GPIO_Init+0x2a0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d05e      	beq.n	8007482 <HAL_GPIO_Init+0xfa>
 80073c4:	4a98      	ldr	r2, [pc, #608]	; (8007628 <HAL_GPIO_Init+0x2a0>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d875      	bhi.n	80074b6 <HAL_GPIO_Init+0x12e>
 80073ca:	4a98      	ldr	r2, [pc, #608]	; (800762c <HAL_GPIO_Init+0x2a4>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d058      	beq.n	8007482 <HAL_GPIO_Init+0xfa>
 80073d0:	4a96      	ldr	r2, [pc, #600]	; (800762c <HAL_GPIO_Init+0x2a4>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d86f      	bhi.n	80074b6 <HAL_GPIO_Init+0x12e>
 80073d6:	4a96      	ldr	r2, [pc, #600]	; (8007630 <HAL_GPIO_Init+0x2a8>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d052      	beq.n	8007482 <HAL_GPIO_Init+0xfa>
 80073dc:	4a94      	ldr	r2, [pc, #592]	; (8007630 <HAL_GPIO_Init+0x2a8>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d869      	bhi.n	80074b6 <HAL_GPIO_Init+0x12e>
 80073e2:	4a94      	ldr	r2, [pc, #592]	; (8007634 <HAL_GPIO_Init+0x2ac>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d04c      	beq.n	8007482 <HAL_GPIO_Init+0xfa>
 80073e8:	4a92      	ldr	r2, [pc, #584]	; (8007634 <HAL_GPIO_Init+0x2ac>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d863      	bhi.n	80074b6 <HAL_GPIO_Init+0x12e>
 80073ee:	4a92      	ldr	r2, [pc, #584]	; (8007638 <HAL_GPIO_Init+0x2b0>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d046      	beq.n	8007482 <HAL_GPIO_Init+0xfa>
 80073f4:	4a90      	ldr	r2, [pc, #576]	; (8007638 <HAL_GPIO_Init+0x2b0>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d85d      	bhi.n	80074b6 <HAL_GPIO_Init+0x12e>
 80073fa:	2b12      	cmp	r3, #18
 80073fc:	d82a      	bhi.n	8007454 <HAL_GPIO_Init+0xcc>
 80073fe:	2b12      	cmp	r3, #18
 8007400:	d859      	bhi.n	80074b6 <HAL_GPIO_Init+0x12e>
 8007402:	a201      	add	r2, pc, #4	; (adr r2, 8007408 <HAL_GPIO_Init+0x80>)
 8007404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007408:	08007483 	.word	0x08007483
 800740c:	0800745d 	.word	0x0800745d
 8007410:	0800746f 	.word	0x0800746f
 8007414:	080074b1 	.word	0x080074b1
 8007418:	080074b7 	.word	0x080074b7
 800741c:	080074b7 	.word	0x080074b7
 8007420:	080074b7 	.word	0x080074b7
 8007424:	080074b7 	.word	0x080074b7
 8007428:	080074b7 	.word	0x080074b7
 800742c:	080074b7 	.word	0x080074b7
 8007430:	080074b7 	.word	0x080074b7
 8007434:	080074b7 	.word	0x080074b7
 8007438:	080074b7 	.word	0x080074b7
 800743c:	080074b7 	.word	0x080074b7
 8007440:	080074b7 	.word	0x080074b7
 8007444:	080074b7 	.word	0x080074b7
 8007448:	080074b7 	.word	0x080074b7
 800744c:	08007465 	.word	0x08007465
 8007450:	08007479 	.word	0x08007479
 8007454:	4a79      	ldr	r2, [pc, #484]	; (800763c <HAL_GPIO_Init+0x2b4>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d013      	beq.n	8007482 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800745a:	e02c      	b.n	80074b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	623b      	str	r3, [r7, #32]
          break;
 8007462:	e029      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	3304      	adds	r3, #4
 800746a:	623b      	str	r3, [r7, #32]
          break;
 800746c:	e024      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	3308      	adds	r3, #8
 8007474:	623b      	str	r3, [r7, #32]
          break;
 8007476:	e01f      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	330c      	adds	r3, #12
 800747e:	623b      	str	r3, [r7, #32]
          break;
 8007480:	e01a      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d102      	bne.n	8007490 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800748a:	2304      	movs	r3, #4
 800748c:	623b      	str	r3, [r7, #32]
          break;
 800748e:	e013      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d105      	bne.n	80074a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007498:	2308      	movs	r3, #8
 800749a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	69fa      	ldr	r2, [r7, #28]
 80074a0:	611a      	str	r2, [r3, #16]
          break;
 80074a2:	e009      	b.n	80074b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80074a4:	2308      	movs	r3, #8
 80074a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	69fa      	ldr	r2, [r7, #28]
 80074ac:	615a      	str	r2, [r3, #20]
          break;
 80074ae:	e003      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80074b0:	2300      	movs	r3, #0
 80074b2:	623b      	str	r3, [r7, #32]
          break;
 80074b4:	e000      	b.n	80074b8 <HAL_GPIO_Init+0x130>
          break;
 80074b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	2bff      	cmp	r3, #255	; 0xff
 80074bc:	d801      	bhi.n	80074c2 <HAL_GPIO_Init+0x13a>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	e001      	b.n	80074c6 <HAL_GPIO_Init+0x13e>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	3304      	adds	r3, #4
 80074c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	2bff      	cmp	r3, #255	; 0xff
 80074cc:	d802      	bhi.n	80074d4 <HAL_GPIO_Init+0x14c>
 80074ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	e002      	b.n	80074da <HAL_GPIO_Init+0x152>
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	3b08      	subs	r3, #8
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	210f      	movs	r1, #15
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	fa01 f303 	lsl.w	r3, r1, r3
 80074e8:	43db      	mvns	r3, r3
 80074ea:	401a      	ands	r2, r3
 80074ec:	6a39      	ldr	r1, [r7, #32]
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	fa01 f303 	lsl.w	r3, r1, r3
 80074f4:	431a      	orrs	r2, r3
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 80b1 	beq.w	800766a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007508:	4b4d      	ldr	r3, [pc, #308]	; (8007640 <HAL_GPIO_Init+0x2b8>)
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	4a4c      	ldr	r2, [pc, #304]	; (8007640 <HAL_GPIO_Init+0x2b8>)
 800750e:	f043 0301 	orr.w	r3, r3, #1
 8007512:	6193      	str	r3, [r2, #24]
 8007514:	4b4a      	ldr	r3, [pc, #296]	; (8007640 <HAL_GPIO_Init+0x2b8>)
 8007516:	699b      	ldr	r3, [r3, #24]
 8007518:	f003 0301 	and.w	r3, r3, #1
 800751c:	60bb      	str	r3, [r7, #8]
 800751e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007520:	4a48      	ldr	r2, [pc, #288]	; (8007644 <HAL_GPIO_Init+0x2bc>)
 8007522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007524:	089b      	lsrs	r3, r3, #2
 8007526:	3302      	adds	r3, #2
 8007528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800752c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	f003 0303 	and.w	r3, r3, #3
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	220f      	movs	r2, #15
 8007538:	fa02 f303 	lsl.w	r3, r2, r3
 800753c:	43db      	mvns	r3, r3
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	4013      	ands	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a40      	ldr	r2, [pc, #256]	; (8007648 <HAL_GPIO_Init+0x2c0>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d013      	beq.n	8007574 <HAL_GPIO_Init+0x1ec>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a3f      	ldr	r2, [pc, #252]	; (800764c <HAL_GPIO_Init+0x2c4>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d00d      	beq.n	8007570 <HAL_GPIO_Init+0x1e8>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a3e      	ldr	r2, [pc, #248]	; (8007650 <HAL_GPIO_Init+0x2c8>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d007      	beq.n	800756c <HAL_GPIO_Init+0x1e4>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a3d      	ldr	r2, [pc, #244]	; (8007654 <HAL_GPIO_Init+0x2cc>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d101      	bne.n	8007568 <HAL_GPIO_Init+0x1e0>
 8007564:	2303      	movs	r3, #3
 8007566:	e006      	b.n	8007576 <HAL_GPIO_Init+0x1ee>
 8007568:	2304      	movs	r3, #4
 800756a:	e004      	b.n	8007576 <HAL_GPIO_Init+0x1ee>
 800756c:	2302      	movs	r3, #2
 800756e:	e002      	b.n	8007576 <HAL_GPIO_Init+0x1ee>
 8007570:	2301      	movs	r3, #1
 8007572:	e000      	b.n	8007576 <HAL_GPIO_Init+0x1ee>
 8007574:	2300      	movs	r3, #0
 8007576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007578:	f002 0203 	and.w	r2, r2, #3
 800757c:	0092      	lsls	r2, r2, #2
 800757e:	4093      	lsls	r3, r2
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4313      	orrs	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007586:	492f      	ldr	r1, [pc, #188]	; (8007644 <HAL_GPIO_Init+0x2bc>)
 8007588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758a:	089b      	lsrs	r3, r3, #2
 800758c:	3302      	adds	r3, #2
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d006      	beq.n	80075ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80075a0:	4b2d      	ldr	r3, [pc, #180]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	492c      	ldr	r1, [pc, #176]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	600b      	str	r3, [r1, #0]
 80075ac:	e006      	b.n	80075bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80075ae:	4b2a      	ldr	r3, [pc, #168]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	43db      	mvns	r3, r3
 80075b6:	4928      	ldr	r1, [pc, #160]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075b8:	4013      	ands	r3, r2
 80075ba:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d006      	beq.n	80075d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80075c8:	4b23      	ldr	r3, [pc, #140]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075ca:	685a      	ldr	r2, [r3, #4]
 80075cc:	4922      	ldr	r1, [pc, #136]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	604b      	str	r3, [r1, #4]
 80075d4:	e006      	b.n	80075e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80075d6:	4b20      	ldr	r3, [pc, #128]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075d8:	685a      	ldr	r2, [r3, #4]
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	43db      	mvns	r3, r3
 80075de:	491e      	ldr	r1, [pc, #120]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075e0:	4013      	ands	r3, r2
 80075e2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d006      	beq.n	80075fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80075f0:	4b19      	ldr	r3, [pc, #100]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075f2:	689a      	ldr	r2, [r3, #8]
 80075f4:	4918      	ldr	r1, [pc, #96]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	608b      	str	r3, [r1, #8]
 80075fc:	e006      	b.n	800760c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80075fe:	4b16      	ldr	r3, [pc, #88]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 8007600:	689a      	ldr	r2, [r3, #8]
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	43db      	mvns	r3, r3
 8007606:	4914      	ldr	r1, [pc, #80]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 8007608:	4013      	ands	r3, r2
 800760a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d021      	beq.n	800765c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007618:	4b0f      	ldr	r3, [pc, #60]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 800761a:	68da      	ldr	r2, [r3, #12]
 800761c:	490e      	ldr	r1, [pc, #56]	; (8007658 <HAL_GPIO_Init+0x2d0>)
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	4313      	orrs	r3, r2
 8007622:	60cb      	str	r3, [r1, #12]
 8007624:	e021      	b.n	800766a <HAL_GPIO_Init+0x2e2>
 8007626:	bf00      	nop
 8007628:	10320000 	.word	0x10320000
 800762c:	10310000 	.word	0x10310000
 8007630:	10220000 	.word	0x10220000
 8007634:	10210000 	.word	0x10210000
 8007638:	10120000 	.word	0x10120000
 800763c:	10110000 	.word	0x10110000
 8007640:	40021000 	.word	0x40021000
 8007644:	40010000 	.word	0x40010000
 8007648:	40010800 	.word	0x40010800
 800764c:	40010c00 	.word	0x40010c00
 8007650:	40011000 	.word	0x40011000
 8007654:	40011400 	.word	0x40011400
 8007658:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800765c:	4b0b      	ldr	r3, [pc, #44]	; (800768c <HAL_GPIO_Init+0x304>)
 800765e:	68da      	ldr	r2, [r3, #12]
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	43db      	mvns	r3, r3
 8007664:	4909      	ldr	r1, [pc, #36]	; (800768c <HAL_GPIO_Init+0x304>)
 8007666:	4013      	ands	r3, r2
 8007668:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800766a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766c:	3301      	adds	r3, #1
 800766e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007676:	fa22 f303 	lsr.w	r3, r2, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	f47f ae8e 	bne.w	800739c <HAL_GPIO_Init+0x14>
  }
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	372c      	adds	r7, #44	; 0x2c
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr
 800768c:	40010400 	.word	0x40010400

08007690 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	887b      	ldrh	r3, [r7, #2]
 80076a2:	4013      	ands	r3, r2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80076a8:	2301      	movs	r3, #1
 80076aa:	73fb      	strb	r3, [r7, #15]
 80076ac:	e001      	b.n	80076b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80076ae:	2300      	movs	r3, #0
 80076b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3714      	adds	r7, #20
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bc80      	pop	{r7}
 80076bc:	4770      	bx	lr

080076be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80076be:	b480      	push	{r7}
 80076c0:	b083      	sub	sp, #12
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	460b      	mov	r3, r1
 80076c8:	807b      	strh	r3, [r7, #2]
 80076ca:	4613      	mov	r3, r2
 80076cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80076ce:	787b      	ldrb	r3, [r7, #1]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80076d4:	887a      	ldrh	r2, [r7, #2]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80076da:	e003      	b.n	80076e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80076dc:	887b      	ldrh	r3, [r7, #2]
 80076de:	041a      	lsls	r2, r3, #16
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	611a      	str	r2, [r3, #16]
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bc80      	pop	{r7}
 80076ec:	4770      	bx	lr

080076ee <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b084      	sub	sp, #16
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d101      	bne.n	8007700 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	e034      	b.n	800776a <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8007708:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f245 5255 	movw	r2, #21845	; 0x5555
 8007712:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	6852      	ldr	r2, [r2, #4]
 800771c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6892      	ldr	r2, [r2, #8]
 8007726:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8007728:	f7fe fd52 	bl	80061d0 <HAL_GetTick>
 800772c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800772e:	e00f      	b.n	8007750 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8007730:	f7fe fd4e 	bl	80061d0 <HAL_GetTick>
 8007734:	4602      	mov	r2, r0
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	2b27      	cmp	r3, #39	; 0x27
 800773c:	d908      	bls.n	8007750 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	f003 0303 	and.w	r3, r3, #3
 8007748:	2b00      	cmp	r3, #0
 800774a:	d001      	beq.n	8007750 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e00c      	b.n	800776a <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f003 0303 	and.w	r3, r3, #3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e8      	bne.n	8007730 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8007766:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3710      	adds	r7, #16
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}

08007772 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8007772:	b480      	push	{r7}
 8007774:	b083      	sub	sp, #12
 8007776:	af00      	add	r7, sp, #0
 8007778:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8007782:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	bc80      	pop	{r7}
 800778e:	4770      	bx	lr

08007790 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b086      	sub	sp, #24
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d101      	bne.n	80077a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e26c      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	f000 8087 	beq.w	80078be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80077b0:	4b92      	ldr	r3, [pc, #584]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	f003 030c 	and.w	r3, r3, #12
 80077b8:	2b04      	cmp	r3, #4
 80077ba:	d00c      	beq.n	80077d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80077bc:	4b8f      	ldr	r3, [pc, #572]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	f003 030c 	and.w	r3, r3, #12
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	d112      	bne.n	80077ee <HAL_RCC_OscConfig+0x5e>
 80077c8:	4b8c      	ldr	r3, [pc, #560]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077d4:	d10b      	bne.n	80077ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077d6:	4b89      	ldr	r3, [pc, #548]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d06c      	beq.n	80078bc <HAL_RCC_OscConfig+0x12c>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d168      	bne.n	80078bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e246      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077f6:	d106      	bne.n	8007806 <HAL_RCC_OscConfig+0x76>
 80077f8:	4b80      	ldr	r3, [pc, #512]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a7f      	ldr	r2, [pc, #508]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80077fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007802:	6013      	str	r3, [r2, #0]
 8007804:	e02e      	b.n	8007864 <HAL_RCC_OscConfig+0xd4>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10c      	bne.n	8007828 <HAL_RCC_OscConfig+0x98>
 800780e:	4b7b      	ldr	r3, [pc, #492]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a7a      	ldr	r2, [pc, #488]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007818:	6013      	str	r3, [r2, #0]
 800781a:	4b78      	ldr	r3, [pc, #480]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a77      	ldr	r2, [pc, #476]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007820:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007824:	6013      	str	r3, [r2, #0]
 8007826:	e01d      	b.n	8007864 <HAL_RCC_OscConfig+0xd4>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007830:	d10c      	bne.n	800784c <HAL_RCC_OscConfig+0xbc>
 8007832:	4b72      	ldr	r3, [pc, #456]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a71      	ldr	r2, [pc, #452]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007838:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800783c:	6013      	str	r3, [r2, #0]
 800783e:	4b6f      	ldr	r3, [pc, #444]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a6e      	ldr	r2, [pc, #440]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007844:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007848:	6013      	str	r3, [r2, #0]
 800784a:	e00b      	b.n	8007864 <HAL_RCC_OscConfig+0xd4>
 800784c:	4b6b      	ldr	r3, [pc, #428]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a6a      	ldr	r2, [pc, #424]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007856:	6013      	str	r3, [r2, #0]
 8007858:	4b68      	ldr	r3, [pc, #416]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a67      	ldr	r2, [pc, #412]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 800785e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007862:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d013      	beq.n	8007894 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800786c:	f7fe fcb0 	bl	80061d0 <HAL_GetTick>
 8007870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007872:	e008      	b.n	8007886 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007874:	f7fe fcac 	bl	80061d0 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	2b64      	cmp	r3, #100	; 0x64
 8007880:	d901      	bls.n	8007886 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e1fa      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007886:	4b5d      	ldr	r3, [pc, #372]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d0f0      	beq.n	8007874 <HAL_RCC_OscConfig+0xe4>
 8007892:	e014      	b.n	80078be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007894:	f7fe fc9c 	bl	80061d0 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800789a:	e008      	b.n	80078ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800789c:	f7fe fc98 	bl	80061d0 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b64      	cmp	r3, #100	; 0x64
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e1e6      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80078ae:	4b53      	ldr	r3, [pc, #332]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1f0      	bne.n	800789c <HAL_RCC_OscConfig+0x10c>
 80078ba:	e000      	b.n	80078be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d063      	beq.n	8007992 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80078ca:	4b4c      	ldr	r3, [pc, #304]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	f003 030c 	and.w	r3, r3, #12
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00b      	beq.n	80078ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80078d6:	4b49      	ldr	r3, [pc, #292]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	f003 030c 	and.w	r3, r3, #12
 80078de:	2b08      	cmp	r3, #8
 80078e0:	d11c      	bne.n	800791c <HAL_RCC_OscConfig+0x18c>
 80078e2:	4b46      	ldr	r3, [pc, #280]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d116      	bne.n	800791c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078ee:	4b43      	ldr	r3, [pc, #268]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0302 	and.w	r3, r3, #2
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d005      	beq.n	8007906 <HAL_RCC_OscConfig+0x176>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d001      	beq.n	8007906 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	e1ba      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007906:	4b3d      	ldr	r3, [pc, #244]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	00db      	lsls	r3, r3, #3
 8007914:	4939      	ldr	r1, [pc, #228]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007916:	4313      	orrs	r3, r2
 8007918:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800791a:	e03a      	b.n	8007992 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d020      	beq.n	8007966 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007924:	4b36      	ldr	r3, [pc, #216]	; (8007a00 <HAL_RCC_OscConfig+0x270>)
 8007926:	2201      	movs	r2, #1
 8007928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800792a:	f7fe fc51 	bl	80061d0 <HAL_GetTick>
 800792e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007930:	e008      	b.n	8007944 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007932:	f7fe fc4d 	bl	80061d0 <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	2b02      	cmp	r3, #2
 800793e:	d901      	bls.n	8007944 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e19b      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007944:	4b2d      	ldr	r3, [pc, #180]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0302 	and.w	r3, r3, #2
 800794c:	2b00      	cmp	r3, #0
 800794e:	d0f0      	beq.n	8007932 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007950:	4b2a      	ldr	r3, [pc, #168]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	00db      	lsls	r3, r3, #3
 800795e:	4927      	ldr	r1, [pc, #156]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007960:	4313      	orrs	r3, r2
 8007962:	600b      	str	r3, [r1, #0]
 8007964:	e015      	b.n	8007992 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007966:	4b26      	ldr	r3, [pc, #152]	; (8007a00 <HAL_RCC_OscConfig+0x270>)
 8007968:	2200      	movs	r2, #0
 800796a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800796c:	f7fe fc30 	bl	80061d0 <HAL_GetTick>
 8007970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007972:	e008      	b.n	8007986 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007974:	f7fe fc2c 	bl	80061d0 <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	2b02      	cmp	r3, #2
 8007980:	d901      	bls.n	8007986 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	e17a      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007986:	4b1d      	ldr	r3, [pc, #116]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0302 	and.w	r3, r3, #2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1f0      	bne.n	8007974 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 0308 	and.w	r3, r3, #8
 800799a:	2b00      	cmp	r3, #0
 800799c:	d03a      	beq.n	8007a14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d019      	beq.n	80079da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80079a6:	4b17      	ldr	r3, [pc, #92]	; (8007a04 <HAL_RCC_OscConfig+0x274>)
 80079a8:	2201      	movs	r2, #1
 80079aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079ac:	f7fe fc10 	bl	80061d0 <HAL_GetTick>
 80079b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80079b2:	e008      	b.n	80079c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079b4:	f7fe fc0c 	bl	80061d0 <HAL_GetTick>
 80079b8:	4602      	mov	r2, r0
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	1ad3      	subs	r3, r2, r3
 80079be:	2b02      	cmp	r3, #2
 80079c0:	d901      	bls.n	80079c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e15a      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80079c6:	4b0d      	ldr	r3, [pc, #52]	; (80079fc <HAL_RCC_OscConfig+0x26c>)
 80079c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ca:	f003 0302 	and.w	r3, r3, #2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d0f0      	beq.n	80079b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80079d2:	2001      	movs	r0, #1
 80079d4:	f000 fad8 	bl	8007f88 <RCC_Delay>
 80079d8:	e01c      	b.n	8007a14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079da:	4b0a      	ldr	r3, [pc, #40]	; (8007a04 <HAL_RCC_OscConfig+0x274>)
 80079dc:	2200      	movs	r2, #0
 80079de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079e0:	f7fe fbf6 	bl	80061d0 <HAL_GetTick>
 80079e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079e6:	e00f      	b.n	8007a08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079e8:	f7fe fbf2 	bl	80061d0 <HAL_GetTick>
 80079ec:	4602      	mov	r2, r0
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	d908      	bls.n	8007a08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e140      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
 80079fa:	bf00      	nop
 80079fc:	40021000 	.word	0x40021000
 8007a00:	42420000 	.word	0x42420000
 8007a04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a08:	4b9e      	ldr	r3, [pc, #632]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e9      	bne.n	80079e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0304 	and.w	r3, r3, #4
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f000 80a6 	beq.w	8007b6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a22:	2300      	movs	r3, #0
 8007a24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a26:	4b97      	ldr	r3, [pc, #604]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a28:	69db      	ldr	r3, [r3, #28]
 8007a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10d      	bne.n	8007a4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a32:	4b94      	ldr	r3, [pc, #592]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a34:	69db      	ldr	r3, [r3, #28]
 8007a36:	4a93      	ldr	r2, [pc, #588]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a3c:	61d3      	str	r3, [r2, #28]
 8007a3e:	4b91      	ldr	r3, [pc, #580]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a46:	60bb      	str	r3, [r7, #8]
 8007a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a4e:	4b8e      	ldr	r3, [pc, #568]	; (8007c88 <HAL_RCC_OscConfig+0x4f8>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d118      	bne.n	8007a8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a5a:	4b8b      	ldr	r3, [pc, #556]	; (8007c88 <HAL_RCC_OscConfig+0x4f8>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a8a      	ldr	r2, [pc, #552]	; (8007c88 <HAL_RCC_OscConfig+0x4f8>)
 8007a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a66:	f7fe fbb3 	bl	80061d0 <HAL_GetTick>
 8007a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a6c:	e008      	b.n	8007a80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a6e:	f7fe fbaf 	bl	80061d0 <HAL_GetTick>
 8007a72:	4602      	mov	r2, r0
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	2b64      	cmp	r3, #100	; 0x64
 8007a7a:	d901      	bls.n	8007a80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	e0fd      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a80:	4b81      	ldr	r3, [pc, #516]	; (8007c88 <HAL_RCC_OscConfig+0x4f8>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d0f0      	beq.n	8007a6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d106      	bne.n	8007aa2 <HAL_RCC_OscConfig+0x312>
 8007a94:	4b7b      	ldr	r3, [pc, #492]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	4a7a      	ldr	r2, [pc, #488]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007a9a:	f043 0301 	orr.w	r3, r3, #1
 8007a9e:	6213      	str	r3, [r2, #32]
 8007aa0:	e02d      	b.n	8007afe <HAL_RCC_OscConfig+0x36e>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10c      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x334>
 8007aaa:	4b76      	ldr	r3, [pc, #472]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	4a75      	ldr	r2, [pc, #468]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ab0:	f023 0301 	bic.w	r3, r3, #1
 8007ab4:	6213      	str	r3, [r2, #32]
 8007ab6:	4b73      	ldr	r3, [pc, #460]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	4a72      	ldr	r2, [pc, #456]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007abc:	f023 0304 	bic.w	r3, r3, #4
 8007ac0:	6213      	str	r3, [r2, #32]
 8007ac2:	e01c      	b.n	8007afe <HAL_RCC_OscConfig+0x36e>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	2b05      	cmp	r3, #5
 8007aca:	d10c      	bne.n	8007ae6 <HAL_RCC_OscConfig+0x356>
 8007acc:	4b6d      	ldr	r3, [pc, #436]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ace:	6a1b      	ldr	r3, [r3, #32]
 8007ad0:	4a6c      	ldr	r2, [pc, #432]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ad2:	f043 0304 	orr.w	r3, r3, #4
 8007ad6:	6213      	str	r3, [r2, #32]
 8007ad8:	4b6a      	ldr	r3, [pc, #424]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	4a69      	ldr	r2, [pc, #420]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ade:	f043 0301 	orr.w	r3, r3, #1
 8007ae2:	6213      	str	r3, [r2, #32]
 8007ae4:	e00b      	b.n	8007afe <HAL_RCC_OscConfig+0x36e>
 8007ae6:	4b67      	ldr	r3, [pc, #412]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	4a66      	ldr	r2, [pc, #408]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007aec:	f023 0301 	bic.w	r3, r3, #1
 8007af0:	6213      	str	r3, [r2, #32]
 8007af2:	4b64      	ldr	r3, [pc, #400]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	4a63      	ldr	r2, [pc, #396]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007af8:	f023 0304 	bic.w	r3, r3, #4
 8007afc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d015      	beq.n	8007b32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b06:	f7fe fb63 	bl	80061d0 <HAL_GetTick>
 8007b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b0c:	e00a      	b.n	8007b24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b0e:	f7fe fb5f 	bl	80061d0 <HAL_GetTick>
 8007b12:	4602      	mov	r2, r0
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d901      	bls.n	8007b24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e0ab      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b24:	4b57      	ldr	r3, [pc, #348]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007b26:	6a1b      	ldr	r3, [r3, #32]
 8007b28:	f003 0302 	and.w	r3, r3, #2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d0ee      	beq.n	8007b0e <HAL_RCC_OscConfig+0x37e>
 8007b30:	e014      	b.n	8007b5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b32:	f7fe fb4d 	bl	80061d0 <HAL_GetTick>
 8007b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b38:	e00a      	b.n	8007b50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b3a:	f7fe fb49 	bl	80061d0 <HAL_GetTick>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d901      	bls.n	8007b50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e095      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b50:	4b4c      	ldr	r3, [pc, #304]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007b52:	6a1b      	ldr	r3, [r3, #32]
 8007b54:	f003 0302 	and.w	r3, r3, #2
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1ee      	bne.n	8007b3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d105      	bne.n	8007b6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b62:	4b48      	ldr	r3, [pc, #288]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	4a47      	ldr	r2, [pc, #284]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007b68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	69db      	ldr	r3, [r3, #28]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	f000 8081 	beq.w	8007c7a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b78:	4b42      	ldr	r3, [pc, #264]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	f003 030c 	and.w	r3, r3, #12
 8007b80:	2b08      	cmp	r3, #8
 8007b82:	d061      	beq.n	8007c48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	69db      	ldr	r3, [r3, #28]
 8007b88:	2b02      	cmp	r3, #2
 8007b8a:	d146      	bne.n	8007c1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b8c:	4b3f      	ldr	r3, [pc, #252]	; (8007c8c <HAL_RCC_OscConfig+0x4fc>)
 8007b8e:	2200      	movs	r2, #0
 8007b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b92:	f7fe fb1d 	bl	80061d0 <HAL_GetTick>
 8007b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b98:	e008      	b.n	8007bac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b9a:	f7fe fb19 	bl	80061d0 <HAL_GetTick>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	d901      	bls.n	8007bac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e067      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007bac:	4b35      	ldr	r3, [pc, #212]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1f0      	bne.n	8007b9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bc0:	d108      	bne.n	8007bd4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007bc2:	4b30      	ldr	r3, [pc, #192]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	492d      	ldr	r1, [pc, #180]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007bd4:	4b2b      	ldr	r3, [pc, #172]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6a19      	ldr	r1, [r3, #32]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be4:	430b      	orrs	r3, r1
 8007be6:	4927      	ldr	r1, [pc, #156]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007be8:	4313      	orrs	r3, r2
 8007bea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bec:	4b27      	ldr	r3, [pc, #156]	; (8007c8c <HAL_RCC_OscConfig+0x4fc>)
 8007bee:	2201      	movs	r2, #1
 8007bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bf2:	f7fe faed 	bl	80061d0 <HAL_GetTick>
 8007bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007bf8:	e008      	b.n	8007c0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bfa:	f7fe fae9 	bl	80061d0 <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d901      	bls.n	8007c0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	e037      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007c0c:	4b1d      	ldr	r3, [pc, #116]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d0f0      	beq.n	8007bfa <HAL_RCC_OscConfig+0x46a>
 8007c18:	e02f      	b.n	8007c7a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c1a:	4b1c      	ldr	r3, [pc, #112]	; (8007c8c <HAL_RCC_OscConfig+0x4fc>)
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c20:	f7fe fad6 	bl	80061d0 <HAL_GetTick>
 8007c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007c26:	e008      	b.n	8007c3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c28:	f7fe fad2 	bl	80061d0 <HAL_GetTick>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d901      	bls.n	8007c3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e020      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007c3a:	4b12      	ldr	r3, [pc, #72]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1f0      	bne.n	8007c28 <HAL_RCC_OscConfig+0x498>
 8007c46:	e018      	b.n	8007c7a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	69db      	ldr	r3, [r3, #28]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d101      	bne.n	8007c54 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e013      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007c54:	4b0b      	ldr	r3, [pc, #44]	; (8007c84 <HAL_RCC_OscConfig+0x4f4>)
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a1b      	ldr	r3, [r3, #32]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d106      	bne.n	8007c76 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d001      	beq.n	8007c7a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e000      	b.n	8007c7c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3718      	adds	r7, #24
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	40021000 	.word	0x40021000
 8007c88:	40007000 	.word	0x40007000
 8007c8c:	42420060 	.word	0x42420060

08007c90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d101      	bne.n	8007ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e0d0      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ca4:	4b6a      	ldr	r3, [pc, #424]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0307 	and.w	r3, r3, #7
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d910      	bls.n	8007cd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cb2:	4b67      	ldr	r3, [pc, #412]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f023 0207 	bic.w	r2, r3, #7
 8007cba:	4965      	ldr	r1, [pc, #404]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cc2:	4b63      	ldr	r3, [pc, #396]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0307 	and.w	r3, r3, #7
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d001      	beq.n	8007cd4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e0b8      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0302 	and.w	r3, r3, #2
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d020      	beq.n	8007d22 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0304 	and.w	r3, r3, #4
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d005      	beq.n	8007cf8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cec:	4b59      	ldr	r3, [pc, #356]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	4a58      	ldr	r2, [pc, #352]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007cf2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007cf6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0308 	and.w	r3, r3, #8
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d005      	beq.n	8007d10 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d04:	4b53      	ldr	r3, [pc, #332]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	4a52      	ldr	r2, [pc, #328]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d0a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007d0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d10:	4b50      	ldr	r3, [pc, #320]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	494d      	ldr	r1, [pc, #308]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d040      	beq.n	8007db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d107      	bne.n	8007d46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d36:	4b47      	ldr	r3, [pc, #284]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d115      	bne.n	8007d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e07f      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	2b02      	cmp	r3, #2
 8007d4c:	d107      	bne.n	8007d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d4e:	4b41      	ldr	r3, [pc, #260]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d109      	bne.n	8007d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e073      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d5e:	4b3d      	ldr	r3, [pc, #244]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0302 	and.w	r3, r3, #2
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d101      	bne.n	8007d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e06b      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d6e:	4b39      	ldr	r3, [pc, #228]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f023 0203 	bic.w	r2, r3, #3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	4936      	ldr	r1, [pc, #216]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d80:	f7fe fa26 	bl	80061d0 <HAL_GetTick>
 8007d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d86:	e00a      	b.n	8007d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d88:	f7fe fa22 	bl	80061d0 <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d901      	bls.n	8007d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e053      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d9e:	4b2d      	ldr	r3, [pc, #180]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f003 020c 	and.w	r2, r3, #12
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d1eb      	bne.n	8007d88 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007db0:	4b27      	ldr	r3, [pc, #156]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0307 	and.w	r3, r3, #7
 8007db8:	683a      	ldr	r2, [r7, #0]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d210      	bcs.n	8007de0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dbe:	4b24      	ldr	r3, [pc, #144]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f023 0207 	bic.w	r2, r3, #7
 8007dc6:	4922      	ldr	r1, [pc, #136]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dce:	4b20      	ldr	r3, [pc, #128]	; (8007e50 <HAL_RCC_ClockConfig+0x1c0>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 0307 	and.w	r3, r3, #7
 8007dd6:	683a      	ldr	r2, [r7, #0]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d001      	beq.n	8007de0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e032      	b.n	8007e46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0304 	and.w	r3, r3, #4
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d008      	beq.n	8007dfe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007dec:	4b19      	ldr	r3, [pc, #100]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	4916      	ldr	r1, [pc, #88]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0308 	and.w	r3, r3, #8
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d009      	beq.n	8007e1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007e0a:	4b12      	ldr	r3, [pc, #72]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	00db      	lsls	r3, r3, #3
 8007e18:	490e      	ldr	r1, [pc, #56]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007e1e:	f000 f821 	bl	8007e64 <HAL_RCC_GetSysClockFreq>
 8007e22:	4602      	mov	r2, r0
 8007e24:	4b0b      	ldr	r3, [pc, #44]	; (8007e54 <HAL_RCC_ClockConfig+0x1c4>)
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	091b      	lsrs	r3, r3, #4
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	490a      	ldr	r1, [pc, #40]	; (8007e58 <HAL_RCC_ClockConfig+0x1c8>)
 8007e30:	5ccb      	ldrb	r3, [r1, r3]
 8007e32:	fa22 f303 	lsr.w	r3, r2, r3
 8007e36:	4a09      	ldr	r2, [pc, #36]	; (8007e5c <HAL_RCC_ClockConfig+0x1cc>)
 8007e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007e3a:	4b09      	ldr	r3, [pc, #36]	; (8007e60 <HAL_RCC_ClockConfig+0x1d0>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fe f984 	bl	800614c <HAL_InitTick>

  return HAL_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	40022000 	.word	0x40022000
 8007e54:	40021000 	.word	0x40021000
 8007e58:	0800955c 	.word	0x0800955c
 8007e5c:	200001a4 	.word	0x200001a4
 8007e60:	200001a8 	.word	0x200001a8

08007e64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e64:	b490      	push	{r4, r7}
 8007e66:	b08a      	sub	sp, #40	; 0x28
 8007e68:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007e6a:	4b2a      	ldr	r3, [pc, #168]	; (8007f14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007e6c:	1d3c      	adds	r4, r7, #4
 8007e6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007e74:	f240 2301 	movw	r3, #513	; 0x201
 8007e78:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	61fb      	str	r3, [r7, #28]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	61bb      	str	r3, [r7, #24]
 8007e82:	2300      	movs	r3, #0
 8007e84:	627b      	str	r3, [r7, #36]	; 0x24
 8007e86:	2300      	movs	r3, #0
 8007e88:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007e8e:	4b22      	ldr	r3, [pc, #136]	; (8007f18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	f003 030c 	and.w	r3, r3, #12
 8007e9a:	2b04      	cmp	r3, #4
 8007e9c:	d002      	beq.n	8007ea4 <HAL_RCC_GetSysClockFreq+0x40>
 8007e9e:	2b08      	cmp	r3, #8
 8007ea0:	d003      	beq.n	8007eaa <HAL_RCC_GetSysClockFreq+0x46>
 8007ea2:	e02d      	b.n	8007f00 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007ea4:	4b1d      	ldr	r3, [pc, #116]	; (8007f1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ea6:	623b      	str	r3, [r7, #32]
      break;
 8007ea8:	e02d      	b.n	8007f06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	0c9b      	lsrs	r3, r3, #18
 8007eae:	f003 030f 	and.w	r3, r3, #15
 8007eb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007eb6:	4413      	add	r3, r2
 8007eb8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007ebc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d013      	beq.n	8007ef0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007ec8:	4b13      	ldr	r3, [pc, #76]	; (8007f18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	0c5b      	lsrs	r3, r3, #17
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007edc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	4a0e      	ldr	r2, [pc, #56]	; (8007f1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ee2:	fb02 f203 	mul.w	r2, r2, r3
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eec:	627b      	str	r3, [r7, #36]	; 0x24
 8007eee:	e004      	b.n	8007efa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	4a0b      	ldr	r2, [pc, #44]	; (8007f20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007ef4:	fb02 f303 	mul.w	r3, r2, r3
 8007ef8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007efc:	623b      	str	r3, [r7, #32]
      break;
 8007efe:	e002      	b.n	8007f06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007f00:	4b06      	ldr	r3, [pc, #24]	; (8007f1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f02:	623b      	str	r3, [r7, #32]
      break;
 8007f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f06:	6a3b      	ldr	r3, [r7, #32]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3728      	adds	r7, #40	; 0x28
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bc90      	pop	{r4, r7}
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	080094f4 	.word	0x080094f4
 8007f18:	40021000 	.word	0x40021000
 8007f1c:	007a1200 	.word	0x007a1200
 8007f20:	003d0900 	.word	0x003d0900

08007f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f24:	b480      	push	{r7}
 8007f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f28:	4b02      	ldr	r3, [pc, #8]	; (8007f34 <HAL_RCC_GetHCLKFreq+0x10>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bc80      	pop	{r7}
 8007f32:	4770      	bx	lr
 8007f34:	200001a4 	.word	0x200001a4

08007f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007f3c:	f7ff fff2 	bl	8007f24 <HAL_RCC_GetHCLKFreq>
 8007f40:	4602      	mov	r2, r0
 8007f42:	4b05      	ldr	r3, [pc, #20]	; (8007f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	0a1b      	lsrs	r3, r3, #8
 8007f48:	f003 0307 	and.w	r3, r3, #7
 8007f4c:	4903      	ldr	r1, [pc, #12]	; (8007f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f4e:	5ccb      	ldrb	r3, [r1, r3]
 8007f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	40021000 	.word	0x40021000
 8007f5c:	0800956c 	.word	0x0800956c

08007f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007f64:	f7ff ffde 	bl	8007f24 <HAL_RCC_GetHCLKFreq>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	4b05      	ldr	r3, [pc, #20]	; (8007f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	0adb      	lsrs	r3, r3, #11
 8007f70:	f003 0307 	and.w	r3, r3, #7
 8007f74:	4903      	ldr	r1, [pc, #12]	; (8007f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f76:	5ccb      	ldrb	r3, [r1, r3]
 8007f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	40021000 	.word	0x40021000
 8007f84:	0800956c 	.word	0x0800956c

08007f88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007f90:	4b0a      	ldr	r3, [pc, #40]	; (8007fbc <RCC_Delay+0x34>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a0a      	ldr	r2, [pc, #40]	; (8007fc0 <RCC_Delay+0x38>)
 8007f96:	fba2 2303 	umull	r2, r3, r2, r3
 8007f9a:	0a5b      	lsrs	r3, r3, #9
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	fb02 f303 	mul.w	r3, r2, r3
 8007fa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007fa4:	bf00      	nop
  }
  while (Delay --);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	1e5a      	subs	r2, r3, #1
 8007faa:	60fa      	str	r2, [r7, #12]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1f9      	bne.n	8007fa4 <RCC_Delay+0x1c>
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	3714      	adds	r7, #20
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bc80      	pop	{r7}
 8007fba:	4770      	bx	lr
 8007fbc:	200001a4 	.word	0x200001a4
 8007fc0:	10624dd3 	.word	0x10624dd3

08007fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d101      	bne.n	8007fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e041      	b.n	800805a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d106      	bne.n	8007ff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7fd fede 	bl	8005dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	3304      	adds	r3, #4
 8008000:	4619      	mov	r1, r3
 8008002:	4610      	mov	r0, r2
 8008004:	f000 fa70 	bl	80084e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3708      	adds	r7, #8
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
	...

08008064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008072:	b2db      	uxtb	r3, r3
 8008074:	2b01      	cmp	r3, #1
 8008076:	d001      	beq.n	800807c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e03a      	b.n	80080f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68da      	ldr	r2, [r3, #12]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f042 0201 	orr.w	r2, r2, #1
 8008092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a18      	ldr	r2, [pc, #96]	; (80080fc <HAL_TIM_Base_Start_IT+0x98>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d00e      	beq.n	80080bc <HAL_TIM_Base_Start_IT+0x58>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080a6:	d009      	beq.n	80080bc <HAL_TIM_Base_Start_IT+0x58>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a14      	ldr	r2, [pc, #80]	; (8008100 <HAL_TIM_Base_Start_IT+0x9c>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d004      	beq.n	80080bc <HAL_TIM_Base_Start_IT+0x58>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a13      	ldr	r2, [pc, #76]	; (8008104 <HAL_TIM_Base_Start_IT+0xa0>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d111      	bne.n	80080e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	f003 0307 	and.w	r3, r3, #7
 80080c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2b06      	cmp	r3, #6
 80080cc:	d010      	beq.n	80080f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f042 0201 	orr.w	r2, r2, #1
 80080dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080de:	e007      	b.n	80080f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f042 0201 	orr.w	r2, r2, #1
 80080ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3714      	adds	r7, #20
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bc80      	pop	{r7}
 80080fa:	4770      	bx	lr
 80080fc:	40012c00 	.word	0x40012c00
 8008100:	40000400 	.word	0x40000400
 8008104:	40000800 	.word	0x40000800

08008108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	691b      	ldr	r3, [r3, #16]
 8008116:	f003 0302 	and.w	r3, r3, #2
 800811a:	2b02      	cmp	r3, #2
 800811c:	d122      	bne.n	8008164 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	f003 0302 	and.w	r3, r3, #2
 8008128:	2b02      	cmp	r3, #2
 800812a:	d11b      	bne.n	8008164 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f06f 0202 	mvn.w	r2, #2
 8008134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2201      	movs	r2, #1
 800813a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	f003 0303 	and.w	r3, r3, #3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f9b1 	bl	80084b2 <HAL_TIM_IC_CaptureCallback>
 8008150:	e005      	b.n	800815e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 f9a4 	bl	80084a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 f9b3 	bl	80084c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	f003 0304 	and.w	r3, r3, #4
 800816e:	2b04      	cmp	r3, #4
 8008170:	d122      	bne.n	80081b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	f003 0304 	and.w	r3, r3, #4
 800817c:	2b04      	cmp	r3, #4
 800817e:	d11b      	bne.n	80081b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f06f 0204 	mvn.w	r2, #4
 8008188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2202      	movs	r2, #2
 800818e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800819a:	2b00      	cmp	r3, #0
 800819c:	d003      	beq.n	80081a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 f987 	bl	80084b2 <HAL_TIM_IC_CaptureCallback>
 80081a4:	e005      	b.n	80081b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 f97a 	bl	80084a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f989 	bl	80084c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	f003 0308 	and.w	r3, r3, #8
 80081c2:	2b08      	cmp	r3, #8
 80081c4:	d122      	bne.n	800820c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	f003 0308 	and.w	r3, r3, #8
 80081d0:	2b08      	cmp	r3, #8
 80081d2:	d11b      	bne.n	800820c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f06f 0208 	mvn.w	r2, #8
 80081dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2204      	movs	r2, #4
 80081e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	69db      	ldr	r3, [r3, #28]
 80081ea:	f003 0303 	and.w	r3, r3, #3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d003      	beq.n	80081fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f95d 	bl	80084b2 <HAL_TIM_IC_CaptureCallback>
 80081f8:	e005      	b.n	8008206 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f950 	bl	80084a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f000 f95f 	bl	80084c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2200      	movs	r2, #0
 800820a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	f003 0310 	and.w	r3, r3, #16
 8008216:	2b10      	cmp	r3, #16
 8008218:	d122      	bne.n	8008260 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	f003 0310 	and.w	r3, r3, #16
 8008224:	2b10      	cmp	r3, #16
 8008226:	d11b      	bne.n	8008260 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f06f 0210 	mvn.w	r2, #16
 8008230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2208      	movs	r2, #8
 8008236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	69db      	ldr	r3, [r3, #28]
 800823e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008242:	2b00      	cmp	r3, #0
 8008244:	d003      	beq.n	800824e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 f933 	bl	80084b2 <HAL_TIM_IC_CaptureCallback>
 800824c:	e005      	b.n	800825a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f926 	bl	80084a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 f935 	bl	80084c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b01      	cmp	r3, #1
 800826c:	d10e      	bne.n	800828c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	2b01      	cmp	r3, #1
 800827a:	d107      	bne.n	800828c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f06f 0201 	mvn.w	r2, #1
 8008284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7fc fa82 	bl	8004790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008296:	2b80      	cmp	r3, #128	; 0x80
 8008298:	d10e      	bne.n	80082b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082a4:	2b80      	cmp	r3, #128	; 0x80
 80082a6:	d107      	bne.n	80082b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80082b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fa77 	bl	80087a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082c2:	2b40      	cmp	r3, #64	; 0x40
 80082c4:	d10e      	bne.n	80082e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d0:	2b40      	cmp	r3, #64	; 0x40
 80082d2:	d107      	bne.n	80082e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80082dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f8f9 	bl	80084d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	f003 0320 	and.w	r3, r3, #32
 80082ee:	2b20      	cmp	r3, #32
 80082f0:	d10e      	bne.n	8008310 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	f003 0320 	and.w	r3, r3, #32
 80082fc:	2b20      	cmp	r3, #32
 80082fe:	d107      	bne.n	8008310 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f06f 0220 	mvn.w	r2, #32
 8008308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fa42 	bl	8008794 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008310:	bf00      	nop
 8008312:	3708      	adds	r7, #8
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008328:	2b01      	cmp	r3, #1
 800832a:	d101      	bne.n	8008330 <HAL_TIM_ConfigClockSource+0x18>
 800832c:	2302      	movs	r3, #2
 800832e:	e0b3      	b.n	8008498 <HAL_TIM_ConfigClockSource+0x180>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800834e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008356:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008368:	d03e      	beq.n	80083e8 <HAL_TIM_ConfigClockSource+0xd0>
 800836a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800836e:	f200 8087 	bhi.w	8008480 <HAL_TIM_ConfigClockSource+0x168>
 8008372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008376:	f000 8085 	beq.w	8008484 <HAL_TIM_ConfigClockSource+0x16c>
 800837a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800837e:	d87f      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 8008380:	2b70      	cmp	r3, #112	; 0x70
 8008382:	d01a      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0xa2>
 8008384:	2b70      	cmp	r3, #112	; 0x70
 8008386:	d87b      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 8008388:	2b60      	cmp	r3, #96	; 0x60
 800838a:	d050      	beq.n	800842e <HAL_TIM_ConfigClockSource+0x116>
 800838c:	2b60      	cmp	r3, #96	; 0x60
 800838e:	d877      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 8008390:	2b50      	cmp	r3, #80	; 0x50
 8008392:	d03c      	beq.n	800840e <HAL_TIM_ConfigClockSource+0xf6>
 8008394:	2b50      	cmp	r3, #80	; 0x50
 8008396:	d873      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 8008398:	2b40      	cmp	r3, #64	; 0x40
 800839a:	d058      	beq.n	800844e <HAL_TIM_ConfigClockSource+0x136>
 800839c:	2b40      	cmp	r3, #64	; 0x40
 800839e:	d86f      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 80083a0:	2b30      	cmp	r3, #48	; 0x30
 80083a2:	d064      	beq.n	800846e <HAL_TIM_ConfigClockSource+0x156>
 80083a4:	2b30      	cmp	r3, #48	; 0x30
 80083a6:	d86b      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 80083a8:	2b20      	cmp	r3, #32
 80083aa:	d060      	beq.n	800846e <HAL_TIM_ConfigClockSource+0x156>
 80083ac:	2b20      	cmp	r3, #32
 80083ae:	d867      	bhi.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d05c      	beq.n	800846e <HAL_TIM_ConfigClockSource+0x156>
 80083b4:	2b10      	cmp	r3, #16
 80083b6:	d05a      	beq.n	800846e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80083b8:	e062      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6818      	ldr	r0, [r3, #0]
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	6899      	ldr	r1, [r3, #8]
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	685a      	ldr	r2, [r3, #4]
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	f000 f966 	bl	800869a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80083dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	609a      	str	r2, [r3, #8]
      break;
 80083e6:	e04e      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6818      	ldr	r0, [r3, #0]
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	6899      	ldr	r1, [r3, #8]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	f000 f94f 	bl	800869a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	689a      	ldr	r2, [r3, #8]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800840a:	609a      	str	r2, [r3, #8]
      break;
 800840c:	e03b      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6818      	ldr	r0, [r3, #0]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	6859      	ldr	r1, [r3, #4]
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	68db      	ldr	r3, [r3, #12]
 800841a:	461a      	mov	r2, r3
 800841c:	f000 f8c6 	bl	80085ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2150      	movs	r1, #80	; 0x50
 8008426:	4618      	mov	r0, r3
 8008428:	f000 f91d 	bl	8008666 <TIM_ITRx_SetConfig>
      break;
 800842c:	e02b      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6818      	ldr	r0, [r3, #0]
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	6859      	ldr	r1, [r3, #4]
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	461a      	mov	r2, r3
 800843c:	f000 f8e4 	bl	8008608 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2160      	movs	r1, #96	; 0x60
 8008446:	4618      	mov	r0, r3
 8008448:	f000 f90d 	bl	8008666 <TIM_ITRx_SetConfig>
      break;
 800844c:	e01b      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6818      	ldr	r0, [r3, #0]
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	6859      	ldr	r1, [r3, #4]
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	68db      	ldr	r3, [r3, #12]
 800845a:	461a      	mov	r2, r3
 800845c:	f000 f8a6 	bl	80085ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2140      	movs	r1, #64	; 0x40
 8008466:	4618      	mov	r0, r3
 8008468:	f000 f8fd 	bl	8008666 <TIM_ITRx_SetConfig>
      break;
 800846c:	e00b      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4619      	mov	r1, r3
 8008478:	4610      	mov	r0, r2
 800847a:	f000 f8f4 	bl	8008666 <TIM_ITRx_SetConfig>
        break;
 800847e:	e002      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008480:	bf00      	nop
 8008482:	e000      	b.n	8008486 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008484:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008496:	2300      	movs	r3, #0
}
 8008498:	4618      	mov	r0, r3
 800849a:	3710      	adds	r7, #16
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bc80      	pop	{r7}
 80084b0:	4770      	bx	lr

080084b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084b2:	b480      	push	{r7}
 80084b4:	b083      	sub	sp, #12
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	bc80      	pop	{r7}
 80084c2:	4770      	bx	lr

080084c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b083      	sub	sp, #12
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084cc:	bf00      	nop
 80084ce:	370c      	adds	r7, #12
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bc80      	pop	{r7}
 80084d4:	4770      	bx	lr

080084d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084d6:	b480      	push	{r7}
 80084d8:	b083      	sub	sp, #12
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084de:	bf00      	nop
 80084e0:	370c      	adds	r7, #12
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bc80      	pop	{r7}
 80084e6:	4770      	bx	lr

080084e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a29      	ldr	r2, [pc, #164]	; (80085a0 <TIM_Base_SetConfig+0xb8>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d00b      	beq.n	8008518 <TIM_Base_SetConfig+0x30>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008506:	d007      	beq.n	8008518 <TIM_Base_SetConfig+0x30>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a26      	ldr	r2, [pc, #152]	; (80085a4 <TIM_Base_SetConfig+0xbc>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d003      	beq.n	8008518 <TIM_Base_SetConfig+0x30>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a25      	ldr	r2, [pc, #148]	; (80085a8 <TIM_Base_SetConfig+0xc0>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d108      	bne.n	800852a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800851e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a1c      	ldr	r2, [pc, #112]	; (80085a0 <TIM_Base_SetConfig+0xb8>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d00b      	beq.n	800854a <TIM_Base_SetConfig+0x62>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008538:	d007      	beq.n	800854a <TIM_Base_SetConfig+0x62>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a19      	ldr	r2, [pc, #100]	; (80085a4 <TIM_Base_SetConfig+0xbc>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d003      	beq.n	800854a <TIM_Base_SetConfig+0x62>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a18      	ldr	r2, [pc, #96]	; (80085a8 <TIM_Base_SetConfig+0xc0>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d108      	bne.n	800855c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	4313      	orrs	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	4313      	orrs	r3, r2
 8008568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	68fa      	ldr	r2, [r7, #12]
 800856e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	689a      	ldr	r2, [r3, #8]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a07      	ldr	r2, [pc, #28]	; (80085a0 <TIM_Base_SetConfig+0xb8>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d103      	bne.n	8008590 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	691a      	ldr	r2, [r3, #16]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	615a      	str	r2, [r3, #20]
}
 8008596:	bf00      	nop
 8008598:	3714      	adds	r7, #20
 800859a:	46bd      	mov	sp, r7
 800859c:	bc80      	pop	{r7}
 800859e:	4770      	bx	lr
 80085a0:	40012c00 	.word	0x40012c00
 80085a4:	40000400 	.word	0x40000400
 80085a8:	40000800 	.word	0x40000800

080085ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b087      	sub	sp, #28
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6a1b      	ldr	r3, [r3, #32]
 80085bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6a1b      	ldr	r3, [r3, #32]
 80085c2:	f023 0201 	bic.w	r2, r3, #1
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	699b      	ldr	r3, [r3, #24]
 80085ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80085d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	011b      	lsls	r3, r3, #4
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	4313      	orrs	r3, r2
 80085e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	f023 030a 	bic.w	r3, r3, #10
 80085e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80085ea:	697a      	ldr	r2, [r7, #20]
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	693a      	ldr	r2, [r7, #16]
 80085f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	697a      	ldr	r2, [r7, #20]
 80085fc:	621a      	str	r2, [r3, #32]
}
 80085fe:	bf00      	nop
 8008600:	371c      	adds	r7, #28
 8008602:	46bd      	mov	sp, r7
 8008604:	bc80      	pop	{r7}
 8008606:	4770      	bx	lr

08008608 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6a1b      	ldr	r3, [r3, #32]
 8008618:	f023 0210 	bic.w	r2, r3, #16
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	699b      	ldr	r3, [r3, #24]
 8008624:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	6a1b      	ldr	r3, [r3, #32]
 800862a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008632:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	031b      	lsls	r3, r3, #12
 8008638:	697a      	ldr	r2, [r7, #20]
 800863a:	4313      	orrs	r3, r2
 800863c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008644:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	011b      	lsls	r3, r3, #4
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	4313      	orrs	r3, r2
 800864e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	693a      	ldr	r2, [r7, #16]
 800865a:	621a      	str	r2, [r3, #32]
}
 800865c:	bf00      	nop
 800865e:	371c      	adds	r7, #28
 8008660:	46bd      	mov	sp, r7
 8008662:	bc80      	pop	{r7}
 8008664:	4770      	bx	lr

08008666 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008666:	b480      	push	{r7}
 8008668:	b085      	sub	sp, #20
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
 800866e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800867c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800867e:	683a      	ldr	r2, [r7, #0]
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	4313      	orrs	r3, r2
 8008684:	f043 0307 	orr.w	r3, r3, #7
 8008688:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	68fa      	ldr	r2, [r7, #12]
 800868e:	609a      	str	r2, [r3, #8]
}
 8008690:	bf00      	nop
 8008692:	3714      	adds	r7, #20
 8008694:	46bd      	mov	sp, r7
 8008696:	bc80      	pop	{r7}
 8008698:	4770      	bx	lr

0800869a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800869a:	b480      	push	{r7}
 800869c:	b087      	sub	sp, #28
 800869e:	af00      	add	r7, sp, #0
 80086a0:	60f8      	str	r0, [r7, #12]
 80086a2:	60b9      	str	r1, [r7, #8]
 80086a4:	607a      	str	r2, [r7, #4]
 80086a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	021a      	lsls	r2, r3, #8
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	431a      	orrs	r2, r3
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	697a      	ldr	r2, [r7, #20]
 80086c4:	4313      	orrs	r3, r2
 80086c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	609a      	str	r2, [r3, #8]
}
 80086ce:	bf00      	nop
 80086d0:	371c      	adds	r7, #28
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bc80      	pop	{r7}
 80086d6:	4770      	bx	lr

080086d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d101      	bne.n	80086f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086ec:	2302      	movs	r3, #2
 80086ee:	e046      	b.n	800877e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008716:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	4313      	orrs	r3, r2
 8008720:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a16      	ldr	r2, [pc, #88]	; (8008788 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d00e      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800873c:	d009      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a12      	ldr	r2, [pc, #72]	; (800878c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d004      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a10      	ldr	r2, [pc, #64]	; (8008790 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d10c      	bne.n	800876c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008758:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	4313      	orrs	r3, r2
 8008762:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	3714      	adds	r7, #20
 8008782:	46bd      	mov	sp, r7
 8008784:	bc80      	pop	{r7}
 8008786:	4770      	bx	lr
 8008788:	40012c00 	.word	0x40012c00
 800878c:	40000400 	.word	0x40000400
 8008790:	40000800 	.word	0x40000800

08008794 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bc80      	pop	{r7}
 80087a4:	4770      	bx	lr

080087a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087a6:	b480      	push	{r7}
 80087a8:	b083      	sub	sp, #12
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087ae:	bf00      	nop
 80087b0:	370c      	adds	r7, #12
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bc80      	pop	{r7}
 80087b6:	4770      	bx	lr

080087b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d101      	bne.n	80087ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e03f      	b.n	800884a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d106      	bne.n	80087e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f7fd fb2c 	bl	8005e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2224      	movs	r2, #36	; 0x24
 80087e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	68da      	ldr	r2, [r3, #12]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80087fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f905 	bl	8008a0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	691a      	ldr	r2, [r3, #16]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008810:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	695a      	ldr	r2, [r3, #20]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008820:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008830:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2220      	movs	r2, #32
 800883c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2220      	movs	r2, #32
 8008844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008848:	2300      	movs	r3, #0
}
 800884a:	4618      	mov	r0, r3
 800884c:	3708      	adds	r7, #8
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b08a      	sub	sp, #40	; 0x28
 8008856:	af02      	add	r7, sp, #8
 8008858:	60f8      	str	r0, [r7, #12]
 800885a:	60b9      	str	r1, [r7, #8]
 800885c:	603b      	str	r3, [r7, #0]
 800885e:	4613      	mov	r3, r2
 8008860:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008862:	2300      	movs	r3, #0
 8008864:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800886c:	b2db      	uxtb	r3, r3
 800886e:	2b20      	cmp	r3, #32
 8008870:	d17c      	bne.n	800896c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d002      	beq.n	800887e <HAL_UART_Transmit+0x2c>
 8008878:	88fb      	ldrh	r3, [r7, #6]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e075      	b.n	800896e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008888:	2b01      	cmp	r3, #1
 800888a:	d101      	bne.n	8008890 <HAL_UART_Transmit+0x3e>
 800888c:	2302      	movs	r3, #2
 800888e:	e06e      	b.n	800896e <HAL_UART_Transmit+0x11c>
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2221      	movs	r2, #33	; 0x21
 80088a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088a6:	f7fd fc93 	bl	80061d0 <HAL_GetTick>
 80088aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	88fa      	ldrh	r2, [r7, #6]
 80088b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	88fa      	ldrh	r2, [r7, #6]
 80088b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088c0:	d108      	bne.n	80088d4 <HAL_UART_Transmit+0x82>
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d104      	bne.n	80088d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80088ca:	2300      	movs	r3, #0
 80088cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	61bb      	str	r3, [r7, #24]
 80088d2:	e003      	b.n	80088dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088d8:	2300      	movs	r3, #0
 80088da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80088e4:	e02a      	b.n	800893c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2200      	movs	r2, #0
 80088ee:	2180      	movs	r1, #128	; 0x80
 80088f0:	68f8      	ldr	r0, [r7, #12]
 80088f2:	f000 f840 	bl	8008976 <UART_WaitOnFlagUntilTimeout>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d001      	beq.n	8008900 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80088fc:	2303      	movs	r3, #3
 80088fe:	e036      	b.n	800896e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10b      	bne.n	800891e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008914:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	3302      	adds	r3, #2
 800891a:	61bb      	str	r3, [r7, #24]
 800891c:	e007      	b.n	800892e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	781a      	ldrb	r2, [r3, #0]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	3301      	adds	r3, #1
 800892c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008932:	b29b      	uxth	r3, r3
 8008934:	3b01      	subs	r3, #1
 8008936:	b29a      	uxth	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008940:	b29b      	uxth	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1cf      	bne.n	80088e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	2200      	movs	r2, #0
 800894e:	2140      	movs	r1, #64	; 0x40
 8008950:	68f8      	ldr	r0, [r7, #12]
 8008952:	f000 f810 	bl	8008976 <UART_WaitOnFlagUntilTimeout>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d001      	beq.n	8008960 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800895c:	2303      	movs	r3, #3
 800895e:	e006      	b.n	800896e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2220      	movs	r2, #32
 8008964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008968:	2300      	movs	r3, #0
 800896a:	e000      	b.n	800896e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800896c:	2302      	movs	r3, #2
  }
}
 800896e:	4618      	mov	r0, r3
 8008970:	3720      	adds	r7, #32
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	60f8      	str	r0, [r7, #12]
 800897e:	60b9      	str	r1, [r7, #8]
 8008980:	603b      	str	r3, [r7, #0]
 8008982:	4613      	mov	r3, r2
 8008984:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008986:	e02c      	b.n	80089e2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800898e:	d028      	beq.n	80089e2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d007      	beq.n	80089a6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008996:	f7fd fc1b 	bl	80061d0 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	69ba      	ldr	r2, [r7, #24]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d21d      	bcs.n	80089e2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	68da      	ldr	r2, [r3, #12]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80089b4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	695a      	ldr	r2, [r3, #20]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f022 0201 	bic.w	r2, r2, #1
 80089c4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2220      	movs	r2, #32
 80089d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80089de:	2303      	movs	r3, #3
 80089e0:	e00f      	b.n	8008a02 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	4013      	ands	r3, r2
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	bf0c      	ite	eq
 80089f2:	2301      	moveq	r3, #1
 80089f4:	2300      	movne	r3, #0
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	461a      	mov	r2, r3
 80089fa:	79fb      	ldrb	r3, [r7, #7]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d0c3      	beq.n	8008988 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3710      	adds	r7, #16
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
	...

08008a0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	68da      	ldr	r2, [r3, #12]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	430a      	orrs	r2, r1
 8008a28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	689a      	ldr	r2, [r3, #8]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	431a      	orrs	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008a46:	f023 030c 	bic.w	r3, r3, #12
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	6812      	ldr	r2, [r2, #0]
 8008a4e:	68b9      	ldr	r1, [r7, #8]
 8008a50:	430b      	orrs	r3, r1
 8008a52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	699a      	ldr	r2, [r3, #24]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	430a      	orrs	r2, r1
 8008a68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a2c      	ldr	r2, [pc, #176]	; (8008b20 <UART_SetConfig+0x114>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d103      	bne.n	8008a7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008a74:	f7ff fa74 	bl	8007f60 <HAL_RCC_GetPCLK2Freq>
 8008a78:	60f8      	str	r0, [r7, #12]
 8008a7a:	e002      	b.n	8008a82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008a7c:	f7ff fa5c 	bl	8007f38 <HAL_RCC_GetPCLK1Freq>
 8008a80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	4613      	mov	r3, r2
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	4413      	add	r3, r2
 8008a8a:	009a      	lsls	r2, r3, #2
 8008a8c:	441a      	add	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a98:	4a22      	ldr	r2, [pc, #136]	; (8008b24 <UART_SetConfig+0x118>)
 8008a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a9e:	095b      	lsrs	r3, r3, #5
 8008aa0:	0119      	lsls	r1, r3, #4
 8008aa2:	68fa      	ldr	r2, [r7, #12]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	4413      	add	r3, r2
 8008aaa:	009a      	lsls	r2, r3, #2
 8008aac:	441a      	add	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ab8:	4b1a      	ldr	r3, [pc, #104]	; (8008b24 <UART_SetConfig+0x118>)
 8008aba:	fba3 0302 	umull	r0, r3, r3, r2
 8008abe:	095b      	lsrs	r3, r3, #5
 8008ac0:	2064      	movs	r0, #100	; 0x64
 8008ac2:	fb00 f303 	mul.w	r3, r0, r3
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	011b      	lsls	r3, r3, #4
 8008aca:	3332      	adds	r3, #50	; 0x32
 8008acc:	4a15      	ldr	r2, [pc, #84]	; (8008b24 <UART_SetConfig+0x118>)
 8008ace:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad2:	095b      	lsrs	r3, r3, #5
 8008ad4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008ad8:	4419      	add	r1, r3
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	4613      	mov	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	4413      	add	r3, r2
 8008ae2:	009a      	lsls	r2, r3, #2
 8008ae4:	441a      	add	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	fbb2 f2f3 	udiv	r2, r2, r3
 8008af0:	4b0c      	ldr	r3, [pc, #48]	; (8008b24 <UART_SetConfig+0x118>)
 8008af2:	fba3 0302 	umull	r0, r3, r3, r2
 8008af6:	095b      	lsrs	r3, r3, #5
 8008af8:	2064      	movs	r0, #100	; 0x64
 8008afa:	fb00 f303 	mul.w	r3, r0, r3
 8008afe:	1ad3      	subs	r3, r2, r3
 8008b00:	011b      	lsls	r3, r3, #4
 8008b02:	3332      	adds	r3, #50	; 0x32
 8008b04:	4a07      	ldr	r2, [pc, #28]	; (8008b24 <UART_SetConfig+0x118>)
 8008b06:	fba2 2303 	umull	r2, r3, r2, r3
 8008b0a:	095b      	lsrs	r3, r3, #5
 8008b0c:	f003 020f 	and.w	r2, r3, #15
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	440a      	add	r2, r1
 8008b16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008b18:	bf00      	nop
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	40013800 	.word	0x40013800
 8008b24:	51eb851f 	.word	0x51eb851f

08008b28 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e016      	b.n	8008b68 <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f7fd fa02 	bl	8005f44 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	68da      	ldr	r2, [r3, #12]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008b4c:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	691a      	ldr	r2, [r3, #16]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	ea42 0103 	orr.w	r1, r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	689a      	ldr	r2, [r3, #8]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	430a      	orrs	r2, r1
 8008b64:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3708      	adds	r7, #8
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <HAL_WWDG_Refresh>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* Write to WWDG CR the WWDG Counter value to refresh with */
  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	68d2      	ldr	r2, [r2, #12]
 8008b80:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bc80      	pop	{r7}
 8008b8c:	4770      	bx	lr
	...

08008b90 <__errno>:
 8008b90:	4b01      	ldr	r3, [pc, #4]	; (8008b98 <__errno+0x8>)
 8008b92:	6818      	ldr	r0, [r3, #0]
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop
 8008b98:	200001b0 	.word	0x200001b0

08008b9c <__libc_init_array>:
 8008b9c:	b570      	push	{r4, r5, r6, lr}
 8008b9e:	2600      	movs	r6, #0
 8008ba0:	4d0c      	ldr	r5, [pc, #48]	; (8008bd4 <__libc_init_array+0x38>)
 8008ba2:	4c0d      	ldr	r4, [pc, #52]	; (8008bd8 <__libc_init_array+0x3c>)
 8008ba4:	1b64      	subs	r4, r4, r5
 8008ba6:	10a4      	asrs	r4, r4, #2
 8008ba8:	42a6      	cmp	r6, r4
 8008baa:	d109      	bne.n	8008bc0 <__libc_init_array+0x24>
 8008bac:	f000 fc5c 	bl	8009468 <_init>
 8008bb0:	2600      	movs	r6, #0
 8008bb2:	4d0a      	ldr	r5, [pc, #40]	; (8008bdc <__libc_init_array+0x40>)
 8008bb4:	4c0a      	ldr	r4, [pc, #40]	; (8008be0 <__libc_init_array+0x44>)
 8008bb6:	1b64      	subs	r4, r4, r5
 8008bb8:	10a4      	asrs	r4, r4, #2
 8008bba:	42a6      	cmp	r6, r4
 8008bbc:	d105      	bne.n	8008bca <__libc_init_array+0x2e>
 8008bbe:	bd70      	pop	{r4, r5, r6, pc}
 8008bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bc4:	4798      	blx	r3
 8008bc6:	3601      	adds	r6, #1
 8008bc8:	e7ee      	b.n	8008ba8 <__libc_init_array+0xc>
 8008bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bce:	4798      	blx	r3
 8008bd0:	3601      	adds	r6, #1
 8008bd2:	e7f2      	b.n	8008bba <__libc_init_array+0x1e>
 8008bd4:	080095a8 	.word	0x080095a8
 8008bd8:	080095a8 	.word	0x080095a8
 8008bdc:	080095a8 	.word	0x080095a8
 8008be0:	080095ac 	.word	0x080095ac

08008be4 <memcpy>:
 8008be4:	440a      	add	r2, r1
 8008be6:	4291      	cmp	r1, r2
 8008be8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bec:	d100      	bne.n	8008bf0 <memcpy+0xc>
 8008bee:	4770      	bx	lr
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bf6:	4291      	cmp	r1, r2
 8008bf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bfc:	d1f9      	bne.n	8008bf2 <memcpy+0xe>
 8008bfe:	bd10      	pop	{r4, pc}

08008c00 <memset>:
 8008c00:	4603      	mov	r3, r0
 8008c02:	4402      	add	r2, r0
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d100      	bne.n	8008c0a <memset+0xa>
 8008c08:	4770      	bx	lr
 8008c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c0e:	e7f9      	b.n	8008c04 <memset+0x4>

08008c10 <siprintf>:
 8008c10:	b40e      	push	{r1, r2, r3}
 8008c12:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c16:	b500      	push	{lr}
 8008c18:	b09c      	sub	sp, #112	; 0x70
 8008c1a:	ab1d      	add	r3, sp, #116	; 0x74
 8008c1c:	9002      	str	r0, [sp, #8]
 8008c1e:	9006      	str	r0, [sp, #24]
 8008c20:	9107      	str	r1, [sp, #28]
 8008c22:	9104      	str	r1, [sp, #16]
 8008c24:	4808      	ldr	r0, [pc, #32]	; (8008c48 <siprintf+0x38>)
 8008c26:	4909      	ldr	r1, [pc, #36]	; (8008c4c <siprintf+0x3c>)
 8008c28:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c2c:	9105      	str	r1, [sp, #20]
 8008c2e:	6800      	ldr	r0, [r0, #0]
 8008c30:	a902      	add	r1, sp, #8
 8008c32:	9301      	str	r3, [sp, #4]
 8008c34:	f000 f868 	bl	8008d08 <_svfiprintf_r>
 8008c38:	2200      	movs	r2, #0
 8008c3a:	9b02      	ldr	r3, [sp, #8]
 8008c3c:	701a      	strb	r2, [r3, #0]
 8008c3e:	b01c      	add	sp, #112	; 0x70
 8008c40:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c44:	b003      	add	sp, #12
 8008c46:	4770      	bx	lr
 8008c48:	200001b0 	.word	0x200001b0
 8008c4c:	ffff0208 	.word	0xffff0208

08008c50 <__ssputs_r>:
 8008c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c54:	688e      	ldr	r6, [r1, #8]
 8008c56:	4682      	mov	sl, r0
 8008c58:	429e      	cmp	r6, r3
 8008c5a:	460c      	mov	r4, r1
 8008c5c:	4690      	mov	r8, r2
 8008c5e:	461f      	mov	r7, r3
 8008c60:	d838      	bhi.n	8008cd4 <__ssputs_r+0x84>
 8008c62:	898a      	ldrh	r2, [r1, #12]
 8008c64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c68:	d032      	beq.n	8008cd0 <__ssputs_r+0x80>
 8008c6a:	6825      	ldr	r5, [r4, #0]
 8008c6c:	6909      	ldr	r1, [r1, #16]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	eba5 0901 	sub.w	r9, r5, r1
 8008c74:	6965      	ldr	r5, [r4, #20]
 8008c76:	444b      	add	r3, r9
 8008c78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c80:	106d      	asrs	r5, r5, #1
 8008c82:	429d      	cmp	r5, r3
 8008c84:	bf38      	it	cc
 8008c86:	461d      	movcc	r5, r3
 8008c88:	0553      	lsls	r3, r2, #21
 8008c8a:	d531      	bpl.n	8008cf0 <__ssputs_r+0xa0>
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	f000 fb45 	bl	800931c <_malloc_r>
 8008c92:	4606      	mov	r6, r0
 8008c94:	b950      	cbnz	r0, 8008cac <__ssputs_r+0x5c>
 8008c96:	230c      	movs	r3, #12
 8008c98:	f04f 30ff 	mov.w	r0, #4294967295
 8008c9c:	f8ca 3000 	str.w	r3, [sl]
 8008ca0:	89a3      	ldrh	r3, [r4, #12]
 8008ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca6:	81a3      	strh	r3, [r4, #12]
 8008ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cac:	464a      	mov	r2, r9
 8008cae:	6921      	ldr	r1, [r4, #16]
 8008cb0:	f7ff ff98 	bl	8008be4 <memcpy>
 8008cb4:	89a3      	ldrh	r3, [r4, #12]
 8008cb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008cba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cbe:	81a3      	strh	r3, [r4, #12]
 8008cc0:	6126      	str	r6, [r4, #16]
 8008cc2:	444e      	add	r6, r9
 8008cc4:	6026      	str	r6, [r4, #0]
 8008cc6:	463e      	mov	r6, r7
 8008cc8:	6165      	str	r5, [r4, #20]
 8008cca:	eba5 0509 	sub.w	r5, r5, r9
 8008cce:	60a5      	str	r5, [r4, #8]
 8008cd0:	42be      	cmp	r6, r7
 8008cd2:	d900      	bls.n	8008cd6 <__ssputs_r+0x86>
 8008cd4:	463e      	mov	r6, r7
 8008cd6:	4632      	mov	r2, r6
 8008cd8:	4641      	mov	r1, r8
 8008cda:	6820      	ldr	r0, [r4, #0]
 8008cdc:	f000 fab8 	bl	8009250 <memmove>
 8008ce0:	68a3      	ldr	r3, [r4, #8]
 8008ce2:	6822      	ldr	r2, [r4, #0]
 8008ce4:	1b9b      	subs	r3, r3, r6
 8008ce6:	4432      	add	r2, r6
 8008ce8:	2000      	movs	r0, #0
 8008cea:	60a3      	str	r3, [r4, #8]
 8008cec:	6022      	str	r2, [r4, #0]
 8008cee:	e7db      	b.n	8008ca8 <__ssputs_r+0x58>
 8008cf0:	462a      	mov	r2, r5
 8008cf2:	f000 fb6d 	bl	80093d0 <_realloc_r>
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d1e1      	bne.n	8008cc0 <__ssputs_r+0x70>
 8008cfc:	4650      	mov	r0, sl
 8008cfe:	6921      	ldr	r1, [r4, #16]
 8008d00:	f000 fac0 	bl	8009284 <_free_r>
 8008d04:	e7c7      	b.n	8008c96 <__ssputs_r+0x46>
	...

08008d08 <_svfiprintf_r>:
 8008d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0c:	4698      	mov	r8, r3
 8008d0e:	898b      	ldrh	r3, [r1, #12]
 8008d10:	4607      	mov	r7, r0
 8008d12:	061b      	lsls	r3, r3, #24
 8008d14:	460d      	mov	r5, r1
 8008d16:	4614      	mov	r4, r2
 8008d18:	b09d      	sub	sp, #116	; 0x74
 8008d1a:	d50e      	bpl.n	8008d3a <_svfiprintf_r+0x32>
 8008d1c:	690b      	ldr	r3, [r1, #16]
 8008d1e:	b963      	cbnz	r3, 8008d3a <_svfiprintf_r+0x32>
 8008d20:	2140      	movs	r1, #64	; 0x40
 8008d22:	f000 fafb 	bl	800931c <_malloc_r>
 8008d26:	6028      	str	r0, [r5, #0]
 8008d28:	6128      	str	r0, [r5, #16]
 8008d2a:	b920      	cbnz	r0, 8008d36 <_svfiprintf_r+0x2e>
 8008d2c:	230c      	movs	r3, #12
 8008d2e:	603b      	str	r3, [r7, #0]
 8008d30:	f04f 30ff 	mov.w	r0, #4294967295
 8008d34:	e0d1      	b.n	8008eda <_svfiprintf_r+0x1d2>
 8008d36:	2340      	movs	r3, #64	; 0x40
 8008d38:	616b      	str	r3, [r5, #20]
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008d3e:	2320      	movs	r3, #32
 8008d40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d44:	2330      	movs	r3, #48	; 0x30
 8008d46:	f04f 0901 	mov.w	r9, #1
 8008d4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008ef4 <_svfiprintf_r+0x1ec>
 8008d52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d56:	4623      	mov	r3, r4
 8008d58:	469a      	mov	sl, r3
 8008d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d5e:	b10a      	cbz	r2, 8008d64 <_svfiprintf_r+0x5c>
 8008d60:	2a25      	cmp	r2, #37	; 0x25
 8008d62:	d1f9      	bne.n	8008d58 <_svfiprintf_r+0x50>
 8008d64:	ebba 0b04 	subs.w	fp, sl, r4
 8008d68:	d00b      	beq.n	8008d82 <_svfiprintf_r+0x7a>
 8008d6a:	465b      	mov	r3, fp
 8008d6c:	4622      	mov	r2, r4
 8008d6e:	4629      	mov	r1, r5
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7ff ff6d 	bl	8008c50 <__ssputs_r>
 8008d76:	3001      	adds	r0, #1
 8008d78:	f000 80aa 	beq.w	8008ed0 <_svfiprintf_r+0x1c8>
 8008d7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d7e:	445a      	add	r2, fp
 8008d80:	9209      	str	r2, [sp, #36]	; 0x24
 8008d82:	f89a 3000 	ldrb.w	r3, [sl]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	f000 80a2 	beq.w	8008ed0 <_svfiprintf_r+0x1c8>
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d96:	f10a 0a01 	add.w	sl, sl, #1
 8008d9a:	9304      	str	r3, [sp, #16]
 8008d9c:	9307      	str	r3, [sp, #28]
 8008d9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008da2:	931a      	str	r3, [sp, #104]	; 0x68
 8008da4:	4654      	mov	r4, sl
 8008da6:	2205      	movs	r2, #5
 8008da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dac:	4851      	ldr	r0, [pc, #324]	; (8008ef4 <_svfiprintf_r+0x1ec>)
 8008dae:	f000 fa41 	bl	8009234 <memchr>
 8008db2:	9a04      	ldr	r2, [sp, #16]
 8008db4:	b9d8      	cbnz	r0, 8008dee <_svfiprintf_r+0xe6>
 8008db6:	06d0      	lsls	r0, r2, #27
 8008db8:	bf44      	itt	mi
 8008dba:	2320      	movmi	r3, #32
 8008dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dc0:	0711      	lsls	r1, r2, #28
 8008dc2:	bf44      	itt	mi
 8008dc4:	232b      	movmi	r3, #43	; 0x2b
 8008dc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dca:	f89a 3000 	ldrb.w	r3, [sl]
 8008dce:	2b2a      	cmp	r3, #42	; 0x2a
 8008dd0:	d015      	beq.n	8008dfe <_svfiprintf_r+0xf6>
 8008dd2:	4654      	mov	r4, sl
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	f04f 0c0a 	mov.w	ip, #10
 8008dda:	9a07      	ldr	r2, [sp, #28]
 8008ddc:	4621      	mov	r1, r4
 8008dde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008de2:	3b30      	subs	r3, #48	; 0x30
 8008de4:	2b09      	cmp	r3, #9
 8008de6:	d94e      	bls.n	8008e86 <_svfiprintf_r+0x17e>
 8008de8:	b1b0      	cbz	r0, 8008e18 <_svfiprintf_r+0x110>
 8008dea:	9207      	str	r2, [sp, #28]
 8008dec:	e014      	b.n	8008e18 <_svfiprintf_r+0x110>
 8008dee:	eba0 0308 	sub.w	r3, r0, r8
 8008df2:	fa09 f303 	lsl.w	r3, r9, r3
 8008df6:	4313      	orrs	r3, r2
 8008df8:	46a2      	mov	sl, r4
 8008dfa:	9304      	str	r3, [sp, #16]
 8008dfc:	e7d2      	b.n	8008da4 <_svfiprintf_r+0x9c>
 8008dfe:	9b03      	ldr	r3, [sp, #12]
 8008e00:	1d19      	adds	r1, r3, #4
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	9103      	str	r1, [sp, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	bfbb      	ittet	lt
 8008e0a:	425b      	neglt	r3, r3
 8008e0c:	f042 0202 	orrlt.w	r2, r2, #2
 8008e10:	9307      	strge	r3, [sp, #28]
 8008e12:	9307      	strlt	r3, [sp, #28]
 8008e14:	bfb8      	it	lt
 8008e16:	9204      	strlt	r2, [sp, #16]
 8008e18:	7823      	ldrb	r3, [r4, #0]
 8008e1a:	2b2e      	cmp	r3, #46	; 0x2e
 8008e1c:	d10c      	bne.n	8008e38 <_svfiprintf_r+0x130>
 8008e1e:	7863      	ldrb	r3, [r4, #1]
 8008e20:	2b2a      	cmp	r3, #42	; 0x2a
 8008e22:	d135      	bne.n	8008e90 <_svfiprintf_r+0x188>
 8008e24:	9b03      	ldr	r3, [sp, #12]
 8008e26:	3402      	adds	r4, #2
 8008e28:	1d1a      	adds	r2, r3, #4
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	9203      	str	r2, [sp, #12]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	bfb8      	it	lt
 8008e32:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e36:	9305      	str	r3, [sp, #20]
 8008e38:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f04 <_svfiprintf_r+0x1fc>
 8008e3c:	2203      	movs	r2, #3
 8008e3e:	4650      	mov	r0, sl
 8008e40:	7821      	ldrb	r1, [r4, #0]
 8008e42:	f000 f9f7 	bl	8009234 <memchr>
 8008e46:	b140      	cbz	r0, 8008e5a <_svfiprintf_r+0x152>
 8008e48:	2340      	movs	r3, #64	; 0x40
 8008e4a:	eba0 000a 	sub.w	r0, r0, sl
 8008e4e:	fa03 f000 	lsl.w	r0, r3, r0
 8008e52:	9b04      	ldr	r3, [sp, #16]
 8008e54:	3401      	adds	r4, #1
 8008e56:	4303      	orrs	r3, r0
 8008e58:	9304      	str	r3, [sp, #16]
 8008e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e5e:	2206      	movs	r2, #6
 8008e60:	4825      	ldr	r0, [pc, #148]	; (8008ef8 <_svfiprintf_r+0x1f0>)
 8008e62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e66:	f000 f9e5 	bl	8009234 <memchr>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d038      	beq.n	8008ee0 <_svfiprintf_r+0x1d8>
 8008e6e:	4b23      	ldr	r3, [pc, #140]	; (8008efc <_svfiprintf_r+0x1f4>)
 8008e70:	bb1b      	cbnz	r3, 8008eba <_svfiprintf_r+0x1b2>
 8008e72:	9b03      	ldr	r3, [sp, #12]
 8008e74:	3307      	adds	r3, #7
 8008e76:	f023 0307 	bic.w	r3, r3, #7
 8008e7a:	3308      	adds	r3, #8
 8008e7c:	9303      	str	r3, [sp, #12]
 8008e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e80:	4433      	add	r3, r6
 8008e82:	9309      	str	r3, [sp, #36]	; 0x24
 8008e84:	e767      	b.n	8008d56 <_svfiprintf_r+0x4e>
 8008e86:	460c      	mov	r4, r1
 8008e88:	2001      	movs	r0, #1
 8008e8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e8e:	e7a5      	b.n	8008ddc <_svfiprintf_r+0xd4>
 8008e90:	2300      	movs	r3, #0
 8008e92:	f04f 0c0a 	mov.w	ip, #10
 8008e96:	4619      	mov	r1, r3
 8008e98:	3401      	adds	r4, #1
 8008e9a:	9305      	str	r3, [sp, #20]
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ea2:	3a30      	subs	r2, #48	; 0x30
 8008ea4:	2a09      	cmp	r2, #9
 8008ea6:	d903      	bls.n	8008eb0 <_svfiprintf_r+0x1a8>
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d0c5      	beq.n	8008e38 <_svfiprintf_r+0x130>
 8008eac:	9105      	str	r1, [sp, #20]
 8008eae:	e7c3      	b.n	8008e38 <_svfiprintf_r+0x130>
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008eb8:	e7f0      	b.n	8008e9c <_svfiprintf_r+0x194>
 8008eba:	ab03      	add	r3, sp, #12
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	462a      	mov	r2, r5
 8008ec0:	4638      	mov	r0, r7
 8008ec2:	4b0f      	ldr	r3, [pc, #60]	; (8008f00 <_svfiprintf_r+0x1f8>)
 8008ec4:	a904      	add	r1, sp, #16
 8008ec6:	f3af 8000 	nop.w
 8008eca:	1c42      	adds	r2, r0, #1
 8008ecc:	4606      	mov	r6, r0
 8008ece:	d1d6      	bne.n	8008e7e <_svfiprintf_r+0x176>
 8008ed0:	89ab      	ldrh	r3, [r5, #12]
 8008ed2:	065b      	lsls	r3, r3, #25
 8008ed4:	f53f af2c 	bmi.w	8008d30 <_svfiprintf_r+0x28>
 8008ed8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008eda:	b01d      	add	sp, #116	; 0x74
 8008edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee0:	ab03      	add	r3, sp, #12
 8008ee2:	9300      	str	r3, [sp, #0]
 8008ee4:	462a      	mov	r2, r5
 8008ee6:	4638      	mov	r0, r7
 8008ee8:	4b05      	ldr	r3, [pc, #20]	; (8008f00 <_svfiprintf_r+0x1f8>)
 8008eea:	a904      	add	r1, sp, #16
 8008eec:	f000 f87c 	bl	8008fe8 <_printf_i>
 8008ef0:	e7eb      	b.n	8008eca <_svfiprintf_r+0x1c2>
 8008ef2:	bf00      	nop
 8008ef4:	08009574 	.word	0x08009574
 8008ef8:	0800957e 	.word	0x0800957e
 8008efc:	00000000 	.word	0x00000000
 8008f00:	08008c51 	.word	0x08008c51
 8008f04:	0800957a 	.word	0x0800957a

08008f08 <_printf_common>:
 8008f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f0c:	4616      	mov	r6, r2
 8008f0e:	4699      	mov	r9, r3
 8008f10:	688a      	ldr	r2, [r1, #8]
 8008f12:	690b      	ldr	r3, [r1, #16]
 8008f14:	4607      	mov	r7, r0
 8008f16:	4293      	cmp	r3, r2
 8008f18:	bfb8      	it	lt
 8008f1a:	4613      	movlt	r3, r2
 8008f1c:	6033      	str	r3, [r6, #0]
 8008f1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f22:	460c      	mov	r4, r1
 8008f24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f28:	b10a      	cbz	r2, 8008f2e <_printf_common+0x26>
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	6033      	str	r3, [r6, #0]
 8008f2e:	6823      	ldr	r3, [r4, #0]
 8008f30:	0699      	lsls	r1, r3, #26
 8008f32:	bf42      	ittt	mi
 8008f34:	6833      	ldrmi	r3, [r6, #0]
 8008f36:	3302      	addmi	r3, #2
 8008f38:	6033      	strmi	r3, [r6, #0]
 8008f3a:	6825      	ldr	r5, [r4, #0]
 8008f3c:	f015 0506 	ands.w	r5, r5, #6
 8008f40:	d106      	bne.n	8008f50 <_printf_common+0x48>
 8008f42:	f104 0a19 	add.w	sl, r4, #25
 8008f46:	68e3      	ldr	r3, [r4, #12]
 8008f48:	6832      	ldr	r2, [r6, #0]
 8008f4a:	1a9b      	subs	r3, r3, r2
 8008f4c:	42ab      	cmp	r3, r5
 8008f4e:	dc28      	bgt.n	8008fa2 <_printf_common+0x9a>
 8008f50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f54:	1e13      	subs	r3, r2, #0
 8008f56:	6822      	ldr	r2, [r4, #0]
 8008f58:	bf18      	it	ne
 8008f5a:	2301      	movne	r3, #1
 8008f5c:	0692      	lsls	r2, r2, #26
 8008f5e:	d42d      	bmi.n	8008fbc <_printf_common+0xb4>
 8008f60:	4649      	mov	r1, r9
 8008f62:	4638      	mov	r0, r7
 8008f64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f68:	47c0      	blx	r8
 8008f6a:	3001      	adds	r0, #1
 8008f6c:	d020      	beq.n	8008fb0 <_printf_common+0xa8>
 8008f6e:	6823      	ldr	r3, [r4, #0]
 8008f70:	68e5      	ldr	r5, [r4, #12]
 8008f72:	f003 0306 	and.w	r3, r3, #6
 8008f76:	2b04      	cmp	r3, #4
 8008f78:	bf18      	it	ne
 8008f7a:	2500      	movne	r5, #0
 8008f7c:	6832      	ldr	r2, [r6, #0]
 8008f7e:	f04f 0600 	mov.w	r6, #0
 8008f82:	68a3      	ldr	r3, [r4, #8]
 8008f84:	bf08      	it	eq
 8008f86:	1aad      	subeq	r5, r5, r2
 8008f88:	6922      	ldr	r2, [r4, #16]
 8008f8a:	bf08      	it	eq
 8008f8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f90:	4293      	cmp	r3, r2
 8008f92:	bfc4      	itt	gt
 8008f94:	1a9b      	subgt	r3, r3, r2
 8008f96:	18ed      	addgt	r5, r5, r3
 8008f98:	341a      	adds	r4, #26
 8008f9a:	42b5      	cmp	r5, r6
 8008f9c:	d11a      	bne.n	8008fd4 <_printf_common+0xcc>
 8008f9e:	2000      	movs	r0, #0
 8008fa0:	e008      	b.n	8008fb4 <_printf_common+0xac>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	4652      	mov	r2, sl
 8008fa6:	4649      	mov	r1, r9
 8008fa8:	4638      	mov	r0, r7
 8008faa:	47c0      	blx	r8
 8008fac:	3001      	adds	r0, #1
 8008fae:	d103      	bne.n	8008fb8 <_printf_common+0xb0>
 8008fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb8:	3501      	adds	r5, #1
 8008fba:	e7c4      	b.n	8008f46 <_printf_common+0x3e>
 8008fbc:	2030      	movs	r0, #48	; 0x30
 8008fbe:	18e1      	adds	r1, r4, r3
 8008fc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008fc4:	1c5a      	adds	r2, r3, #1
 8008fc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008fca:	4422      	add	r2, r4
 8008fcc:	3302      	adds	r3, #2
 8008fce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008fd2:	e7c5      	b.n	8008f60 <_printf_common+0x58>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	4622      	mov	r2, r4
 8008fd8:	4649      	mov	r1, r9
 8008fda:	4638      	mov	r0, r7
 8008fdc:	47c0      	blx	r8
 8008fde:	3001      	adds	r0, #1
 8008fe0:	d0e6      	beq.n	8008fb0 <_printf_common+0xa8>
 8008fe2:	3601      	adds	r6, #1
 8008fe4:	e7d9      	b.n	8008f9a <_printf_common+0x92>
	...

08008fe8 <_printf_i>:
 8008fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fec:	460c      	mov	r4, r1
 8008fee:	7e27      	ldrb	r7, [r4, #24]
 8008ff0:	4691      	mov	r9, r2
 8008ff2:	2f78      	cmp	r7, #120	; 0x78
 8008ff4:	4680      	mov	r8, r0
 8008ff6:	469a      	mov	sl, r3
 8008ff8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008ffa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ffe:	d807      	bhi.n	8009010 <_printf_i+0x28>
 8009000:	2f62      	cmp	r7, #98	; 0x62
 8009002:	d80a      	bhi.n	800901a <_printf_i+0x32>
 8009004:	2f00      	cmp	r7, #0
 8009006:	f000 80d9 	beq.w	80091bc <_printf_i+0x1d4>
 800900a:	2f58      	cmp	r7, #88	; 0x58
 800900c:	f000 80a4 	beq.w	8009158 <_printf_i+0x170>
 8009010:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009014:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009018:	e03a      	b.n	8009090 <_printf_i+0xa8>
 800901a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800901e:	2b15      	cmp	r3, #21
 8009020:	d8f6      	bhi.n	8009010 <_printf_i+0x28>
 8009022:	a001      	add	r0, pc, #4	; (adr r0, 8009028 <_printf_i+0x40>)
 8009024:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009028:	08009081 	.word	0x08009081
 800902c:	08009095 	.word	0x08009095
 8009030:	08009011 	.word	0x08009011
 8009034:	08009011 	.word	0x08009011
 8009038:	08009011 	.word	0x08009011
 800903c:	08009011 	.word	0x08009011
 8009040:	08009095 	.word	0x08009095
 8009044:	08009011 	.word	0x08009011
 8009048:	08009011 	.word	0x08009011
 800904c:	08009011 	.word	0x08009011
 8009050:	08009011 	.word	0x08009011
 8009054:	080091a3 	.word	0x080091a3
 8009058:	080090c5 	.word	0x080090c5
 800905c:	08009185 	.word	0x08009185
 8009060:	08009011 	.word	0x08009011
 8009064:	08009011 	.word	0x08009011
 8009068:	080091c5 	.word	0x080091c5
 800906c:	08009011 	.word	0x08009011
 8009070:	080090c5 	.word	0x080090c5
 8009074:	08009011 	.word	0x08009011
 8009078:	08009011 	.word	0x08009011
 800907c:	0800918d 	.word	0x0800918d
 8009080:	680b      	ldr	r3, [r1, #0]
 8009082:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009086:	1d1a      	adds	r2, r3, #4
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	600a      	str	r2, [r1, #0]
 800908c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009090:	2301      	movs	r3, #1
 8009092:	e0a4      	b.n	80091de <_printf_i+0x1f6>
 8009094:	6825      	ldr	r5, [r4, #0]
 8009096:	6808      	ldr	r0, [r1, #0]
 8009098:	062e      	lsls	r6, r5, #24
 800909a:	f100 0304 	add.w	r3, r0, #4
 800909e:	d50a      	bpl.n	80090b6 <_printf_i+0xce>
 80090a0:	6805      	ldr	r5, [r0, #0]
 80090a2:	600b      	str	r3, [r1, #0]
 80090a4:	2d00      	cmp	r5, #0
 80090a6:	da03      	bge.n	80090b0 <_printf_i+0xc8>
 80090a8:	232d      	movs	r3, #45	; 0x2d
 80090aa:	426d      	negs	r5, r5
 80090ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090b0:	230a      	movs	r3, #10
 80090b2:	485e      	ldr	r0, [pc, #376]	; (800922c <_printf_i+0x244>)
 80090b4:	e019      	b.n	80090ea <_printf_i+0x102>
 80090b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80090ba:	6805      	ldr	r5, [r0, #0]
 80090bc:	600b      	str	r3, [r1, #0]
 80090be:	bf18      	it	ne
 80090c0:	b22d      	sxthne	r5, r5
 80090c2:	e7ef      	b.n	80090a4 <_printf_i+0xbc>
 80090c4:	680b      	ldr	r3, [r1, #0]
 80090c6:	6825      	ldr	r5, [r4, #0]
 80090c8:	1d18      	adds	r0, r3, #4
 80090ca:	6008      	str	r0, [r1, #0]
 80090cc:	0628      	lsls	r0, r5, #24
 80090ce:	d501      	bpl.n	80090d4 <_printf_i+0xec>
 80090d0:	681d      	ldr	r5, [r3, #0]
 80090d2:	e002      	b.n	80090da <_printf_i+0xf2>
 80090d4:	0669      	lsls	r1, r5, #25
 80090d6:	d5fb      	bpl.n	80090d0 <_printf_i+0xe8>
 80090d8:	881d      	ldrh	r5, [r3, #0]
 80090da:	2f6f      	cmp	r7, #111	; 0x6f
 80090dc:	bf0c      	ite	eq
 80090de:	2308      	moveq	r3, #8
 80090e0:	230a      	movne	r3, #10
 80090e2:	4852      	ldr	r0, [pc, #328]	; (800922c <_printf_i+0x244>)
 80090e4:	2100      	movs	r1, #0
 80090e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090ea:	6866      	ldr	r6, [r4, #4]
 80090ec:	2e00      	cmp	r6, #0
 80090ee:	bfa8      	it	ge
 80090f0:	6821      	ldrge	r1, [r4, #0]
 80090f2:	60a6      	str	r6, [r4, #8]
 80090f4:	bfa4      	itt	ge
 80090f6:	f021 0104 	bicge.w	r1, r1, #4
 80090fa:	6021      	strge	r1, [r4, #0]
 80090fc:	b90d      	cbnz	r5, 8009102 <_printf_i+0x11a>
 80090fe:	2e00      	cmp	r6, #0
 8009100:	d04d      	beq.n	800919e <_printf_i+0x1b6>
 8009102:	4616      	mov	r6, r2
 8009104:	fbb5 f1f3 	udiv	r1, r5, r3
 8009108:	fb03 5711 	mls	r7, r3, r1, r5
 800910c:	5dc7      	ldrb	r7, [r0, r7]
 800910e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009112:	462f      	mov	r7, r5
 8009114:	42bb      	cmp	r3, r7
 8009116:	460d      	mov	r5, r1
 8009118:	d9f4      	bls.n	8009104 <_printf_i+0x11c>
 800911a:	2b08      	cmp	r3, #8
 800911c:	d10b      	bne.n	8009136 <_printf_i+0x14e>
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	07df      	lsls	r7, r3, #31
 8009122:	d508      	bpl.n	8009136 <_printf_i+0x14e>
 8009124:	6923      	ldr	r3, [r4, #16]
 8009126:	6861      	ldr	r1, [r4, #4]
 8009128:	4299      	cmp	r1, r3
 800912a:	bfde      	ittt	le
 800912c:	2330      	movle	r3, #48	; 0x30
 800912e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009132:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009136:	1b92      	subs	r2, r2, r6
 8009138:	6122      	str	r2, [r4, #16]
 800913a:	464b      	mov	r3, r9
 800913c:	4621      	mov	r1, r4
 800913e:	4640      	mov	r0, r8
 8009140:	f8cd a000 	str.w	sl, [sp]
 8009144:	aa03      	add	r2, sp, #12
 8009146:	f7ff fedf 	bl	8008f08 <_printf_common>
 800914a:	3001      	adds	r0, #1
 800914c:	d14c      	bne.n	80091e8 <_printf_i+0x200>
 800914e:	f04f 30ff 	mov.w	r0, #4294967295
 8009152:	b004      	add	sp, #16
 8009154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009158:	4834      	ldr	r0, [pc, #208]	; (800922c <_printf_i+0x244>)
 800915a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800915e:	680e      	ldr	r6, [r1, #0]
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	f856 5b04 	ldr.w	r5, [r6], #4
 8009166:	061f      	lsls	r7, r3, #24
 8009168:	600e      	str	r6, [r1, #0]
 800916a:	d514      	bpl.n	8009196 <_printf_i+0x1ae>
 800916c:	07d9      	lsls	r1, r3, #31
 800916e:	bf44      	itt	mi
 8009170:	f043 0320 	orrmi.w	r3, r3, #32
 8009174:	6023      	strmi	r3, [r4, #0]
 8009176:	b91d      	cbnz	r5, 8009180 <_printf_i+0x198>
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	f023 0320 	bic.w	r3, r3, #32
 800917e:	6023      	str	r3, [r4, #0]
 8009180:	2310      	movs	r3, #16
 8009182:	e7af      	b.n	80090e4 <_printf_i+0xfc>
 8009184:	6823      	ldr	r3, [r4, #0]
 8009186:	f043 0320 	orr.w	r3, r3, #32
 800918a:	6023      	str	r3, [r4, #0]
 800918c:	2378      	movs	r3, #120	; 0x78
 800918e:	4828      	ldr	r0, [pc, #160]	; (8009230 <_printf_i+0x248>)
 8009190:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009194:	e7e3      	b.n	800915e <_printf_i+0x176>
 8009196:	065e      	lsls	r6, r3, #25
 8009198:	bf48      	it	mi
 800919a:	b2ad      	uxthmi	r5, r5
 800919c:	e7e6      	b.n	800916c <_printf_i+0x184>
 800919e:	4616      	mov	r6, r2
 80091a0:	e7bb      	b.n	800911a <_printf_i+0x132>
 80091a2:	680b      	ldr	r3, [r1, #0]
 80091a4:	6826      	ldr	r6, [r4, #0]
 80091a6:	1d1d      	adds	r5, r3, #4
 80091a8:	6960      	ldr	r0, [r4, #20]
 80091aa:	600d      	str	r5, [r1, #0]
 80091ac:	0635      	lsls	r5, r6, #24
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	d501      	bpl.n	80091b6 <_printf_i+0x1ce>
 80091b2:	6018      	str	r0, [r3, #0]
 80091b4:	e002      	b.n	80091bc <_printf_i+0x1d4>
 80091b6:	0671      	lsls	r1, r6, #25
 80091b8:	d5fb      	bpl.n	80091b2 <_printf_i+0x1ca>
 80091ba:	8018      	strh	r0, [r3, #0]
 80091bc:	2300      	movs	r3, #0
 80091be:	4616      	mov	r6, r2
 80091c0:	6123      	str	r3, [r4, #16]
 80091c2:	e7ba      	b.n	800913a <_printf_i+0x152>
 80091c4:	680b      	ldr	r3, [r1, #0]
 80091c6:	1d1a      	adds	r2, r3, #4
 80091c8:	600a      	str	r2, [r1, #0]
 80091ca:	681e      	ldr	r6, [r3, #0]
 80091cc:	2100      	movs	r1, #0
 80091ce:	4630      	mov	r0, r6
 80091d0:	6862      	ldr	r2, [r4, #4]
 80091d2:	f000 f82f 	bl	8009234 <memchr>
 80091d6:	b108      	cbz	r0, 80091dc <_printf_i+0x1f4>
 80091d8:	1b80      	subs	r0, r0, r6
 80091da:	6060      	str	r0, [r4, #4]
 80091dc:	6863      	ldr	r3, [r4, #4]
 80091de:	6123      	str	r3, [r4, #16]
 80091e0:	2300      	movs	r3, #0
 80091e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091e6:	e7a8      	b.n	800913a <_printf_i+0x152>
 80091e8:	4632      	mov	r2, r6
 80091ea:	4649      	mov	r1, r9
 80091ec:	4640      	mov	r0, r8
 80091ee:	6923      	ldr	r3, [r4, #16]
 80091f0:	47d0      	blx	sl
 80091f2:	3001      	adds	r0, #1
 80091f4:	d0ab      	beq.n	800914e <_printf_i+0x166>
 80091f6:	6823      	ldr	r3, [r4, #0]
 80091f8:	079b      	lsls	r3, r3, #30
 80091fa:	d413      	bmi.n	8009224 <_printf_i+0x23c>
 80091fc:	68e0      	ldr	r0, [r4, #12]
 80091fe:	9b03      	ldr	r3, [sp, #12]
 8009200:	4298      	cmp	r0, r3
 8009202:	bfb8      	it	lt
 8009204:	4618      	movlt	r0, r3
 8009206:	e7a4      	b.n	8009152 <_printf_i+0x16a>
 8009208:	2301      	movs	r3, #1
 800920a:	4632      	mov	r2, r6
 800920c:	4649      	mov	r1, r9
 800920e:	4640      	mov	r0, r8
 8009210:	47d0      	blx	sl
 8009212:	3001      	adds	r0, #1
 8009214:	d09b      	beq.n	800914e <_printf_i+0x166>
 8009216:	3501      	adds	r5, #1
 8009218:	68e3      	ldr	r3, [r4, #12]
 800921a:	9903      	ldr	r1, [sp, #12]
 800921c:	1a5b      	subs	r3, r3, r1
 800921e:	42ab      	cmp	r3, r5
 8009220:	dcf2      	bgt.n	8009208 <_printf_i+0x220>
 8009222:	e7eb      	b.n	80091fc <_printf_i+0x214>
 8009224:	2500      	movs	r5, #0
 8009226:	f104 0619 	add.w	r6, r4, #25
 800922a:	e7f5      	b.n	8009218 <_printf_i+0x230>
 800922c:	08009585 	.word	0x08009585
 8009230:	08009596 	.word	0x08009596

08009234 <memchr>:
 8009234:	4603      	mov	r3, r0
 8009236:	b510      	push	{r4, lr}
 8009238:	b2c9      	uxtb	r1, r1
 800923a:	4402      	add	r2, r0
 800923c:	4293      	cmp	r3, r2
 800923e:	4618      	mov	r0, r3
 8009240:	d101      	bne.n	8009246 <memchr+0x12>
 8009242:	2000      	movs	r0, #0
 8009244:	e003      	b.n	800924e <memchr+0x1a>
 8009246:	7804      	ldrb	r4, [r0, #0]
 8009248:	3301      	adds	r3, #1
 800924a:	428c      	cmp	r4, r1
 800924c:	d1f6      	bne.n	800923c <memchr+0x8>
 800924e:	bd10      	pop	{r4, pc}

08009250 <memmove>:
 8009250:	4288      	cmp	r0, r1
 8009252:	b510      	push	{r4, lr}
 8009254:	eb01 0402 	add.w	r4, r1, r2
 8009258:	d902      	bls.n	8009260 <memmove+0x10>
 800925a:	4284      	cmp	r4, r0
 800925c:	4623      	mov	r3, r4
 800925e:	d807      	bhi.n	8009270 <memmove+0x20>
 8009260:	1e43      	subs	r3, r0, #1
 8009262:	42a1      	cmp	r1, r4
 8009264:	d008      	beq.n	8009278 <memmove+0x28>
 8009266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800926a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800926e:	e7f8      	b.n	8009262 <memmove+0x12>
 8009270:	4601      	mov	r1, r0
 8009272:	4402      	add	r2, r0
 8009274:	428a      	cmp	r2, r1
 8009276:	d100      	bne.n	800927a <memmove+0x2a>
 8009278:	bd10      	pop	{r4, pc}
 800927a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800927e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009282:	e7f7      	b.n	8009274 <memmove+0x24>

08009284 <_free_r>:
 8009284:	b538      	push	{r3, r4, r5, lr}
 8009286:	4605      	mov	r5, r0
 8009288:	2900      	cmp	r1, #0
 800928a:	d043      	beq.n	8009314 <_free_r+0x90>
 800928c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009290:	1f0c      	subs	r4, r1, #4
 8009292:	2b00      	cmp	r3, #0
 8009294:	bfb8      	it	lt
 8009296:	18e4      	addlt	r4, r4, r3
 8009298:	f000 f8d0 	bl	800943c <__malloc_lock>
 800929c:	4a1e      	ldr	r2, [pc, #120]	; (8009318 <_free_r+0x94>)
 800929e:	6813      	ldr	r3, [r2, #0]
 80092a0:	4610      	mov	r0, r2
 80092a2:	b933      	cbnz	r3, 80092b2 <_free_r+0x2e>
 80092a4:	6063      	str	r3, [r4, #4]
 80092a6:	6014      	str	r4, [r2, #0]
 80092a8:	4628      	mov	r0, r5
 80092aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092ae:	f000 b8cb 	b.w	8009448 <__malloc_unlock>
 80092b2:	42a3      	cmp	r3, r4
 80092b4:	d90a      	bls.n	80092cc <_free_r+0x48>
 80092b6:	6821      	ldr	r1, [r4, #0]
 80092b8:	1862      	adds	r2, r4, r1
 80092ba:	4293      	cmp	r3, r2
 80092bc:	bf01      	itttt	eq
 80092be:	681a      	ldreq	r2, [r3, #0]
 80092c0:	685b      	ldreq	r3, [r3, #4]
 80092c2:	1852      	addeq	r2, r2, r1
 80092c4:	6022      	streq	r2, [r4, #0]
 80092c6:	6063      	str	r3, [r4, #4]
 80092c8:	6004      	str	r4, [r0, #0]
 80092ca:	e7ed      	b.n	80092a8 <_free_r+0x24>
 80092cc:	461a      	mov	r2, r3
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	b10b      	cbz	r3, 80092d6 <_free_r+0x52>
 80092d2:	42a3      	cmp	r3, r4
 80092d4:	d9fa      	bls.n	80092cc <_free_r+0x48>
 80092d6:	6811      	ldr	r1, [r2, #0]
 80092d8:	1850      	adds	r0, r2, r1
 80092da:	42a0      	cmp	r0, r4
 80092dc:	d10b      	bne.n	80092f6 <_free_r+0x72>
 80092de:	6820      	ldr	r0, [r4, #0]
 80092e0:	4401      	add	r1, r0
 80092e2:	1850      	adds	r0, r2, r1
 80092e4:	4283      	cmp	r3, r0
 80092e6:	6011      	str	r1, [r2, #0]
 80092e8:	d1de      	bne.n	80092a8 <_free_r+0x24>
 80092ea:	6818      	ldr	r0, [r3, #0]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	4401      	add	r1, r0
 80092f0:	6011      	str	r1, [r2, #0]
 80092f2:	6053      	str	r3, [r2, #4]
 80092f4:	e7d8      	b.n	80092a8 <_free_r+0x24>
 80092f6:	d902      	bls.n	80092fe <_free_r+0x7a>
 80092f8:	230c      	movs	r3, #12
 80092fa:	602b      	str	r3, [r5, #0]
 80092fc:	e7d4      	b.n	80092a8 <_free_r+0x24>
 80092fe:	6820      	ldr	r0, [r4, #0]
 8009300:	1821      	adds	r1, r4, r0
 8009302:	428b      	cmp	r3, r1
 8009304:	bf01      	itttt	eq
 8009306:	6819      	ldreq	r1, [r3, #0]
 8009308:	685b      	ldreq	r3, [r3, #4]
 800930a:	1809      	addeq	r1, r1, r0
 800930c:	6021      	streq	r1, [r4, #0]
 800930e:	6063      	str	r3, [r4, #4]
 8009310:	6054      	str	r4, [r2, #4]
 8009312:	e7c9      	b.n	80092a8 <_free_r+0x24>
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	bf00      	nop
 8009318:	20000324 	.word	0x20000324

0800931c <_malloc_r>:
 800931c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931e:	1ccd      	adds	r5, r1, #3
 8009320:	f025 0503 	bic.w	r5, r5, #3
 8009324:	3508      	adds	r5, #8
 8009326:	2d0c      	cmp	r5, #12
 8009328:	bf38      	it	cc
 800932a:	250c      	movcc	r5, #12
 800932c:	2d00      	cmp	r5, #0
 800932e:	4606      	mov	r6, r0
 8009330:	db01      	blt.n	8009336 <_malloc_r+0x1a>
 8009332:	42a9      	cmp	r1, r5
 8009334:	d903      	bls.n	800933e <_malloc_r+0x22>
 8009336:	230c      	movs	r3, #12
 8009338:	6033      	str	r3, [r6, #0]
 800933a:	2000      	movs	r0, #0
 800933c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800933e:	f000 f87d 	bl	800943c <__malloc_lock>
 8009342:	4921      	ldr	r1, [pc, #132]	; (80093c8 <_malloc_r+0xac>)
 8009344:	680a      	ldr	r2, [r1, #0]
 8009346:	4614      	mov	r4, r2
 8009348:	b99c      	cbnz	r4, 8009372 <_malloc_r+0x56>
 800934a:	4f20      	ldr	r7, [pc, #128]	; (80093cc <_malloc_r+0xb0>)
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	b923      	cbnz	r3, 800935a <_malloc_r+0x3e>
 8009350:	4621      	mov	r1, r4
 8009352:	4630      	mov	r0, r6
 8009354:	f000 f862 	bl	800941c <_sbrk_r>
 8009358:	6038      	str	r0, [r7, #0]
 800935a:	4629      	mov	r1, r5
 800935c:	4630      	mov	r0, r6
 800935e:	f000 f85d 	bl	800941c <_sbrk_r>
 8009362:	1c43      	adds	r3, r0, #1
 8009364:	d123      	bne.n	80093ae <_malloc_r+0x92>
 8009366:	230c      	movs	r3, #12
 8009368:	4630      	mov	r0, r6
 800936a:	6033      	str	r3, [r6, #0]
 800936c:	f000 f86c 	bl	8009448 <__malloc_unlock>
 8009370:	e7e3      	b.n	800933a <_malloc_r+0x1e>
 8009372:	6823      	ldr	r3, [r4, #0]
 8009374:	1b5b      	subs	r3, r3, r5
 8009376:	d417      	bmi.n	80093a8 <_malloc_r+0x8c>
 8009378:	2b0b      	cmp	r3, #11
 800937a:	d903      	bls.n	8009384 <_malloc_r+0x68>
 800937c:	6023      	str	r3, [r4, #0]
 800937e:	441c      	add	r4, r3
 8009380:	6025      	str	r5, [r4, #0]
 8009382:	e004      	b.n	800938e <_malloc_r+0x72>
 8009384:	6863      	ldr	r3, [r4, #4]
 8009386:	42a2      	cmp	r2, r4
 8009388:	bf0c      	ite	eq
 800938a:	600b      	streq	r3, [r1, #0]
 800938c:	6053      	strne	r3, [r2, #4]
 800938e:	4630      	mov	r0, r6
 8009390:	f000 f85a 	bl	8009448 <__malloc_unlock>
 8009394:	f104 000b 	add.w	r0, r4, #11
 8009398:	1d23      	adds	r3, r4, #4
 800939a:	f020 0007 	bic.w	r0, r0, #7
 800939e:	1ac2      	subs	r2, r0, r3
 80093a0:	d0cc      	beq.n	800933c <_malloc_r+0x20>
 80093a2:	1a1b      	subs	r3, r3, r0
 80093a4:	50a3      	str	r3, [r4, r2]
 80093a6:	e7c9      	b.n	800933c <_malloc_r+0x20>
 80093a8:	4622      	mov	r2, r4
 80093aa:	6864      	ldr	r4, [r4, #4]
 80093ac:	e7cc      	b.n	8009348 <_malloc_r+0x2c>
 80093ae:	1cc4      	adds	r4, r0, #3
 80093b0:	f024 0403 	bic.w	r4, r4, #3
 80093b4:	42a0      	cmp	r0, r4
 80093b6:	d0e3      	beq.n	8009380 <_malloc_r+0x64>
 80093b8:	1a21      	subs	r1, r4, r0
 80093ba:	4630      	mov	r0, r6
 80093bc:	f000 f82e 	bl	800941c <_sbrk_r>
 80093c0:	3001      	adds	r0, #1
 80093c2:	d1dd      	bne.n	8009380 <_malloc_r+0x64>
 80093c4:	e7cf      	b.n	8009366 <_malloc_r+0x4a>
 80093c6:	bf00      	nop
 80093c8:	20000324 	.word	0x20000324
 80093cc:	20000328 	.word	0x20000328

080093d0 <_realloc_r>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	4607      	mov	r7, r0
 80093d4:	4614      	mov	r4, r2
 80093d6:	460e      	mov	r6, r1
 80093d8:	b921      	cbnz	r1, 80093e4 <_realloc_r+0x14>
 80093da:	4611      	mov	r1, r2
 80093dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80093e0:	f7ff bf9c 	b.w	800931c <_malloc_r>
 80093e4:	b922      	cbnz	r2, 80093f0 <_realloc_r+0x20>
 80093e6:	f7ff ff4d 	bl	8009284 <_free_r>
 80093ea:	4625      	mov	r5, r4
 80093ec:	4628      	mov	r0, r5
 80093ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093f0:	f000 f830 	bl	8009454 <_malloc_usable_size_r>
 80093f4:	42a0      	cmp	r0, r4
 80093f6:	d20f      	bcs.n	8009418 <_realloc_r+0x48>
 80093f8:	4621      	mov	r1, r4
 80093fa:	4638      	mov	r0, r7
 80093fc:	f7ff ff8e 	bl	800931c <_malloc_r>
 8009400:	4605      	mov	r5, r0
 8009402:	2800      	cmp	r0, #0
 8009404:	d0f2      	beq.n	80093ec <_realloc_r+0x1c>
 8009406:	4631      	mov	r1, r6
 8009408:	4622      	mov	r2, r4
 800940a:	f7ff fbeb 	bl	8008be4 <memcpy>
 800940e:	4631      	mov	r1, r6
 8009410:	4638      	mov	r0, r7
 8009412:	f7ff ff37 	bl	8009284 <_free_r>
 8009416:	e7e9      	b.n	80093ec <_realloc_r+0x1c>
 8009418:	4635      	mov	r5, r6
 800941a:	e7e7      	b.n	80093ec <_realloc_r+0x1c>

0800941c <_sbrk_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	2300      	movs	r3, #0
 8009420:	4d05      	ldr	r5, [pc, #20]	; (8009438 <_sbrk_r+0x1c>)
 8009422:	4604      	mov	r4, r0
 8009424:	4608      	mov	r0, r1
 8009426:	602b      	str	r3, [r5, #0]
 8009428:	f7fc fe18 	bl	800605c <_sbrk>
 800942c:	1c43      	adds	r3, r0, #1
 800942e:	d102      	bne.n	8009436 <_sbrk_r+0x1a>
 8009430:	682b      	ldr	r3, [r5, #0]
 8009432:	b103      	cbz	r3, 8009436 <_sbrk_r+0x1a>
 8009434:	6023      	str	r3, [r4, #0]
 8009436:	bd38      	pop	{r3, r4, r5, pc}
 8009438:	20000bc8 	.word	0x20000bc8

0800943c <__malloc_lock>:
 800943c:	4801      	ldr	r0, [pc, #4]	; (8009444 <__malloc_lock+0x8>)
 800943e:	f000 b811 	b.w	8009464 <__retarget_lock_acquire_recursive>
 8009442:	bf00      	nop
 8009444:	20000bd0 	.word	0x20000bd0

08009448 <__malloc_unlock>:
 8009448:	4801      	ldr	r0, [pc, #4]	; (8009450 <__malloc_unlock+0x8>)
 800944a:	f000 b80c 	b.w	8009466 <__retarget_lock_release_recursive>
 800944e:	bf00      	nop
 8009450:	20000bd0 	.word	0x20000bd0

08009454 <_malloc_usable_size_r>:
 8009454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009458:	1f18      	subs	r0, r3, #4
 800945a:	2b00      	cmp	r3, #0
 800945c:	bfbc      	itt	lt
 800945e:	580b      	ldrlt	r3, [r1, r0]
 8009460:	18c0      	addlt	r0, r0, r3
 8009462:	4770      	bx	lr

08009464 <__retarget_lock_acquire_recursive>:
 8009464:	4770      	bx	lr

08009466 <__retarget_lock_release_recursive>:
 8009466:	4770      	bx	lr

08009468 <_init>:
 8009468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946a:	bf00      	nop
 800946c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800946e:	bc08      	pop	{r3}
 8009470:	469e      	mov	lr, r3
 8009472:	4770      	bx	lr

08009474 <_fini>:
 8009474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009476:	bf00      	nop
 8009478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800947a:	bc08      	pop	{r3}
 800947c:	469e      	mov	lr, r3
 800947e:	4770      	bx	lr
