INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/testbench_seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_seq_core
