# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../RV32.srcs/sources_1/imports/RV32ICMFA/RV32ICMFA.srcs/sources_1/imports/pipeline/Float/fsub.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
