<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p71" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_71{left:83px;bottom:1080px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t2_71{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3_71{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t4_71{left:83px;bottom:1014px;letter-spacing:-0.29px;word-spacing:0.06px;}
#t5_71{left:138px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t6_71{left:138px;bottom:881px;}
#t7_71{left:165px;bottom:881px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t8_71{left:375px;bottom:882px;letter-spacing:-0.16px;}
#t9_71{left:418px;bottom:881px;letter-spacing:0.1px;word-spacing:-0.4px;}
#ta_71{left:165px;bottom:863px;letter-spacing:0.1px;word-spacing:0.01px;}
#tb_71{left:357px;bottom:864px;letter-spacing:-0.25px;}
#tc_71{left:395px;bottom:861px;letter-spacing:0.02px;}
#td_71{left:419px;bottom:863px;letter-spacing:0.11px;word-spacing:-0.02px;}
#te_71{left:505px;bottom:864px;letter-spacing:-0.16px;}
#tf_71{left:549px;bottom:863px;letter-spacing:0.1px;word-spacing:0.02px;}
#tg_71{left:138px;bottom:824px;}
#th_71{left:165px;bottom:824px;letter-spacing:0.11px;}
#ti_71{left:165px;bottom:788px;}
#tj_71{left:193px;bottom:788px;letter-spacing:0.09px;word-spacing:-0.18px;}
#tk_71{left:193px;bottom:769px;letter-spacing:0.1px;word-spacing:-0.18px;}
#tl_71{left:193px;bottom:751px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tm_71{left:193px;bottom:733px;letter-spacing:0.09px;}
#tn_71{left:165px;bottom:696px;}
#to_71{left:193px;bottom:696px;letter-spacing:0.11px;}
#tp_71{left:193px;bottom:678px;letter-spacing:0.1px;word-spacing:0.01px;}
#tq_71{left:193px;bottom:659px;letter-spacing:0.11px;word-spacing:-0.51px;}
#tr_71{left:193px;bottom:641px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ts_71{left:138px;bottom:604px;}
#tt_71{left:165px;bottom:604px;letter-spacing:0.1px;}
#tu_71{left:303px;bottom:605px;letter-spacing:-0.15px;}
#tv_71{left:343px;bottom:604px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tw_71{left:715px;bottom:605px;letter-spacing:-0.15px;}
#tx_71{left:755px;bottom:604px;letter-spacing:0.09px;word-spacing:-0.02px;}
#ty_71{left:165px;bottom:586px;letter-spacing:0.11px;}
#tz_71{left:138px;bottom:549px;}
#t10_71{left:165px;bottom:549px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t11_71{left:165px;bottom:531px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t12_71{left:138px;bottom:494px;}
#t13_71{left:165px;bottom:494px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_71{left:285px;bottom:495px;letter-spacing:-0.17px;}
#t15_71{left:301px;bottom:494px;letter-spacing:0.09px;}
#t16_71{left:327px;bottom:495px;letter-spacing:-0.16px;}
#t17_71{left:354px;bottom:494px;letter-spacing:0.09px;word-spacing:0.03px;}
#t18_71{left:418px;bottom:495px;letter-spacing:-0.15px;}
#t19_71{left:462px;bottom:494px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_71{left:165px;bottom:476px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1b_71{left:138px;bottom:439px;}
#t1c_71{left:165px;bottom:439px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1d_71{left:165px;bottom:421px;letter-spacing:0.1px;}
#t1e_71{left:83px;bottom:374px;letter-spacing:0.12px;word-spacing:4.91px;}
#t1f_71{left:138px;bottom:332px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1g_71{left:138px;bottom:314px;letter-spacing:0.1px;}
#t1h_71{left:137px;bottom:296px;letter-spacing:0.1px;word-spacing:-0.53px;}
#t1i_71{left:137px;bottom:277px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1j_71{left:706px;bottom:278px;letter-spacing:-0.15px;}
#t1k_71{left:746px;bottom:276px;}
#t1l_71{left:754px;bottom:277px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1m_71{left:138px;bottom:257px;letter-spacing:0.1px;}
#t1n_71{left:451px;bottom:258px;letter-spacing:-0.17px;}
#t1o_71{left:491px;bottom:255px;letter-spacing:-0.01px;}
#t1p_71{left:504px;bottom:257px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1q_71{left:138px;bottom:218px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1r_71{left:138px;bottom:200px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1s_71{left:138px;bottom:182px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1t_71{left:138px;bottom:145px;letter-spacing:0.11px;word-spacing:-0.13px;}
#t1u_71{left:138px;bottom:127px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_71{font-size:18px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s2_71{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_71{font-size:28px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_71{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_71{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_71{font-size:11px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_71{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.t.v0_71{transform:scaleX(0.895);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts71" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg71Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg71" style="-webkit-user-select: none;"><object width="935" height="1210" data="71/71.svg" type="image/svg+xml" id="pdf71" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_71" class="t v0_71 s1_71">Chapter 6 </span>
<span id="t2_71" class="t s2_71">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span><span id="t3_71" class="t s2_71">71 </span>
<span id="t4_71" class="t s3_71">Interrupts and Exceptions </span>
<span id="t5_71" class="t s4_71">Release 2 of the Architecture added the following features related to the processing of Exceptions and Interrupts: </span>
<span id="t6_71" class="t s4_71">• </span><span id="t7_71" class="t s4_71">The addition of the Coprocessor 0 </span><span id="t8_71" class="t s5_71">EBase </span><span id="t9_71" class="t s4_71">register, which allows the exception vector base address to be modified </span>
<span id="ta_71" class="t s4_71">for exceptions that occur when </span><span id="tb_71" class="t s5_71">Status </span>
<span id="tc_71" class="t s6_71">BEV </span>
<span id="td_71" class="t s4_71">equals 0. The </span><span id="te_71" class="t s5_71">EBase </span><span id="tf_71" class="t s4_71">register is required. </span>
<span id="tg_71" class="t s4_71">• </span><span id="th_71" class="t s4_71">The extension of the Release 1 interrupt control mechanism to include two optional interrupt modes: </span>
<span id="ti_71" class="t s4_71">• </span><span id="tj_71" class="t s4_71">Vectored Interrupt (VI) mode, in which the various sources of interrupts are prioritized by the processor and </span>
<span id="tk_71" class="t s4_71">each interrupt is vectored directly to a dedicated handler. When combined with GPR shadow registers, intro- </span>
<span id="tl_71" class="t s4_71">duced in the next chapter, this mode significantly reduces the number of cycles required to process an inter- </span>
<span id="tm_71" class="t s4_71">rupt. </span>
<span id="tn_71" class="t s4_71">• </span><span id="to_71" class="t s4_71">External Interrupt Controller (EIC) mode, in which the definition of the coprocessor 0 register fields associ- </span>
<span id="tp_71" class="t s4_71">ated with interrupts changes to support an external interrupt controller. This can support many more priori- </span>
<span id="tq_71" class="t s4_71">tized interrupts, while still providing the ability to vector an interrupt directly to a dedicated handler and take </span>
<span id="tr_71" class="t s4_71">advantage of the GPR shadow registers. </span>
<span id="ts_71" class="t s4_71">• </span><span id="tt_71" class="t s4_71">The ability to stop the </span><span id="tu_71" class="t s5_71">Count </span><span id="tv_71" class="t s4_71">register for highly power-sensitive applications in which the </span><span id="tw_71" class="t s5_71">Count </span><span id="tx_71" class="t s4_71">register is not </span>
<span id="ty_71" class="t s4_71">used, or for reduced power mode. This change is required. </span>
<span id="tz_71" class="t s4_71">• </span><span id="t10_71" class="t s4_71">The addition of the DI and EI instructions which provide the ability to atomically disable or enable interrupts. </span>
<span id="t11_71" class="t s4_71">Both instructions are required. </span>
<span id="t12_71" class="t s4_71">• </span><span id="t13_71" class="t s4_71">The addition of the </span><span id="t14_71" class="t s5_71">TI </span><span id="t15_71" class="t s4_71">and </span><span id="t16_71" class="t s5_71">PCI </span><span id="t17_71" class="t s4_71">bits in the </span><span id="t18_71" class="t s5_71">Cause </span><span id="t19_71" class="t s4_71">register to denote pending timer and performance counter inter- </span>
<span id="t1a_71" class="t s4_71">rupts. This change is required. </span>
<span id="t1b_71" class="t s4_71">• </span><span id="t1c_71" class="t s4_71">The addition of an execution hazard sequence which can be used to clear hazards introduced when software </span>
<span id="t1d_71" class="t s4_71">writes to a coprocessor 0 register which affects the interrupt system state. </span>
<span id="t1e_71" class="t s7_71">6.1 Interrupts </span>
<span id="t1f_71" class="t s4_71">Release 1 of the Architecture included support for two software interrupts, six hardware interrupts, and two special- </span>
<span id="t1g_71" class="t s4_71">purpose interrupts: timer and performance counter. The timer and performance counter interrupts were combined </span>
<span id="t1h_71" class="t s4_71">with hardware interrupt 5 in an implementation-dependent manner. Interrupts were handled either through the general </span>
<span id="t1i_71" class="t s4_71">exception vector (offset 0x180) or the special interrupt vector (0x200), based on the value of </span><span id="t1j_71" class="t s5_71">Cause </span>
<span id="t1k_71" class="t s6_71">IV </span>
<span id="t1l_71" class="t s4_71">. Software was </span>
<span id="t1m_71" class="t s4_71">required to prioritize interrupts as a function of the </span><span id="t1n_71" class="t s5_71">Cause </span>
<span id="t1o_71" class="t s6_71">IP </span>
<span id="t1p_71" class="t s4_71">bits in the interrupt handler prologue. </span>
<span id="t1q_71" class="t s4_71">Release 2 of the Architecture adds an upward-compatible extension to the Release 1 interrupt architecture that sup- </span>
<span id="t1r_71" class="t s4_71">ports vectored interrupts. In addition, Release 2 adds a new interrupt mode that supports the use of an external inter- </span>
<span id="t1s_71" class="t s4_71">rupt controller by changing the interrupt architecture. </span>
<span id="t1t_71" class="t s4_71">Although a Non-Maskable Interrupt (NMI) includes “interrupt” in its name, it is more correctly described as an NMI </span>
<span id="t1u_71" class="t s4_71">exception because it does not affect, nor is it controlled by the processor interrupt system. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
