<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:46:25.867+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:57.879+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:50.384+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:50.199+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:50.012+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:48.449+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:48.180+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:45:47.914+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src' (top.cpp:145)." projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:08.140+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dst' (top.cpp:145:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:03.068+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'src' (top.cpp:145:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:03.058+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:64:6)" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:03.051+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:36:25)" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:03.045+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:75:24)" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:03.039+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:35:19)" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:44:03.030+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set size__return_group [add_wave_group size__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $size__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/dst_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/src_TDATA -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_src -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_size -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/LENGTH_dst -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_size__return_group [add_wave_group size__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BRESP -into $tb_size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BREADY -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_BVALID -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RRESP -into $tb_size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RDATA -into $tb_size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RREADY -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_RVALID -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARREADY -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARVALID -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_ARADDR -into $tb_size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WSTRB -into $tb_size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WDATA -into $tb_size__return_group -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WREADY -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_WVALID -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWREADY -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWVALID -into $tb_size__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/control_AWADDR -into $tb_size__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/dst_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/dst_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dut_top/src_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dut_top/src_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config dut.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;135000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;1072566000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1072603350 ps : File &quot;C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v&quot; Line 357&#xD;&#xA;run: Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1226.383 ; gain = 0.000&#xD;&#xA;## quit" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:49:54.700+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:52]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.dut_dst_buf0_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_val_buf0_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.dut_dut_Pipeline_OBJ_LOOP&#xD;&#xA;Compiling module xil_defaultlib.dut_mux_83_8_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_1&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_2&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_3&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_4&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_5&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_6&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_7&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_8&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_9&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_10&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_11&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer_Pipeline_12&#xD;&#xA;Compiling module xil_defaultlib.dut_mergeBuffer&#xD;&#xA;Compiling module xil_defaultlib.dut_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.dut_srem_33ns_5ns_33_37_seq_1_di...&#xD;&#xA;Compiling module xil_defaultlib.dut_srem_33ns_5ns_33_37_seq_1(NU...&#xD;&#xA;Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)&#xD;&#xA;Compiling module xil_defaultlib.dut&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=660000)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=11)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_dut_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot dut&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/dut/xsim_script.tcl&#xD;&#xA;# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:47:42.510+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:44]" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:47:27.898+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:28]" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:47:27.892+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:44]" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:47:27.884+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:54]" projectName="serialization.prj" solutionName="solution1" date="2022-11-13T20:47:26.273+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
