library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity block_shift  is
  port (A, B: in std_logic; OUTPUT: out std_logic);
end entity block_shift;

architecture Struct of block_shift is
  signal s1,s2,s3,s4 : std_logic;
begin
  -- component instances
  n4_bit : for i in 0 to 7 generate
lsb: if i < 4 generate
b2: mux port map(I(0) => a(i), I(1) => a(i+4), S => b(2), Y => s(i));
end generate lsb;
msb: if i > 3 generate
b2: mux port map(I(0) => a(i), I(1) => '0', S => b(2), Y => s(i));
end generate msb;
end generate ;
end Struct;