Release 10.1 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/cern/top/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to /home/cern/top/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc2vp30-5-ff896

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sp.v" in library work
Compiling verilog file "bin2bcd.v" in library work
Module <sp> compiled
Module <lut> compiled
Compiling verilog file "async.v" in library work
Module <bin2bcd> compiled
Module <async_transmitter> compiled
Module <async_receiver> compiled
Module <ASSERTION_ERROR> compiled
Compiling verilog file "top.v" in library work
Module <BaudTickGen> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	clkfeq = "00000101111101011110000100000000"
	fps = "00000000000000000000000000001010"
	frm = "00000000100110001001011010000000"
	sch = "00000000000000000000000000010100"
	scw = "00000000000000000000000000110010"

Analyzing hierarchy for module <async_receiver> in library <work> with parameters.
	Baud = "00000000000000011100001000000000"
	ClkFrequency = "00000101111101011110000100000000"
	Oversampling = "00000000000000000000000000001000"
	l2o = "00000000000000000000000000000100"

Analyzing hierarchy for module <sp> in library <work>.

Analyzing hierarchy for module <async_transmitter> in library <work> with parameters.
	Baud = "00000000000000011100001000000000"
	ClkFrequency = "00000101111101011110000100000000"

Analyzing hierarchy for module <bin2bcd> in library <work>.

Analyzing hierarchy for module <BaudTickGen> in library <work> with parameters.
	AccWidth = "00000000000000000000000000010010"
	Baud = "00000000000000011100001000000000"
	ClkFrequency = "00000101111101011110000100000000"
	Inc = "00000000000000000000100101110000"
	Oversampling = "00000000000000000000000000001000"
	ShiftLimiter = "00000000000000000000000000000111"

Analyzing hierarchy for module <BaudTickGen> in library <work> with parameters.
	AccWidth = "00000000000000000000000000010010"
	Baud = "00000000000000011100001000000000"
	ClkFrequency = "00000101111101011110000100000000"
	Inc = "00000000000000000000000100101110"
	Oversampling = "00000000000000000000000000000001"
	ShiftLimiter = "00000000000000000000000000000100"

Analyzing hierarchy for module <lut> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	clkfeq = 32'sb00000101111101011110000100000000
	fps = 32'sb00000000000000000000000000001010
	frm = 32'sb00000000100110001001011010000000
	sch = 32'sb00000000000000000000000000010100
	scw = 32'sb00000000000000000000000000110010
Module <top> is correct for synthesis.
 
Analyzing module <async_receiver> in library <work>.
	Baud = 32'sb00000000000000011100001000000000
	ClkFrequency = 32'sb00000101111101011110000100000000
	Oversampling = 32'sb00000000000000000000000000001000
	l2o = 32'sb00000000000000000000000000000100
	Calling function <log2>.
Module <async_receiver> is correct for synthesis.
 
Analyzing module <BaudTickGen.1> in library <work>.
	AccWidth = 32'sb00000000000000000000000000010010
	Baud = 32'sb00000000000000011100001000000000
	ClkFrequency = 32'sb00000101111101011110000100000000
	Inc = 32'sb00000000000000000000100101110000
	Oversampling = 32'sb00000000000000000000000000001000
	ShiftLimiter = 32'sb00000000000000000000000000000111
Module <BaudTickGen.1> is correct for synthesis.
 
Analyzing module <sp> in library <work>.
Module <sp> is correct for synthesis.
 
Analyzing module <async_transmitter> in library <work>.
	Baud = 32'sb00000000000000011100001000000000
	ClkFrequency = 32'sb00000101111101011110000100000000
Module <async_transmitter> is correct for synthesis.
 
Analyzing module <BaudTickGen.2> in library <work>.
	AccWidth = 32'sb00000000000000000000000000010010
	Baud = 32'sb00000000000000011100001000000000
	ClkFrequency = 32'sb00000101111101011110000100000000
	Inc = 32'sb00000000000000000000000100101110
	Oversampling = 32'sb00000000000000000000000000000001
	ShiftLimiter = 32'sb00000000000000000000000000000100
Module <BaudTickGen.2> is correct for synthesis.
 
Analyzing module <bin2bcd> in library <work>.
Module <bin2bcd> is correct for synthesis.
 
Analyzing module <lut> in library <work>.
Module <lut> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <bbuff<0>> in unit <top> has a constant value of 00011011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<1>> in unit <top> has a constant value of 01011011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<38>> in unit <top> has a constant value of 00110001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<39>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<40>> in unit <top> has a constant value of 01010100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<41>> in unit <top> has a constant value of 01100101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<42>> in unit <top> has a constant value of 01100101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<43>> in unit <top> has a constant value of 01110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<44>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<45>> in unit <top> has a constant value of 01110011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<46>> in unit <top> has a constant value of 01101001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<47>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<48>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<49>> in unit <top> has a constant value of 01000001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<50>> in unit <top> has a constant value of 01101110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<51>> in unit <top> has a constant value of 01100111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<52>> in unit <top> has a constant value of 01101011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<53>> in unit <top> has a constant value of 01101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<54>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<55>> in unit <top> has a constant value of 01110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<56>> in unit <top> has a constant value of 01110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<57>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<58>> in unit <top> has a constant value of 01110011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<59>> in unit <top> has a constant value of 01100101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<60>> in unit <top> has a constant value of 01110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<61>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<62>> in unit <top> has a constant value of 01101011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<63>> in unit <top> has a constant value of 01110101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<64>> in unit <top> has a constant value of 01101100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<65>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<66>> in unit <top> has a constant value of 00001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<67>> in unit <top> has a constant value of 00001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<68>> in unit <top> has a constant value of 00001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<69>> in unit <top> has a constant value of 00100110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<70>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<71>> in unit <top> has a constant value of 00001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<72>> in unit <top> has a constant value of 00110101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<73>> in unit <top> has a constant value of 00110101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<74>> in unit <top> has a constant value of 00110011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<75>> in unit <top> has a constant value of 00110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<76>> in unit <top> has a constant value of 00110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<77>> in unit <top> has a constant value of 00110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<78>> in unit <top> has a constant value of 00110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<79>> in unit <top> has a constant value of 00110011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<80>> in unit <top> has a constant value of 00110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<81>> in unit <top> has a constant value of 00110001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<82>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<83>> in unit <top> has a constant value of 01010100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<84>> in unit <top> has a constant value of 01101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<85>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<86>> in unit <top> has a constant value of 01101110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<87>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<88>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<89>> in unit <top> has a constant value of 01101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<90>> in unit <top> has a constant value of 01101001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<91>> in unit <top> has a constant value of 01110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<92>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<93>> in unit <top> has a constant value of 01010011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<94>> in unit <top> has a constant value of 01110101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<95>> in unit <top> has a constant value of 01101110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<96>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<97>> in unit <top> has a constant value of 01101111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<98>> in unit <top> has a constant value of 01110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<99>> in unit <top> has a constant value of 01101110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<100>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<101>> in unit <top> has a constant value of 01101001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<102>> in unit <top> has a constant value of 01110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<103>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<104>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<105>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<106>> in unit <top> has a constant value of 00001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<107>> in unit <top> has a constant value of 00001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<108>> in unit <top> has a constant value of 01110011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<109>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<110>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<111>> in unit <top> has a constant value of 01101111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<112>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<113>> in unit <top> has a constant value of 01010011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<114>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<115>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<116>> in unit <top> has a constant value of 01110010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<117>> in unit <top> has a constant value of 01110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<118>> in unit <top> has a constant value of 00100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<119>> in unit <top> has a constant value of 01000111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<120>> in unit <top> has a constant value of 01100001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<121>> in unit <top> has a constant value of 01101101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<122>> in unit <top> has a constant value of 01100101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<123>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<124>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<125>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bbuff<126>> in unit <top> has a constant value of 00001010 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sp>.
    Related source file is "sp.v".
    Found 1-bit register for signal <z>.
    Found 1-bit register for signal <a>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <sp> synthesized.


Synthesizing Unit <BaudTickGen_1>.
    Related source file is "async.v".
    Found 19-bit register for signal <Acc>.
    Found 18-bit adder carry out for signal <Acc$addsub0000> created at line 192.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BaudTickGen_1> synthesized.


Synthesizing Unit <BaudTickGen_2>.
    Related source file is "async.v".
    Found 19-bit register for signal <Acc>.
    Found 18-bit adder carry out for signal <Acc$addsub0000> created at line 192.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BaudTickGen_2> synthesized.


Synthesizing Unit <lut>.
    Related source file is "bin2bcd.v".
    Found 16x4-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <lut> synthesized.


Synthesizing Unit <async_receiver>.
    Related source file is "async.v".
    Found finite state machine <FSM_0> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_endofpacket>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 2-bit updown counter for signal <Filter_cnt>.
    Found 6-bit up counter for signal <GapCnt>.
    Found 3-bit up counter for signal <OversamplingCnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 1-bit 4-to-1 multiplexer for signal <RxD_bit$mux0000>.
    Found 2-bit register for signal <RxD_sync>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <async_receiver> synthesized.


Synthesizing Unit <async_transmitter>.
    Related source file is "async.v".
    Found finite state machine <FSM_1> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <TxD_shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <async_transmitter> synthesized.


Synthesizing Unit <bin2bcd>.
    Related source file is "bin2bcd.v".
WARNING:Xst:1780 - Signal <d9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <bin2bcd> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:653 - Signal <p2barw> is used but never assigned. This sourceless signal will be automatically connected to value 00000101.
WARNING:Xst:653 - Signal <p1barw> is used but never assigned. This sourceless signal will be automatically connected to value 00000011.
WARNING:Xst:653 - Signal <bbuff<255:127>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found finite state machine <FSM_2> for signal <prun>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 48                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | prun$not0000 (positive)                        |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <LED_0>.
    Found 1-bit register for signal <LED_1>.
    Found 1-bit register for signal <LED_2>.
    Found 1-bit register for signal <LED_3>.
    Found 10-bit adder for signal <$sub0000> created at line 121.
    Found 10-bit adder for signal <$sub0001> created at line 146.
    Found 8-bit register for signal <ballx>.
    Found 8-bit adder for signal <ballx$add0000> created at line 434.
    Found 8-bit adder for signal <ballx$add0001> created at line 439.
    Found 8-bit adder for signal <ballx$mux0000>.
    Found 8-bit up accumulator for signal <bally>.
    Found 288-bit register for signal <bbuff<37:2>>.
    Found 6-bit adder for signal <bbuff_11$add0000> created at line 303.
    Found 6-bit adder for signal <bbuff_12$add0000> created at line 304.
    Found 6-bit adder for signal <bbuff_13$add0000> created at line 305.
    Found 6-bit adder for signal <bbuff_16$add0000> created at line 309.
    Found 6-bit adder for signal <bbuff_17$add0000> created at line 310.
    Found 6-bit adder for signal <bbuff_18$add0000> created at line 311.
    Found 8-bit adder for signal <bbuff_18$addsub0000> created at line 378.
    Found 8-bit comparator greatequal for signal <bbuff_18$cmp_ge0000> created at line 378.
    Found 8-bit comparator less for signal <bbuff_18$cmp_lt0000> created at line 378.
    Found 6-bit adder for signal <bbuff_2$add0000> created at line 354.
    Found 6-bit adder for signal <bbuff_20$add0000> created at line 313.
    Found 6-bit adder for signal <bbuff_21$add0000> created at line 314.
    Found 6-bit adder for signal <bbuff_22$add0000> created at line 315.
    Found 6-bit adder for signal <bbuff_28$add0000> created at line 322.
    Found 6-bit adder for signal <bbuff_29$add0000> created at line 323.
    Found 6-bit adder for signal <bbuff_3$add0000> created at line 355.
    Found 6-bit adder for signal <bbuff_30$add0000> created at line 324.
    Found 6-bit adder for signal <bbuff_32$add0000> created at line 326.
    Found 6-bit adder for signal <bbuff_33$add0000> created at line 327.
    Found 6-bit adder for signal <bbuff_34$add0000> created at line 328.
    Found 6-bit adder for signal <bbuff_4$add0000> created at line 356.
    Found 6-bit adder for signal <bbuff_7$add0000> created at line 299.
    Found 6-bit adder for signal <bbuff_8$add0000> created at line 300.
    Found 8-bit adder for signal <bbuff_8$addsub0000> created at line 361.
    Found 8-bit comparator greatequal for signal <bbuff_8$cmp_ge0000> created at line 361.
    Found 8-bit comparator less for signal <bbuff_8$cmp_lt0000> created at line 361.
    Found 6-bit adder for signal <bbuff_9$add0000> created at line 301.
    Found 1-bit register for signal <bbusy>.
    Found 8-bit register for signal <bnbuf>.
    Found 8-bit register for signal <brbuf>.
    Found 8-bit adder for signal <brbuf$addsub0000> created at line 481.
    Found 1-bit register for signal <bsend>.
    Found 1-bit register for signal <bstart>.
    Found 8-bit adder for signal <byd>.
    Found 1-bit register for signal <dirx>.
    Found 8-bit comparator greatequal for signal <dirx$cmp_ge0000> created at line 434.
    Found 8-bit comparator greatequal for signal <dirx$cmp_ge0001> created at line 439.
    Found 8-bit comparator less for signal <dirx$cmp_lt0000> created at line 434.
    Found 8-bit comparator less for signal <dirx$cmp_lt0001> created at line 439.
    Found 1-bit register for signal <diry>.
    Found 1-bit register for signal <draw>.
    Found 32-bit up counter for signal <frmc>.
    Found 1-bit register for signal <gstate>.
    Found 8-bit register for signal <oballx>.
    Found 8-bit register for signal <obally>.
    Found 8-bit adder for signal <obyd>.
    Found 8-bit register for signal <p1y>.
    Found 8-bit comparator greater for signal <p1y$cmp_gt0000> created at line 113.
    Found 10-bit comparator less for signal <p1y$cmp_lt0000> created at line 121.
    Found 8-bit addsub for signal <p1y$share0000> created at line 109.
    Found 8-bit register for signal <p2y>.
    Found 8-bit comparator greater for signal <p2y$cmp_gt0000> created at line 129.
    Found 10-bit comparator less for signal <p2y$cmp_lt0000> created at line 146.
    Found 8-bit addsub for signal <p2y$share0000> created at line 109.
    Found 32-bit comparator greater for signal <prun$cmp_gt0000> created at line 406.
    Found 8-bit comparator greater for signal <prun$cmp_gt0001> created at line 399.
    Found 8-bit comparator lessequal for signal <prun$cmp_le0000> created at line 348.
    Found 32-bit comparator lessequal for signal <prun$cmp_le0001> created at line 406.
    Found 8-bit register for signal <run>.
    Found 8-bit adder for signal <run$share0000>.
    Found 8-bit adder for signal <runyd>.
    Found 1-bit register for signal <sdirx>.
    Found 8-bit up counter for signal <sp1>.
    Found 8-bit up counter for signal <sp2>.
    Found 8-bit register for signal <tdata>.
    Found 1-bit register for signal <tstart>.
    Found 8-bit comparator greater for signal <tstart$cmp_gt0000> created at line 475.
    Found 8-bit comparator lessequal for signal <tstart$cmp_le0000> created at line 475.
INFO:Xst:738 - HDL ADVISOR - 288 flip-flops were inferred for signal <bbuff>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred   1 Accumulator(s).
	inferred 373 D-type flip-flop(s).
	inferred  35 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 49
 16x4-bit ROM                                          : 49
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 2
 18-bit adder carry out                                : 2
 6-bit adder                                           : 21
 8-bit adder                                           : 10
 8-bit addsub                                          : 2
# Counters                                             : 6
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 68
 1-bit register                                        : 18
 19-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 47
# Comparators                                          : 18
 10-bit comparator less                                : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 8-bit comparator greatequal                           : 4
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <prun> on signal <prun[1:6]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000001
 00000001 | 000010
 00000010 | 000100
 00000011 | 001000
 00000100 | 100000
 00000101 | 010000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ar/RxD_state> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <at/TxD_state> on signal <TxD_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0001
 1000  | 0011
 1001  | 0010
 1010  | 0110
 1011  | 0111
 1100  | 0101
 1101  | 0100
 1110  | 1100
 1111  | 1101
 0010  | 1111
 0011  | 1110
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment /home/cern/Xilinx/ISE.
WARNING:Xst:2404 -  FFs/Latches <bbuff_20<7:7>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_21<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_22<7:7>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_28<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_29<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_30<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_32<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_33<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <bbuff_34<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:1426 - The value init of the FF/Latch gstate hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <bbuff_37_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_36_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_36_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_35_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_35_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_31_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_31_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_31_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_27_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_27_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_27_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_26_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_26_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_26_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_26_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_25_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_25_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_25_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_25_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_24_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_24_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_24_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_23_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_23_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_23_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_23_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_19_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bbuff_19_2> in Unit <top> is equivalent to the following 19 FFs/Latches, which will be removed : <bbuff_19_6> <bbuff_23_0> <bbuff_23_5> <bbuff_24_0> <bbuff_24_2> <bbuff_24_3> <bbuff_24_6> <bbuff_25_0> <bbuff_25_2> <bbuff_25_6> <bbuff_35_0> <bbuff_35_2> <bbuff_35_4> <bbuff_35_5> <bbuff_36_5> <bbuff_37_1> <bbuff_37_5> <bbuff_20_6> <bbuff_22_6> 
INFO:Xst:2261 - The FF/Latch <bbuff_19_0> in Unit <top> is equivalent to the following 18 FFs/Latches, which will be removed : <bbuff_19_4> <bbuff_23_3> <bbuff_26_0> <bbuff_26_4> <bbuff_27_0> <bbuff_27_4> <bbuff_27_6> <bbuff_31_3> <bbuff_35_3> <bbuff_35_6> <bbuff_36_0> <bbuff_36_1> <bbuff_36_3> <bbuff_36_6> <bbuff_37_0> <bbuff_37_2> <bbuff_37_3> <bbuff_37_6> 
INFO:Xst:2261 - The FF/Latch <bbuff_19_1> in Unit <top> is equivalent to the following 15 FFs/Latches, which will be removed : <bbuff_19_3> <bbuff_19_5> <bbuff_23_6> <bbuff_24_5> <bbuff_25_5> <bbuff_26_1> <bbuff_26_3> <bbuff_27_1> <bbuff_27_3> <bbuff_31_0> <bbuff_31_1> <bbuff_31_4> <bbuff_31_5> <bbuff_36_4> <bbuff_37_4> 
WARNING:Xst:2677 - Node <RxD_endofpacket> of sequential type is unconnected in block <ar>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 49
 16x4-bit ROM                                          : 49
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 2
 18-bit adder carry out                                : 2
 6-bit adder                                           : 21
 8-bit adder                                           : 10
 8-bit addsub                                          : 2
# Counters                                             : 6
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 353
 Flip-Flops                                            : 353
# Comparators                                          : 18
 10-bit comparator less                                : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 8-bit comparator greatequal                           : 4
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_1> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_2> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_3> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:1710 - FF/Latch <bbuff_20_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_28_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_32_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_32_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bbuff_20_5> in Unit <top> is equivalent to the following 11 FFs/Latches, which will be removed : <bbuff_21_5> <bbuff_29_4> <bbuff_29_5> <bbuff_30_4> <bbuff_30_5> <bbuff_34_4> <bbuff_34_5> <bbuff_32_4> <bbuff_32_5> <bbuff_33_4> <bbuff_33_5> 
INFO:Xst:2261 - The FF/Latch <bbuff_19_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <bbuff_20_2> <bbuff_28_3> 
INFO:Xst:2261 - The FF/Latch <bbuff_19_0> in Unit <top> is equivalent to the following 6 FFs/Latches, which will be removed : <bbuff_20_4> <bbuff_21_4> <bbuff_22_4> <bbuff_22_5> <bbuff_28_4> <bbuff_28_5> 

Optimizing unit <top> ...
WARNING:Xst:1710 - FF/Latch <bbuff_19_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_20_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bbuff_2_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bbuff_11_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_15_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_17_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_18_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bnbuf_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_3_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_8_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_9_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bbuff_2_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bbuff_11_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_15_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_17_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_18_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bnbuf_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_3_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_8_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_9_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bbuff_10_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_15_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_17_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_18_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bnbuf_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_3_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_8_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_9_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bbuff_10_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_11_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_12_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_13_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_14_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_15_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_16_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_17_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_18_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bnbuf_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_3_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_4_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_5_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_6_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_7_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_8_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_9_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bbuff_10_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tdata_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BaudTickGen_1> ...

Optimizing unit <BaudTickGen_2> ...

Optimizing unit <async_receiver> ...

Optimizing unit <async_transmitter> ...
WARNING:Xst:2677 - Node <ar/GapCnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ar/GapCnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ar/GapCnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ar/GapCnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ar/GapCnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ar/GapCnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ar/RxD_endofpacket> of sequential type is unconnected in block <top>.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <tdata_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <at/TxD_shift_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 338
 Flip-Flops                                            : 338

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 1491
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 71
#      LUT2                        : 103
#      LUT2_D                      : 5
#      LUT2_L                      : 7
#      LUT3                        : 262
#      LUT3_D                      : 12
#      LUT3_L                      : 11
#      LUT4                        : 451
#      LUT4_D                      : 63
#      LUT4_L                      : 55
#      MUXCY                       : 176
#      MUXF5                       : 121
#      MUXF6                       : 27
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 95
# FlipFlops/Latches                : 338
#      FD                          : 35
#      FDE                         : 248
#      FDR                         : 34
#      FDRE                        : 14
#      FDS                         : 6
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-5 

 Number of Slices:                      555  out of  13696     4%  
 Number of Slice Flip Flops:            338  out of  27392     1%  
 Number of 4 input LUTs:               1067  out of  27392     3%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    556     1%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 338   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.551ns (Maximum Frequency: 116.939MHz)
   Minimum input arrival time before clock: 1.681ns
   Maximum output required time after clock: 5.785ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.551ns (frequency: 116.939MHz)
  Total number of paths / destination ports: 41161 / 651
-------------------------------------------------------------------------
Delay:               8.551ns (Levels of Logic = 17)
  Source:            p2y_2 (FF)
  Destination:       ballx_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p2y_2 to ballx_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.419   0.865  p2y_2 (p2y_2)
     LUT4:I0->O            2   0.351   0.642  ballx_add0001<3>1 (ballx_add0001<3>)
     LUT2:I1->O            1   0.351   0.000  Mcompar_dirx_cmp_lt0001_lut<3> (Mcompar_dirx_cmp_lt0001_lut<3>)
     MUXCY:S->O            1   0.422   0.000  Mcompar_dirx_cmp_lt0001_cy<3> (Mcompar_dirx_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_dirx_cmp_lt0001_cy<4> (Mcompar_dirx_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_dirx_cmp_lt0001_cy<5> (Mcompar_dirx_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_dirx_cmp_lt0001_cy<6> (Mcompar_dirx_cmp_lt0001_cy<6>)
     MUXCY:CI->O           1   0.589   0.480  Mcompar_dirx_cmp_lt0001_cy<7> (Mcompar_dirx_cmp_lt0001_cy<7>)
     LUT4_D:I2->LO         1   0.351   0.132  dirx_and0001 (N526)
     LUT4:I2->O            2   0.351   0.512  ballx_mux0002<0>1 (ballx_mux0002<0>)
     MUXCY:DI->O           1   0.667   0.000  Madd_ballx_mux0000_cy<1> (Madd_ballx_mux0000_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  Madd_ballx_mux0000_cy<2> (Madd_ballx_mux0000_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  Madd_ballx_mux0000_cy<3> (Madd_ballx_mux0000_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Madd_ballx_mux0000_cy<4> (Madd_ballx_mux0000_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Madd_ballx_mux0000_cy<5> (Madd_ballx_mux0000_cy<5>)
     MUXCY:CI->O           0   0.044   0.000  Madd_ballx_mux0000_cy<6> (Madd_ballx_mux0000_cy<6>)
     XORCY:CI->O           1   0.973   0.480  Madd_ballx_mux0000_xor<7> (ballx_mux0000<7>)
     LUT4:I2->O            1   0.351   0.000  ballx_mux0001<0>1 (ballx_mux0001<0>)
     FDE:D                     0.263          ballx_7
    ----------------------------------------
    Total                      8.551ns (5.440ns logic, 3.111ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.681ns (Levels of Logic = 1)
  Source:            rx (PAD)
  Destination:       ar/RxD_sync_0 (FF)
  Destination Clock: clk rising

  Data Path: rx to ar/RxD_sync_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.969   0.448  rx_IBUF (rx_IBUF)
     FDE:D                     0.263          ar/RxD_sync_0
    ----------------------------------------
    Total                      1.681ns (1.232ns logic, 0.448ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 5
-------------------------------------------------------------------------
Offset:              5.785ns (Levels of Logic = 3)
  Source:            at/TxD_state_FFd3 (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: at/TxD_state_FFd3 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             26   0.419   1.057  at/TxD_state_FFd3 (at/TxD_state_FFd3)
     LUT4:I0->O            1   0.351   0.000  at/TxD2 (at/TxD1)
     MUXF5:I0->O           1   0.380   0.448  at/TxD_f5 (tx_OBUF)
     OBUF:I->O                 3.130          tx_OBUF (tx)
    ----------------------------------------
    Total                      5.785ns (4.280ns logic, 1.505ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 53.67 secs
 
--> 


Total memory usage is 243948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  238 (   0 filtered)
Number of infos    :   99 (   0 filtered)

