

================================================================
== Synthesis Summary Report of 'Maximum_hls'
================================================================
+ General Information: 
    * Date:           Sun Mar  1 07:52:04 2026
    * Version:        2025.2 (Build 6295257 on Nov 14 2025)
    * Project:        Maximum_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a12t-cpg238-2I
    

* Performance & Resource Estimates: 
+----------------------------------------+------+---------------+----------+---------+------+----------+---------+--------+------+------+----+-----------+----------+-----+
|                 Modules                | Issue|               | Iteration|         | Trip |          |      Latency     |      |      |    |           |          |     |
|                 & Loops                | Type | Violation Type|  Latency | Interval| Count| Pipelined| (cycles)|  (ns)  | Slack| BRAM | DSP|     FF    |    LUT   | URAM|
+----------------------------------------+------+---------------+----------+---------+------+----------+---------+--------+------+------+----+-----------+----------+-----+
|+ Maximum_hls                           |     -|              -|         -|       10|     -|        no|        9|  90.000|  3.02|     -|   -|  109 (~0%)|  185 (2%)|    -|
| + Maximum_hls_Pipeline_VITIS_LOOP_6_1  |     -|              -|         -|        -|     -|       yes|        5|  50.000|  3.02|     -|   -|   39 (~0%)|  142 (1%)|    -|
|  o VITIS_LOOP_6_1                      |     -|              -|         2|        1|     3|       yes|        3|  30.000|  7.30|     -|   -|          -|         -|    -|
+----------------------------------------+------+---------------+----------+---------+------+----------+---------+--------+------+------+----+-----------+----------+-----+
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| values_address0 | out       | 2        |
| values_q0       | in        | 32       |
+-----------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------------+
| Argument | Direction | Datatype             |
+----------+-----------+----------------------+
| values   | in        | unsigned int const * |
| return   | out       | unsigned int         |
+----------+-----------+----------------------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| values   | values_address0 | port    | offset   |
| values   | values_ce0      | port    |          |
| values   | values_q0       | port    |          |
| return   | ap_return       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+--------+----------+---------+
| Name                                   | DSP | Pragma | Variable | Op     | Impl     | Latency |
+----------------------------------------+-----+--------+----------+--------+----------+---------+
| + Maximum_hls                          | 0   |        |          |        |          |         |
|  + Maximum_hls_Pipeline_VITIS_LOOP_6_1 | 0   |        |          |        |          |         |
|    icmp_ln8_fu_120_p2                  |     |        | icmp_ln8 | setlt  | auto     | 0       |
|    max_4_fu_126_p3                     |     |        | max_4    | select | auto_sel | 0       |
|    i_3_fu_96_p2                        |     |        | i_3      | add    | fabric   | 0       |
|    icmp_ln6_fu_106_p2                  |     |        | icmp_ln6 | seteq  | auto     | 0       |
+----------------------------------------+-----+--------+----------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+----------+---------+-----------------------------------------------------------------------------+-------------------------------+
| Type     | Options | Location                                                                    | Inferred From                 |
+----------+---------+-----------------------------------------------------------------------------+-------------------------------+
| PIPELINE |         | loop VITIS_LOOP_6_1 (../top_mod.cpp:6:19) in maximum_hls (../top_mod.cpp:6) | syn.compile.pipeline_loops=64 |
+----------+---------+-----------------------------------------------------------------------------+-------------------------------+

* Valid Pragma Syntax
+-----------+------------------------+-----------------------------------+
| Type      | Options                | Location                          |
+-----------+------------------------+-----------------------------------+
| INTERFACE | ap_ctrl_hs port=return | in maximum_hls (../top_mod.cpp:4) |
+-----------+------------------------+-----------------------------------+


