//   Ordt 230719.01 autogenerated file 
//   Input: ./rdl_fieldstruct/test.rdl
//   Parms: ./rdl_fieldstruct/test.parms
//   Date: Thu Jul 20 13:46:42 EDT 2023
//

#ifndef __FOO_REGISTER_MAP__
#define __FOO_REGISTER_MAP__

#include <bits.h>

/* FOO_REGISTERS memory map */
enum FOO_REGS {
  AREG_0 = 0x0,
  AREG_1 = 0x4,
  BLABLA = 0x8
};

/* AREG_0 register fields */
#define AREG_0_HIER_FS_FS1_FLD1 GENMASK(3, 0)
#define AREG_0_HIER_FS_FS1_FLD2 BIT(4)
#define AREG_0_HIER_FS_FLD1 BIT(5)
#define AREG_0_HIER_FS_FS2_FLD1 GENMASK(9, 6)
#define AREG_0_HIER_FS_FS2_FLD2 BIT(14)
#define AREG_0_FS3_FLD1 GENMASK(27, 24)
#define AREG_0_FS3_FLD2 BIT(28)

/* AREG_1 register fields */
#define AREG_1_HIER_FS_FS1_FLD1 GENMASK(3, 0)
#define AREG_1_HIER_FS_FS1_FLD2 BIT(4)
#define AREG_1_HIER_FS_FLD1 BIT(5)
#define AREG_1_HIER_FS_FS2_FLD1 GENMASK(9, 6)
#define AREG_1_HIER_FS_FS2_FLD2 BIT(14)
#define AREG_1_FS3_FLD1 GENMASK(27, 24)
#define AREG_1_FS3_FLD2 BIT(28)

/* BLABLA register fields */
#define BLABLA_FS1_0_FLD1 GENMASK(3, 0)
#define BLABLA_FS1_0_FLD2 BIT(4)
#define BLABLA_FS1_1_FLD1 GENMASK(8, 5)
#define BLABLA_FS1_1_FLD2 BIT(9)
#define BLABLA_FS1_2_FLD1 GENMASK(13, 10)
#define BLABLA_FS1_2_FLD2 BIT(14)
#define BLABLA_FS3_0_FLD1 GENMASK(18, 15)
#define BLABLA_FS3_0_FLD2 BIT(19)
#define BLABLA_FS3_1_FLD1 GENMASK(26, 23)
#define BLABLA_FS3_1_FLD2 BIT(27)

#endif
