OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ORD-0030] Using 2 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     213
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_top
Die area:                 ( 0 0 ) ( 120000 120000 )
Number of track patterns: 32
Number of DEF vias:       5
Number of components:     50811
Number of terminals:      135
Number of snets:          2
Number of nets:           11104

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 305.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 367203.
[INFO DRT-0033] V1 shape region query size = 903768.
[INFO DRT-0033] M2 shape region query size = 15189.
[INFO DRT-0033] V2 shape region query size = 8613.
[INFO DRT-0033] M3 shape region query size = 17230.
[INFO DRT-0033] V3 shape region query size = 5742.
[INFO DRT-0033] M4 shape region query size = 16059.
[INFO DRT-0033] V4 shape region query size = 6442.
[INFO DRT-0033] M5 shape region query size = 6773.
[INFO DRT-0033] V5 shape region query size = 348.
[INFO DRT-0033] M6 shape region query size = 192.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1280 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 261 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10770 groups.
#scanned instances     = 50811
#unique  instances     = 285
#stdCellGenAp          = 9079
#stdCellValidPlanarAp  = 120
#stdCellValidViaAp     = 7405
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 35383
#instTermValidViaApCnt = 0
#macroGenAp            = 600
#macroValidPlanarAp    = 600
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:10:19, elapsed time = 00:05:55, memory = 431.87 (MB), peak = 431.87 (MB)

Number of guides:     96984

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 222 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 222 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 31748.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 27493.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 16125.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 2588.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 938.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 172.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 6.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48817 vertical wires in 5 frboxes and 30253 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 4330 vertical wires in 5 frboxes and 5915 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:38, memory = 834.50 (MB), peak = 834.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.50 (MB), peak = 834.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:02:14, memory = 1768.01 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:05:31, memory = 3370.82 (MB).
    Completing 30% with 875 violations.
    elapsed time = 00:06:46, memory = 3672.98 (MB).
    Completing 40% with 875 violations.
    elapsed time = 00:11:20, memory = 3679.49 (MB).
    Completing 50% with 875 violations.
    elapsed time = 00:12:56, memory = 3800.88 (MB).
    Completing 60% with 1661 violations.
    elapsed time = 00:16:05, memory = 3862.56 (MB).
    Completing 70% with 1661 violations.
    elapsed time = 00:20:04, memory = 3915.36 (MB).
    Completing 80% with 2489 violations.
    elapsed time = 00:21:22, memory = 4085.48 (MB).
    Completing 90% with 2489 violations.
    elapsed time = 00:26:53, memory = 4094.30 (MB).
    Completing 100% with 3486 violations.
    elapsed time = 00:28:38, memory = 4225.82 (MB).
[INFO DRT-0199]   Number of violations = 7844.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6
Cut Spacing          0      0      1      0      0      0      0      0      0      0
CutSpcTbl            0      0   1956      0     36      0      6      0      6      0
EOL                  0    141      0      4      0      4      0      0      0      0
Metal Spacing      106     33      0     17      0      3      0      0      0      0
NS Metal            20      0      0      0      0      0      0      0      0      0
Recheck              2   2512      0   1529      0    268      0     35      0     12
Rect Only            0      2      0      0      0      0      0      0      0      0
Short                0    101      1      6      0      0      0      0      5     13
eolKeepOut           0    993      0     22      0     10      0      0      0      0
[INFO DRT-0267] cpu time = 00:53:48, elapsed time = 00:28:43, memory = 4225.82 (MB), peak = 4249.58 (MB)
Total wire length = 51342 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12958 um.
Total wire length on LAYER M3 = 19026 um.
Total wire length on LAYER M4 = 8377 um.
Total wire length on LAYER M5 = 6895 um.
Total wire length on LAYER M6 = 3966 um.
Total wire length on LAYER M7 = 116 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 98566.
Up-via summary (total 98566):.

----------------
 Active        0
     M1    35232
     M2    53465
     M3     7887
     M4     1615
     M5      343
     M6       24
     M7        0
     M8        0
     M9        0
----------------
           98566


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7844 violations.
    elapsed time = 00:02:49, memory = 4279.06 (MB).
    Completing 20% with 7844 violations.
    elapsed time = 00:06:51, memory = 4233.85 (MB).
    Completing 30% with 5859 violations.
    elapsed time = 00:08:10, memory = 4353.86 (MB).
    Completing 40% with 5859 violations.
    elapsed time = 00:13:45, memory = 4386.59 (MB).
    Completing 50% with 5859 violations.
    elapsed time = 00:15:58, memory = 4459.83 (MB).
    Completing 60% with 4259 violations.
    elapsed time = 00:19:47, memory = 4505.48 (MB).
    Completing 70% with 4259 violations.
    elapsed time = 00:24:39, memory = 4542.25 (MB).
    Completing 80% with 2604 violations.
    elapsed time = 00:26:18, memory = 4663.78 (MB).
    Completing 90% with 2604 violations.
    elapsed time = 00:32:31, memory = 4661.98 (MB).
    Completing 100% with 1669 violations.
    elapsed time = 00:34:32, memory = 4703.47 (MB).
[INFO DRT-0199]   Number of violations = 1923.
Viol/Layer          M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0   1302      0     14      0      2      0
EOL                 36      0      2      0      0      0      0
Metal Spacing       17      0      8      0      0      0      0
Recheck            110      0     10      0     86      0     48
Short               32      0      1      0      0      0      0
eolKeepOut         249      0      6      0      0      0      0
[INFO DRT-0267] cpu time = 01:06:03, elapsed time = 00:34:39, memory = 4703.47 (MB), peak = 4777.42 (MB)
Total wire length = 51118 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12714 um.
Total wire length on LAYER M3 = 18882 um.
Total wire length on LAYER M4 = 8551 um.
Total wire length on LAYER M5 = 6846 um.
Total wire length on LAYER M6 = 3974 um.
Total wire length on LAYER M7 = 148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97247.
Up-via summary (total 97247):.

----------------
 Active        0
     M1    35235
     M2    52156
     M3     7848
     M4     1620
     M5      357
     M6       31
     M7        0
     M8        0
     M9        0
----------------
           97247


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1923 violations.
    elapsed time = 00:01:50, memory = 4747.49 (MB).
    Completing 20% with 1923 violations.
    elapsed time = 00:06:03, memory = 4745.17 (MB).
    Completing 30% with 1757 violations.
    elapsed time = 00:06:13, memory = 4703.66 (MB).
    Completing 40% with 1757 violations.
    elapsed time = 00:10:24, memory = 4754.96 (MB).
    Completing 50% with 1757 violations.
    elapsed time = 00:12:07, memory = 4744.15 (MB).
    Completing 60% with 1675 violations.
    elapsed time = 00:13:47, memory = 4749.82 (MB).
    Completing 70% with 1675 violations.
    elapsed time = 00:18:08, memory = 4739.25 (MB).
    Completing 80% with 1611 violations.
    elapsed time = 00:18:17, memory = 4703.68 (MB).
    Completing 90% with 1611 violations.
    elapsed time = 00:22:45, memory = 4753.17 (MB).
    Completing 100% with 1610 violations.
    elapsed time = 00:24:05, memory = 4703.68 (MB).
[INFO DRT-0199]   Number of violations = 1844.
Viol/Layer          M2     V2     M3     V3     M4     M5     M6
Corner Spacing       1      0      0      0      0      0      0
CutSpcTbl            0   1198      0      8      0      0      0
EOL                 35      0      3      0      0      0      0
Metal Spacing       17      0     12      0      0      0      0
Recheck            131      0      7      0     54     41      1
Short               29      0      1      0      0      0      0
eolKeepOut         288      0     18      0      0      0      0
[INFO DRT-0267] cpu time = 00:45:44, elapsed time = 00:24:13, memory = 4703.68 (MB), peak = 4810.39 (MB)
Total wire length = 50994 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12707 um.
Total wire length on LAYER M3 = 18801 um.
Total wire length on LAYER M4 = 8495 um.
Total wire length on LAYER M5 = 6882 um.
Total wire length on LAYER M6 = 3971 um.
Total wire length on LAYER M7 = 136 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 96736.
Up-via summary (total 96736):.

----------------
 Active        0
     M1    35234
     M2    51815
     M3     7646
     M4     1645
     M5      366
     M6       30
     M7        0
     M8        0
     M9        0
----------------
           96736


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1844 violations.
    elapsed time = 00:01:29, memory = 4746.47 (MB).
    Completing 20% with 1844 violations.
    elapsed time = 00:04:07, memory = 4741.31 (MB).
    Completing 30% with 1435 violations.
    elapsed time = 00:04:15, memory = 4703.68 (MB).
    Completing 40% with 1435 violations.
    elapsed time = 00:07:05, memory = 4750.59 (MB).
    Completing 50% with 1435 violations.
    elapsed time = 00:07:41, memory = 4703.68 (MB).
    Completing 60% with 1040 violations.
    elapsed time = 00:09:20, memory = 4746.21 (MB).
    Completing 70% with 1040 violations.
    elapsed time = 00:11:53, memory = 4746.47 (MB).
    Completing 80% with 555 violations.
    elapsed time = 00:12:03, memory = 4703.68 (MB).
    Completing 90% with 555 violations.
    elapsed time = 00:14:54, memory = 4749.30 (MB).
    Completing 100% with 116 violations.
    elapsed time = 00:15:17, memory = 4703.68 (MB).
[INFO DRT-0199]   Number of violations = 117.
Viol/Layer          M2     V2     M3     M4
CutSpcTbl            0     88      0      0
EOL                  1      0      0      1
Metal Spacing        1      0      0      0
Recheck              0      0      0      1
Short                3      0      1      0
eolKeepOut          18      0      0      3
[INFO DRT-0267] cpu time = 00:28:15, elapsed time = 00:15:22, memory = 4703.68 (MB), peak = 4810.39 (MB)
Total wire length = 50939 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11437 um.
Total wire length on LAYER M3 = 18655 um.
Total wire length on LAYER M4 = 9792 um.
Total wire length on LAYER M5 = 6941 um.
Total wire length on LAYER M6 = 3975 um.
Total wire length on LAYER M7 = 136 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 96464.
Up-via summary (total 96464):.

----------------
 Active        0
     M1    35236
     M2    49202
     M3     9858
     M4     1766
     M5      370
     M6       32
     M7        0
     M8        0
     M9        0
----------------
           96464


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 117 violations.
    elapsed time = 00:00:28, memory = 4747.76 (MB).
    Completing 20% with 117 violations.
    elapsed time = 00:01:01, memory = 4742.34 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:01:05, memory = 4703.68 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:01:34, memory = 4752.66 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:01:43, memory = 4703.68 (MB).
    Completing 60% with 72 violations.
    elapsed time = 00:02:01, memory = 4750.85 (MB).
