// Seed: 3634661632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1
  );
  wire id_4, id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = ~id_2;
  wire id_4;
  assign id_3[1] = 1;
  final $display(1);
  tri1 id_5 = 1'b0, id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_5
  );
  assign id_13 = id_11;
endmodule
