//
// Module mopshub_lib.select_io_module.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 13:25:10 03/10/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module select_io_module( 
   // Port Declarations
   input   wire           clk, 
   input   wire           clk_80, 
   input   wire           reset, 
   input   wire           rx_elink_n, 
   input   wire           rx_elink_p, 
   output  wire    [1:0]  rx_elink2bit, 
   input   wire    [1:0]  tx_elink2bit, 
   output  wire           tx_elink_p, 
   output  wire           tx_elink_n
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire   def_value     = 1'b0;
wire   en_value      = 1'b1;
wire   tx_elink1bit;
wire   rx_elink1bit;


// Instances 
// edin buffer [Differential Input Buffer Primitives]
// 
IBUFDS edin_buf( 
   .I  (rx_elink_p), 
   .IB (rx_elink_n), 
   .O  (rx_elink1bit)
); 

// define the output rx Signal
// 
ISERDESE2 #("SDR",2,"FALSE","FALSE",1'b0,1'b0,1'b0,1'b0,"NETWORKING","NONE",1,"FALSE","MASTER",1'b0,1'b0,1'b0,1'b0)
ISERDESE2_inst( 
   .BITSLIP(en_value),
   .CE1(en_value),
   .CE2(en_value),
   .CLK(clk_80),
   .CLKDIV(clk),
   .CLKDIVP(def_value),
   .DDLY(def_value),
   .DYNCLKDIVSEL(def_value),
   .DYNCLKSEL(def_value),
   .OCLK(def_value),
   .OCLKB(def_value),
   .OFB(def_value),
   .Q2(rx_elink2bit[0]),
   .RST(reset),
   .SHIFTIN1(def_value),
   .SHIFTIN2(def_value),
   .D(rx_elink1bit),
   .Q1(rx_elink2bit[1]),
   .CLKB(!clk_80)
); 

// brign the differential signals
// 
OBUFDS edout_buf( 
   .I  (tx_elink1bit), 
   .O  (tx_elink_p), 
   .OB (tx_elink_n)
); 

// define the output tx Signal
// 
OSERDESE2 #("SDR","SDR",2,1'b0,1'b0,"MASTER",1'b0,1'b0,"FALSE","FALSE",1'b1)
OSERDESE2_inst( 
   .CLK       (clk_80), 
   .CLKDIV    (clk), 
   .D1        (tx_elink2bit[0]), 
   .D2        (tx_elink2bit[1]), 
   .D4        (def_value), 
   .D5        (def_value), 
   .D6        (def_value), 
   .D7        (def_value), 
   .D8        (def_value), 
   .OFB       (), 
   .RST       (reset), 
   .SHIFTIN1  (def_value), 
   .SHIFTIN2  (def_value), 
   .SHIFTOUT2 (), 
   .T1        (def_value), 
   .T2        (def_value), 
   .T3        (def_value), 
   .T4        (def_value), 
   .TBYTEIN   (def_value), 
   .TCE       (def_value), 
   .TFB       (), 
   .D3        (def_value), 
   .OCE       (en_value), 
   .OQ        (tx_elink1bit), 
   .SHIFTOUT1 (), 
   .TBYTEOUT  (), 
   .TQ        ()
); 


endmodule // select_io_module

