$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module basic_memory_interface_testbench $end
  $scope module DESIGN_INSTANCE_NAME $end
   $var wire 1 # clock $end
   $scope module mem_if $end
    $var wire 8 % address [7:0] $end
    $var wire 8 & write_data [7:0] $end
    $var wire 8 ' read_data [7:0] $end
    $var wire 1 ( write_enable $end
    $var wire 1 ) read_enable $end
    $var wire 1 # clock $end
   $upscope $end
   $scope module controller_inst $end
    $scope module mem_if $end
     $var wire 8 % address [7:0] $end
     $var wire 8 & write_data [7:0] $end
     $var wire 8 ' read_data [7:0] $end
     $var wire 1 ( write_enable $end
     $var wire 1 ) read_enable $end
     $var wire 1 # clock $end
    $upscope $end
   $upscope $end
   $scope module memory_inst $end
    $scope module mem_if $end
     $var wire 8 % address [7:0] $end
     $var wire 8 & write_data [7:0] $end
     $var wire 8 ' read_data [7:0] $end
     $var wire 1 ( write_enable $end
     $var wire 1 ) read_enable $end
     $var wire 1 # clock $end
    $upscope $end
    $scope module unnamedblk1 $end
     $var wire 32 $ i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000100000000 $
b00000000 %
b00000000 &
b00000000 '
0(
0)
#5
1#
#10
0#
b00010000 %
b10101010 &
1(
#15
1#
#20
0#
0(
#25
1#
#30
0#
b10101010 '
1)
#35
1#
#40
0#
b00000000 '
0)
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
