# Cortex-M0 Core Configuration
# Ultra-low-power ARM Cortex-M with 3-stage pipeline

name = "cortex-m0"

[pipeline]
stages = 3
pipeline_type = "inorder"

# No caches on Cortex-M0
[cache]

[memory]
load_buffer_size = 2
store_buffer_size = 2

[memory.memory_latency]
type = "fixed"
cycles = 1
