// Seed: 196651612
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(id_2, 1);
  initial begin
    $display(id_1, 1, (1), 1 == id_2 + id_2, 1);
    assume (1'b0 * 1 - 1);
  end
endmodule
module module_1 (
    input wor module_1
);
  id_2(
      id_3, 1, id_3, id_0 & id_3 & id_0, id_3
  ); id_4(
      .id_0(1), .id_1(1'b0)
  );
  wire id_5;
  wire id_6;
  module_0();
  wire id_7 = id_5;
endmodule
