INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/ip/BRAM2/sim/BRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Bextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/src/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/ForwardingControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/I_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Iextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/lab2/LatencyMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LatencyMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/imports/src/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Sextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/Uextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/alu1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/iLatencyMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iLatencyMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/mem_valid_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_valid_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/stallControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stallControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sources_1/new/trans_addrCSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_addrCSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/2-lab2/2-lab1/2-lab1.srcs/sim_1/imports/test_bench/Core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2-lab2/2-lab1/2-lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
