In archive target/thumbv8m.main-none-eabihf/release/libmicrodsp_demo.a:

microdsp_demo-0981aaac22b95f9d.microdsp_demo.aa2559d0-cgu.7.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_alloc_error_handler:

00000000 <__rust_alloc_error_handler>:
   0:	f7ff fffe 	bl	0 <__rust_alloc_error_handler>
   4:	defe      	udf	#254	; 0xfe

Disassembly of section .text.alloc::raw_vec::capacity_overflow:

00000000 <alloc::raw_vec::capacity_overflow>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <alloc::raw_vec::capacity_overflow>
   8:	defe      	udf	#254	; 0xfe

Disassembly of section .text.unlikely.alloc::alloc::handle_alloc_error:

00000000 <alloc::alloc::handle_alloc_error>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <alloc::alloc::handle_alloc_error>
   8:	defe      	udf	#254	; 0xfe

Disassembly of section .text.alloc::alloc::handle_alloc_error::rt_error:

00000000 <alloc::alloc::handle_alloc_error::rt_error>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <alloc::alloc::handle_alloc_error::rt_error>
   8:	defe      	udf	#254	; 0xfe

Disassembly of section .text.__rdl_oom:

00000000 <__rdl_oom>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <__rdl_oom>
   8:	defe      	udf	#254	; 0xfe

Disassembly of section .text.unlikely.core::panicking::panic_fmt:

00000000 <core::panicking::panic_fmt>:
   0:	e7fe      	b.n	0 <core::panicking::panic_fmt>

Disassembly of section .text.unlikely.core::panicking::panic_bounds_check:

00000000 <core::panicking::panic_bounds_check>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <core::panicking::panic_bounds_check>
   8:	defe      	udf	#254	; 0xfe

Disassembly of section .text.unlikely.core::panicking::panic:

00000000 <core::panicking::panic>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <core::panicking::panic>
   8:	defe      	udf	#254	; 0xfe

Disassembly of section .text.__aeabi_unwind_cpp_pr0:

00000000 <__aeabi_unwind_cpp_pr0>:
   0:	e7fe      	b.n	0 <__aeabi_unwind_cpp_pr0>

Disassembly of section .text.demo_app_create:

00000000 <demo_app_create>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	ed2d 8b02 	vpush	{d8}
   c:	2001      	movs	r0, #1
   e:	2128      	movs	r1, #40	; 0x28
  10:	eeb0 8a40 	vmov.f32	s16, s0
  14:	f7ff fffe 	bl	0 <calloc>
  18:	2800      	cmp	r0, #0
  1a:	d07a      	beq.n	112 <demo_app_create+0x112>
  1c:	4680      	mov	r8, r0
  1e:	2001      	movs	r0, #1
  20:	2150      	movs	r1, #80	; 0x50
  22:	f7ff fffe 	bl	0 <calloc>
  26:	2800      	cmp	r0, #0
  28:	d077      	beq.n	11a <demo_app_create+0x11a>
  2a:	4681      	mov	r9, r0
  2c:	2001      	movs	r0, #1
  2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  32:	f7ff fffe 	bl	0 <calloc>
  36:	2800      	cmp	r0, #0
  38:	d073      	beq.n	122 <demo_app_create+0x122>
  3a:	f247 1500 	movw	r5, #28928	; 0x7100
  3e:	4606      	mov	r6, r0
  40:	f2c0 0502 	movt	r5, #2
  44:	2001      	movs	r0, #1
  46:	4629      	mov	r1, r5
  48:	f7ff fffe 	bl	0 <calloc>
  4c:	2800      	cmp	r0, #0
  4e:	d06d      	beq.n	12c <demo_app_create+0x12c>
  50:	4604      	mov	r4, r0
  52:	2010      	movs	r0, #16
  54:	f7ff fffe 	bl	0 <malloc>
  58:	2800      	cmp	r0, #0
  5a:	d06b      	beq.n	134 <demo_app_create+0x134>
  5c:	4605      	mov	r5, r0
  5e:	206c      	movs	r0, #108	; 0x6c
  60:	f7ff fffe 	bl	0 <malloc>
  64:	2800      	cmp	r0, #0
  66:	bf1f      	itttt	ne
  68:	eeb7 0a00 	vmovne.f32	s0, #112	; 0x3f800000  1.0
  6c:	ed9f 1a33 	vldrne	s2, [pc, #204]	; 13c <demo_app_create+0x13c>
  70:	2100      	movne	r1, #0
  72:	ee80 0a08 	vdivne.f32	s0, s0, s16
  76:	bf1f      	itttt	ne
  78:	f880 106a 	strbne.w	r1, [r0, #106]	; 0x6a
  7c:	2202      	movne	r2, #2
  7e:	f8a0 2068 	strhne.w	r2, [r0, #104]	; 0x68
  82:	6641      	strne	r1, [r0, #100]	; 0x64
  84:	bf1f      	itttt	ne
  86:	f04f 0c10 	movne.w	ip, #16
  8a:	f649 4340 	movwne	r3, #40000	; 0x9c40
  8e:	f44f 7200 	movne.w	r2, #512	; 0x200
  92:	e9c0 2611 	strdne	r2, r6, [r0, #68]	; 0x44
  96:	bf1f      	itttt	ne
  98:	f100 0e4c 	addne.w	lr, r0, #76	; 0x4c
  9c:	e88e 001c 	stmiane.w	lr, {r2, r3, r4}
  a0:	e9c0 3c16 	strdne	r3, ip, [r0, #88]	; 0x58
  a4:	6605      	strne	r5, [r0, #96]	; 0x60
  a6:	bf1f      	itttt	ne
  a8:	2200      	movne	r2, #0
  aa:	f6cb 7280 	movtne	r2, #49024	; 0xbf80
  ae:	63c2      	strne	r2, [r0, #60]	; 0x3c
  b0:	6302      	strne	r2, [r0, #48]	; 0x30
  b2:	bf1f      	itttt	ne
  b4:	2214      	movne	r2, #20
  b6:	e9c0 9208 	strdne	r9, r2, [r0, #32]
  ba:	6281      	strne	r1, [r0, #40]	; 0x28
  bc:	230a      	movne	r3, #10
  be:	bf1f      	itttt	ne
  c0:	ee30 2a00 	vaddne.f32	s4, s0, s0
  c4:	ee20 1a01 	vmulne.f32	s2, s0, s2
  c8:	f24b 7617 	movwne	r6, #46871	; 0xb717
  cc:	f6c3 06d1 	movtne	r6, #14545	; 0x38d1
  d0:	bf1f      	itttt	ne
  d2:	f64c 45cd 	movwne	r5, #52429	; 0xcccd
  d6:	f6c3 55cc 	movtne	r5, #15820	; 0x3dcc
  da:	e9c0 5100 	strdne	r5, r1, [r0]
  de:	e9c0 6102 	strdne	r6, r1, [r0, #8]
  e2:	bf1f      	itttt	ne
  e4:	e9c0 3804 	strdne	r3, r8, [r0, #16]
  e8:	e9c0 3206 	strdne	r3, r2, [r0, #24]
  ec:	ed80 0a10 	vstrne	s0, [r0, #64]	; 0x40
  f0:	ed80 0a0d 	vstrne	s0, [r0, #52]	; 0x34
  f4:	bf1f      	itttt	ne
  f6:	ed80 2a0e 	vstrne	s4, [r0, #56]	; 0x38
  fa:	ed80 1a0b 	vstrne	s2, [r0, #44]	; 0x2c
  fe:	ecbd 8b02 	vpopne	{d8}
 102:	e8bd 0b00 	ldmiane.w	sp!, {r8, r9, fp}
 106:	bf18      	it	ne
 108:	bdf0      	popne	{r4, r5, r6, r7, pc}
 10a:	206c      	movs	r0, #108	; 0x6c
 10c:	f7ff fffe 	bl	0 <demo_app_create>
 110:	defe      	udf	#254	; 0xfe
 112:	2028      	movs	r0, #40	; 0x28
 114:	f7ff fffe 	bl	0 <demo_app_create>
 118:	defe      	udf	#254	; 0xfe
 11a:	2050      	movs	r0, #80	; 0x50
 11c:	f7ff fffe 	bl	0 <demo_app_create>
 120:	defe      	udf	#254	; 0xfe
 122:	f44f 6000 	mov.w	r0, #2048	; 0x800
 126:	f7ff fffe 	bl	0 <demo_app_create>
 12a:	defe      	udf	#254	; 0xfe
 12c:	4628      	mov	r0, r5
 12e:	f7ff fffe 	bl	0 <demo_app_create>
 132:	defe      	udf	#254	; 0xfe
 134:	2010      	movs	r0, #16
 136:	f7ff fffe 	bl	0 <demo_app_create>
 13a:	defe      	udf	#254	; 0xfe
 13c:	445c0000 	.word	0x445c0000

Disassembly of section .text.demo_app_process:

00000000 <demo_app_process>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	ed2d 8b04 	vpush	{d8-d9}
   e:	b086      	sub	sp, #24
  10:	4686      	mov	lr, r0
  12:	2000      	movs	r0, #0
  14:	ebb0 2f53 	cmp.w	r0, r3, lsr #9
  18:	f040 83c8 	bne.w	7ac <demo_app_process+0x7ac>
  1c:	f89e 006a 	ldrb.w	r0, [lr, #106]	; 0x6a
  20:	4615      	mov	r5, r2
  22:	2800      	cmp	r0, #0
  24:	bf18      	it	ne
  26:	2b00      	cmpne	r3, #0
  28:	f000 8212 	beq.w	450 <demo_app_process+0x450>
  2c:	1e58      	subs	r0, r3, #1
  2e:	ed9e 2a0c 	vldr	s4, [lr, #48]	; 0x30
  32:	ed9e 0a0d 	vldr	s0, [lr, #52]	; 0x34
  36:	f013 0203 	ands.w	r2, r3, #3
  3a:	ed9e 1a0e 	vldr	s2, [lr, #56]	; 0x38
  3e:	f020 4040 	bic.w	r0, r0, #3221225472	; 0xc0000000
  42:	ed9e 3a0f 	vldr	s6, [lr, #60]	; 0x3c
  46:	d052      	beq.n	ee <demo_app_process+0xee>
  48:	eeb0 6a43 	vmov.f32	s12, s6
  4c:	eddf 0a4f 	vldr	s1, [pc, #316]	; 18c <demo_app_process+0x18c>
  50:	eeb5 3a40 	vcmp.f32	s6, #0.0
  54:	eeb1 4a43 	vneg.f32	s8, s6
  58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  5c:	bf48      	it	mi
  5e:	eeb0 4a43 	vmovmi.f32	s8, s6
  62:	eeb1 5a00 	vmov.f32	s10, #16	; 0x40800000  4.0
  66:	eeb5 2a40 	vcmp.f32	s4, #0.0
  6a:	eef1 1a42 	vneg.f32	s3, s4
  6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  72:	ee03 6a04 	vmla.f32	s12, s6, s8
  76:	bf48      	it	mi
  78:	eef0 1a42 	vmovmi.f32	s3, s4
  7c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
  80:	edd1 3a00 	vldr	s7, [r1]
  84:	ee33 3a01 	vadd.f32	s6, s6, s2
  88:	ee26 7a05 	vmul.f32	s14, s12, s10
  8c:	ed9f 6a40 	vldr	s12, [pc, #256]	; 190 <demo_app_process+0x190>
  90:	eef0 2a44 	vmov.f32	s5, s8
  94:	eeb4 3a44 	vcmp.f32	s6, s8
  98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  9c:	ee47 2a46 	vmls.f32	s5, s14, s12
  a0:	ee22 7aa0 	vmul.f32	s14, s5, s1
  a4:	eef0 2a42 	vmov.f32	s5, s4
  a8:	ee37 7a07 	vadd.f32	s14, s14, s14
  ac:	ee42 2a21 	vmla.f32	s5, s4, s3
  b0:	ee60 1a07 	vmul.f32	s3, s0, s14
  b4:	ee62 2a85 	vmul.f32	s5, s5, s10
  b8:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
  bc:	ee32 2a21 	vadd.f32	s4, s4, s3
  c0:	ee42 3ac6 	vmls.f32	s7, s5, s12
  c4:	ee73 2a07 	vadd.f32	s5, s6, s14
  c8:	eeb4 2a44 	vcmp.f32	s4, s8
  cc:	fe32 3a83 	vselgt.f32	s6, s5, s6
  d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  d4:	ee72 2a07 	vadd.f32	s5, s4, s14
  d8:	edc1 3a00 	vstr	s7, [r1]
  dc:	fe32 2a82 	vselgt.f32	s4, s5, s4
  e0:	2a01      	cmp	r2, #1
  e2:	d109      	bne.n	f8 <demo_app_process+0xf8>
  e4:	1d0a      	adds	r2, r1, #4
  e6:	2803      	cmp	r0, #3
  e8:	f080 809b 	bcs.w	222 <demo_app_process+0x222>
  ec:	e1aa      	b.n	444 <demo_app_process+0x444>
  ee:	460a      	mov	r2, r1
  f0:	2803      	cmp	r0, #3
  f2:	f080 8096 	bcs.w	222 <demo_app_process+0x222>
  f6:	e1a5      	b.n	444 <demo_app_process+0x444>
  f8:	eef0 2a43 	vmov.f32	s5, s6
  fc:	eeb5 3a40 	vcmp.f32	s6, #0.0
 100:	eef1 1a43 	vneg.f32	s3, s6
 104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 108:	bf48      	it	mi
 10a:	eef0 1a43 	vmovmi.f32	s3, s6
 10e:	eef0 3a44 	vmov.f32	s7, s8
 112:	eeb5 2a40 	vcmp.f32	s4, #0.0
 116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 11a:	ee43 2a21 	vmla.f32	s5, s6, s3
 11e:	ee33 3a01 	vadd.f32	s6, s6, s2
 122:	ee62 1a85 	vmul.f32	s3, s5, s10
 126:	eef1 2a42 	vneg.f32	s5, s4
 12a:	bf48      	it	mi
 12c:	eef0 2a42 	vmovmi.f32	s5, s4
 130:	eeb4 3a44 	vcmp.f32	s6, s8
 134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 138:	ee41 3ac6 	vmls.f32	s7, s3, s12
 13c:	ee63 1aa0 	vmul.f32	s3, s7, s1
 140:	eef0 3a42 	vmov.f32	s7, s4
 144:	ee71 1aa1 	vadd.f32	s3, s3, s3
 148:	ee42 3a22 	vmla.f32	s7, s4, s5
 14c:	ee60 1a21 	vmul.f32	s3, s0, s3
 150:	ee63 2a85 	vmul.f32	s5, s7, s10
 154:	edd1 3a01 	vldr	s7, [r1, #4]
 158:	ee32 2a21 	vadd.f32	s4, s4, s3
 15c:	ee42 3ac6 	vmls.f32	s7, s5, s12
 160:	ee73 2a07 	vadd.f32	s5, s6, s14
 164:	fe32 3a83 	vselgt.f32	s6, s5, s6
 168:	eeb4 2a44 	vcmp.f32	s4, s8
 16c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 170:	ee72 2a07 	vadd.f32	s5, s4, s14
 174:	edc1 3a01 	vstr	s7, [r1, #4]
 178:	fe32 2a82 	vselgt.f32	s4, s5, s4
 17c:	2a02      	cmp	r2, #2
 17e:	d109      	bne.n	194 <demo_app_process+0x194>
 180:	f101 0208 	add.w	r2, r1, #8
 184:	2803      	cmp	r0, #3
 186:	d24c      	bcs.n	222 <demo_app_process+0x222>
 188:	e15c      	b.n	444 <demo_app_process+0x444>
 18a:	bf00      	nop
 18c:	43dc0000 	.word	0x43dc0000
 190:	3dcccccd 	.word	0x3dcccccd
 194:	eef0 2a43 	vmov.f32	s5, s6
 198:	f101 020c 	add.w	r2, r1, #12
 19c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 1a0:	eef1 1a43 	vneg.f32	s3, s6
 1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1a8:	bf48      	it	mi
 1aa:	eef0 1a43 	vmovmi.f32	s3, s6
 1ae:	eef0 3a44 	vmov.f32	s7, s8
 1b2:	eeb5 2a40 	vcmp.f32	s4, #0.0
 1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1ba:	ee43 2a21 	vmla.f32	s5, s6, s3
 1be:	ee33 3a01 	vadd.f32	s6, s6, s2
 1c2:	ee62 1a85 	vmul.f32	s3, s5, s10
 1c6:	eef1 2a42 	vneg.f32	s5, s4
 1ca:	bf48      	it	mi
 1cc:	eef0 2a42 	vmovmi.f32	s5, s4
 1d0:	eeb4 3a44 	vcmp.f32	s6, s8
 1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1d8:	ee41 3ac6 	vmls.f32	s7, s3, s12
 1dc:	eef0 1a42 	vmov.f32	s3, s4
 1e0:	ee63 0aa0 	vmul.f32	s1, s7, s1
 1e4:	ee42 1a22 	vmla.f32	s3, s4, s5
 1e8:	ee70 0aa0 	vadd.f32	s1, s1, s1
 1ec:	ee21 5a85 	vmul.f32	s10, s3, s10
 1f0:	ee60 1a20 	vmul.f32	s3, s0, s1
 1f4:	edd1 0a02 	vldr	s1, [r1, #8]
 1f8:	ee45 0a46 	vmls.f32	s1, s10, s12
 1fc:	ee33 5a07 	vadd.f32	s10, s6, s14
 200:	fe35 3a03 	vselgt.f32	s6, s10, s6
 204:	ee32 2a21 	vadd.f32	s4, s4, s3
 208:	edc1 0a02 	vstr	s1, [r1, #8]
 20c:	eeb4 2a44 	vcmp.f32	s4, s8
 210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 214:	ee32 5a07 	vadd.f32	s10, s4, s14
 218:	fe35 2a02 	vselgt.f32	s4, s10, s4
 21c:	2803      	cmp	r0, #3
 21e:	f0c0 8111 	bcc.w	444 <demo_app_process+0x444>
 222:	eeb8 4a00 	vmov.f32	s8, #128	; 0xc0000000 -2.0
 226:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 22a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 22e:	f1a2 0610 	sub.w	r6, r2, #16
 232:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 236:	ed1f 7a2a 	vldr	s14, [pc, #-168]	; 190 <demo_app_process+0x190>
 23a:	ed5f 0a2c 	vldr	s1, [pc, #-176]	; 18c <demo_app_process+0x18c>
 23e:	ee73 1a01 	vadd.f32	s3, s6, s2
 242:	f106 0220 	add.w	r2, r6, #32
 246:	eeb5 3a40 	vcmp.f32	s6, #0.0
 24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 24e:	eef1 2a43 	vneg.f32	s5, s6
 252:	bf48      	it	mi
 254:	eef0 2a43 	vmovmi.f32	s5, s6
 258:	ee03 3a22 	vmla.f32	s6, s6, s5
 25c:	eef0 5a42 	vmov.f32	s11, s4
 260:	eeb0 8a45 	vmov.f32	s16, s10
 264:	eef4 1a45 	vcmp.f32	s3, s10
 268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 26c:	ee71 3a84 	vadd.f32	s7, s3, s8
 270:	ee23 3a06 	vmul.f32	s6, s6, s12
 274:	fe73 1aa1 	vselgt.f32	s3, s7, s3
 278:	ee71 3a81 	vadd.f32	s7, s3, s2
 27c:	eef5 1a40 	vcmp.f32	s3, #0.0
 280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 284:	eef1 4a61 	vneg.f32	s9, s3
 288:	bf48      	it	mi
 28a:	eef0 4a61 	vmovmi.f32	s9, s3
 28e:	ee41 1aa4 	vmla.f32	s3, s3, s9
 292:	eef0 4a45 	vmov.f32	s9, s10
 296:	eef4 3a45 	vcmp.f32	s7, s10
 29a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 29e:	ee73 2a84 	vadd.f32	s5, s7, s8
 2a2:	ee43 4a47 	vmls.f32	s9, s6, s14
 2a6:	ee21 3a86 	vmul.f32	s6, s3, s12
 2aa:	ee64 1aa0 	vmul.f32	s3, s9, s1
 2ae:	ee71 1aa1 	vadd.f32	s3, s3, s3
 2b2:	fe72 2aa3 	vselgt.f32	s5, s5, s7
 2b6:	ee72 4a81 	vadd.f32	s9, s5, s2
 2ba:	eef5 2a40 	vcmp.f32	s5, #0.0
 2be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 2c2:	eef1 3a62 	vneg.f32	s7, s5
 2c6:	bf48      	it	mi
 2c8:	eef0 3a62 	vmovmi.f32	s7, s5
 2cc:	ee42 2aa3 	vmla.f32	s5, s5, s7
 2d0:	eef0 3a45 	vmov.f32	s7, s10
 2d4:	ee40 5a21 	vmla.f32	s11, s0, s3
 2d8:	eef4 4a45 	vcmp.f32	s9, s10
 2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 2e0:	ee43 3a47 	vmls.f32	s7, s6, s14
 2e4:	ee34 3a84 	vadd.f32	s6, s9, s8
 2e8:	ee62 2a86 	vmul.f32	s5, s5, s12
 2ec:	ee63 3aa0 	vmul.f32	s7, s7, s1
 2f0:	ee73 1aa3 	vadd.f32	s3, s7, s7
 2f4:	fe33 3a24 	vselgt.f32	s6, s6, s9
 2f8:	eef0 4a45 	vmov.f32	s9, s10
 2fc:	eeb5 3a40 	vcmp.f32	s6, #0.0
 300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 304:	eef4 5a45 	vcmp.f32	s11, s10
 308:	ee42 4ac7 	vmls.f32	s9, s5, s14
 30c:	eef1 2a43 	vneg.f32	s5, s6
 310:	bf48      	it	mi
 312:	eef0 2a43 	vmovmi.f32	s5, s6
 316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 31a:	ee64 3aa0 	vmul.f32	s7, s9, s1
 31e:	ee75 4a84 	vadd.f32	s9, s11, s8
 322:	fe74 4aa5 	vselgt.f32	s9, s9, s11
 326:	eef0 5a64 	vmov.f32	s11, s9
 32a:	ee40 5a21 	vmla.f32	s11, s0, s3
 32e:	ee73 1aa3 	vadd.f32	s3, s7, s7
 332:	eef0 3a43 	vmov.f32	s7, s6
 336:	eef4 5a45 	vcmp.f32	s11, s10
 33a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 33e:	ee43 3a22 	vmla.f32	s7, s6, s5
 342:	ee75 2a84 	vadd.f32	s5, s11, s8
 346:	fe72 2aa5 	vselgt.f32	s5, s5, s11
 34a:	eef0 5a62 	vmov.f32	s11, s5
 34e:	eef1 6a62 	vneg.f32	s13, s5
 352:	ee40 5a21 	vmla.f32	s11, s0, s3
 356:	ee63 1a86 	vmul.f32	s3, s7, s12
 35a:	eef1 3a42 	vneg.f32	s7, s4
 35e:	eef4 5a45 	vcmp.f32	s11, s10
 362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 366:	ee75 7a84 	vadd.f32	s15, s11, s8
 36a:	eeb5 2a40 	vcmp.f32	s4, #0.0
 36e:	ee01 8ac7 	vmls.f32	s16, s3, s14
 372:	eef1 1a64 	vneg.f32	s3, s9
 376:	ee28 8a20 	vmul.f32	s16, s16, s1
 37a:	fe77 5aa5 	vselgt.f32	s11, s15, s11
 37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 382:	eef5 2a40 	vcmp.f32	s5, #0.0
 386:	bf48      	it	mi
 388:	eef0 3a42 	vmovmi.f32	s7, s4
 38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 390:	bf48      	it	mi
 392:	eef0 6a62 	vmovmi.f32	s13, s5
 396:	ee02 2a23 	vmla.f32	s4, s4, s7
 39a:	ee42 2aa6 	vmla.f32	s5, s5, s13
 39e:	eef0 6a65 	vmov.f32	s13, s11
 3a2:	eef5 4a40 	vcmp.f32	s9, #0.0
 3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 3aa:	eef1 7a65 	vneg.f32	s15, s11
 3ae:	eef5 5a40 	vcmp.f32	s11, #0.0
 3b2:	bf48      	it	mi
 3b4:	eef0 1a64 	vmovmi.f32	s3, s9
 3b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 3bc:	bf48      	it	mi
 3be:	eef0 7a65 	vmovmi.f32	s15, s11
 3c2:	ee78 3a08 	vadd.f32	s7, s16, s16
 3c6:	ed96 8a06 	vldr	s16, [r6, #24]
 3ca:	ee44 4aa1 	vmla.f32	s9, s9, s3
 3ce:	ed96 9a07 	vldr	s18, [r6, #28]
 3d2:	ee45 6aa7 	vmla.f32	s13, s11, s15
 3d6:	edd6 7a05 	vldr	s15, [r6, #20]
 3da:	ee22 2a06 	vmul.f32	s4, s4, s12
 3de:	ee62 2a86 	vmul.f32	s5, s5, s12
 3e2:	ee60 1a23 	vmul.f32	s3, s0, s7
 3e6:	ee64 3a86 	vmul.f32	s7, s9, s12
 3ea:	ee66 4a86 	vmul.f32	s9, s13, s12
 3ee:	edd6 6a04 	vldr	s13, [r6, #16]
 3f2:	ee42 6a47 	vmls.f32	s13, s4, s14
 3f6:	ee02 8ac7 	vmls.f32	s16, s5, s14
 3fa:	ee33 2a01 	vadd.f32	s4, s6, s2
 3fe:	ee75 2aa1 	vadd.f32	s5, s11, s3
 402:	ee43 7ac7 	vmls.f32	s15, s7, s14
 406:	edc6 6a04 	vstr	s13, [r6, #16]
 40a:	ee04 9ac7 	vmls.f32	s18, s9, s14
 40e:	ed86 8a06 	vstr	s16, [r6, #24]
 412:	eeb4 2a45 	vcmp.f32	s4, s10
 416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 41a:	ee32 3a04 	vadd.f32	s6, s4, s8
 41e:	eef4 2a45 	vcmp.f32	s5, s10
 422:	edc6 7a05 	vstr	s15, [r6, #20]
 426:	ed86 9a07 	vstr	s18, [r6, #28]
 42a:	f106 0610 	add.w	r6, r6, #16
 42e:	fe33 3a02 	vselgt.f32	s6, s6, s4
 432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 436:	ee32 2a84 	vadd.f32	s4, s5, s8
 43a:	fe32 2a22 	vselgt.f32	s4, s4, s5
 43e:	4282      	cmp	r2, r0
 440:	f47f aefd 	bne.w	23e <demo_app_process+0x23e>
 444:	edce 1a0b 	vstr	s3, [lr, #44]	; 0x2c
 448:	ed8e 2a0c 	vstr	s4, [lr, #48]	; 0x30
 44c:	ed8e 3a0f 	vstr	s6, [lr, #60]	; 0x3c
 450:	f89e 0068 	ldrb.w	r0, [lr, #104]	; 0x68
 454:	9100      	str	r1, [sp, #0]
 456:	2800      	cmp	r0, #0
 458:	9301      	str	r3, [sp, #4]
 45a:	f000 80c2 	beq.w	5e2 <demo_app_process+0x5e2>
 45e:	2801      	cmp	r0, #1
 460:	f040 8145 	bne.w	6ee <demo_app_process+0x6ee>
 464:	f89e 0069 	ldrb.w	r0, [lr, #105]	; 0x69
 468:	f8cd e014 	str.w	lr, [sp, #20]
 46c:	2800      	cmp	r0, #0
 46e:	f000 80db 	beq.w	628 <demo_app_process+0x628>
 472:	f8de 0048 	ldr.w	r0, [lr, #72]	; 0x48
 476:	2300      	movs	r3, #0
 478:	9003      	str	r0, [sp, #12]
 47a:	ed9f 0ad0 	vldr	s0, [pc, #832]	; 7bc <demo_app_process+0x7bc>
 47e:	f8de 104c 	ldr.w	r1, [lr, #76]	; 0x4c
 482:	9801      	ldr	r0, [sp, #4]
 484:	4288      	cmp	r0, r1
 486:	bf38      	it	cc
 488:	4601      	movcc	r1, r0
 48a:	9104      	str	r1, [sp, #16]
 48c:	9502      	str	r5, [sp, #8]
 48e:	9804      	ldr	r0, [sp, #16]
 490:	4283      	cmp	r3, r0
 492:	f000 8109 	beq.w	6a8 <demo_app_process+0x6a8>
 496:	f8de b00c 	ldr.w	fp, [lr, #12]
 49a:	f8de 6018 	ldr.w	r6, [lr, #24]
 49e:	45b3      	cmp	fp, r6
 4a0:	f080 8174 	bcs.w	78c <demo_app_process+0x78c>
 4a4:	f8de 1024 	ldr.w	r1, [lr, #36]	; 0x24
 4a8:	458b      	cmp	fp, r1
 4aa:	f080 816b 	bcs.w	784 <demo_app_process+0x784>
 4ae:	eb05 0083 	add.w	r0, r5, r3, lsl #2
 4b2:	f8de c020 	ldr.w	ip, [lr, #32]
 4b6:	eb06 020b 	add.w	r2, r6, fp
 4ba:	ed90 2a00 	vldr	s4, [r0]
 4be:	428a      	cmp	r2, r1
 4c0:	9803      	ldr	r0, [sp, #12]
 4c2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 4c6:	ed90 3a00 	vldr	s6, [r0]
 4ca:	eb0c 008b 	add.w	r0, ip, fp, lsl #2
 4ce:	ed80 3a00 	vstr	s6, [r0]
 4d2:	f080 8153 	bcs.w	77c <demo_app_process+0x77c>
 4d6:	ed9e 1a01 	vldr	s2, [lr, #4]
 4da:	eb0c 0082 	add.w	r0, ip, r2, lsl #2
 4de:	ee03 1a03 	vmla.f32	s2, s6, s6
 4e2:	f8de a014 	ldr.w	sl, [lr, #20]
 4e6:	ed80 3a00 	vstr	s6, [r0]
 4ea:	eeb0 3a40 	vmov.f32	s6, s0
 4ee:	ea4f 0986 	mov.w	r9, r6, lsl #2
 4f2:	eb0c 0281 	add.w	r2, ip, r1, lsl #2
 4f6:	46c8      	mov	r8, r9
 4f8:	4664      	mov	r4, ip
 4fa:	4658      	mov	r0, fp
 4fc:	ed8e 1a01 	vstr	s2, [lr, #4]
 500:	46d6      	mov	lr, sl
 502:	e00f      	b.n	524 <demo_app_process+0x524>
 504:	4294      	cmp	r4, r2
 506:	d016      	beq.n	536 <demo_app_process+0x536>
 508:	ecb4 5a01 	vldmia	r4!, {s10}
 50c:	f10e 0504 	add.w	r5, lr, #4
 510:	f1b8 0804 	subs.w	r8, r8, #4
 514:	f04f 0000 	mov.w	r0, #0
 518:	ed9e 4a00 	vldr	s8, [lr]
 51c:	46ae      	mov	lr, r5
 51e:	ee05 3a04 	vmla.f32	s6, s10, s8
 522:	d008      	beq.n	536 <demo_app_process+0x536>
 524:	2800      	cmp	r0, #0
 526:	d0ed      	beq.n	504 <demo_app_process+0x504>
 528:	1b15      	subs	r5, r2, r4
 52a:	ebb0 0f95 	cmp.w	r0, r5, lsr #2
 52e:	d202      	bcs.n	536 <demo_app_process+0x536>
 530:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 534:	e7e8      	b.n	508 <demo_app_process+0x508>
 536:	ee32 2a43 	vsub.f32	s4, s4, s6
 53a:	f8dd e014 	ldr.w	lr, [sp, #20]
 53e:	4658      	mov	r0, fp
 540:	4664      	mov	r4, ip
 542:	ed9e 3a00 	vldr	s6, [lr]
 546:	ed9e 4a02 	vldr	s8, [lr, #8]
 54a:	ee31 4a04 	vadd.f32	s8, s2, s8
 54e:	ee22 3a03 	vmul.f32	s6, s4, s6
 552:	ee83 3a04 	vdiv.f32	s6, s6, s8
 556:	e011      	b.n	57c <demo_app_process+0x57c>
 558:	4294      	cmp	r4, r2
 55a:	d018      	beq.n	58e <demo_app_process+0x58e>
 55c:	ecb4 4a01 	vldmia	r4!, {s8}
 560:	f10a 0504 	add.w	r5, sl, #4
 564:	f1b9 0904 	subs.w	r9, r9, #4
 568:	f04f 0000 	mov.w	r0, #0
 56c:	ed9a 5a00 	vldr	s10, [sl]
 570:	ee03 5a04 	vmla.f32	s10, s6, s8
 574:	ed8a 5a00 	vstr	s10, [sl]
 578:	46aa      	mov	sl, r5
 57a:	d008      	beq.n	58e <demo_app_process+0x58e>
 57c:	2800      	cmp	r0, #0
 57e:	d0eb      	beq.n	558 <demo_app_process+0x558>
 580:	1b15      	subs	r5, r2, r4
 582:	ebb0 0f95 	cmp.w	r0, r5, lsr #2
 586:	d202      	bcs.n	58e <demo_app_process+0x58e>
 588:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 58c:	e7e6      	b.n	55c <demo_app_process+0x55c>
 58e:	f1bb 0f00 	cmp.w	fp, #0
 592:	bf18      	it	ne
 594:	465e      	movne	r6, fp
 596:	1e70      	subs	r0, r6, #1
 598:	4288      	cmp	r0, r1
 59a:	f080 80f0 	bcs.w	77e <demo_app_process+0x77e>
 59e:	eb0c 0180 	add.w	r1, ip, r0, lsl #2
 5a2:	f8de 2028 	ldr.w	r2, [lr, #40]	; 0x28
 5a6:	f8ce 000c 	str.w	r0, [lr, #12]
 5aa:	ed91 3a00 	vldr	s6, [r1]
 5ae:	f8de 1058 	ldr.w	r1, [lr, #88]	; 0x58
 5b2:	ee03 1a43 	vmls.f32	s2, s6, s6
 5b6:	428a      	cmp	r2, r1
 5b8:	ed8e 1a01 	vstr	s2, [lr, #4]
 5bc:	f080 80de 	bcs.w	77c <demo_app_process+0x77c>
 5c0:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 5c4:	1c51      	adds	r1, r2, #1
 5c6:	9d02      	ldr	r5, [sp, #8]
 5c8:	3301      	adds	r3, #1
 5ca:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 5ce:	f8ce 1028 	str.w	r1, [lr, #40]	; 0x28
 5d2:	ed80 2a00 	vstr	s4, [r0]
 5d6:	f649 4040 	movw	r0, #40000	; 0x9c40
 5da:	4281      	cmp	r1, r0
 5dc:	f47f af57 	bne.w	48e <demo_app_process+0x48e>
 5e0:	e068      	b.n	6b4 <demo_app_process+0x6b4>
 5e2:	2b00      	cmp	r3, #0
 5e4:	f000 8083 	beq.w	6ee <demo_app_process+0x6ee>
 5e8:	9801      	ldr	r0, [sp, #4]
 5ea:	f649 4c3f 	movw	ip, #39999	; 0x9c3f
 5ee:	f8de 6028 	ldr.w	r6, [lr, #40]	; 0x28
 5f2:	e9de 2115 	ldrd	r2, r1, [lr, #84]	; 0x54
 5f6:	9c00      	ldr	r4, [sp, #0]
 5f8:	0083      	lsls	r3, r0, #2
 5fa:	ebb6 000c 	subs.w	r0, r6, ip
 5fe:	bf18      	it	ne
 600:	1c70      	addne	r0, r6, #1
 602:	4288      	cmp	r0, r1
 604:	f080 80b5 	bcs.w	772 <demo_app_process+0x772>
 608:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 60c:	ed94 0a00 	vldr	s0, [r4]
 610:	3b04      	subs	r3, #4
 612:	ed96 1a00 	vldr	s2, [r6]
 616:	4606      	mov	r6, r0
 618:	ee31 0a00 	vadd.f32	s0, s2, s0
 61c:	eca4 0a01 	vstmia	r4!, {s0}
 620:	d1eb      	bne.n	5fa <demo_app_process+0x5fa>
 622:	f8ce 0028 	str.w	r0, [lr, #40]	; 0x28
 626:	e062      	b.n	6ee <demo_app_process+0x6ee>
 628:	9801      	ldr	r0, [sp, #4]
 62a:	2800      	cmp	r0, #0
 62c:	d05f      	beq.n	6ee <demo_app_process+0x6ee>
 62e:	9801      	ldr	r0, [sp, #4]
 630:	f10e 085c 	add.w	r8, lr, #92	; 0x5c
 634:	f649 4640 	movw	r6, #40000	; 0x9c40
 638:	f04f 0a02 	mov.w	sl, #2
 63c:	f04f 0922 	mov.w	r9, #34	; 0x22
 640:	0084      	lsls	r4, r0, #2
 642:	e009      	b.n	658 <demo_app_process+0x658>
 644:	f8de 0060 	ldr.w	r0, [lr, #96]	; 0x60
 648:	f800 9001 	strb.w	r9, [r0, r1]
 64c:	1c48      	adds	r0, r1, #1
 64e:	f8ce 0064 	str.w	r0, [lr, #100]	; 0x64
 652:	3504      	adds	r5, #4
 654:	3c04      	subs	r4, #4
 656:	d04a      	beq.n	6ee <demo_app_process+0x6ee>
 658:	f8de 0028 	ldr.w	r0, [lr, #40]	; 0x28
 65c:	f8de 1058 	ldr.w	r1, [lr, #88]	; 0x58
 660:	4288      	cmp	r0, r1
 662:	f080 808c 	bcs.w	77e <demo_app_process+0x77e>
 666:	f8de 1054 	ldr.w	r1, [lr, #84]	; 0x54
 66a:	682a      	ldr	r2, [r5, #0]
 66c:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
 670:	3001      	adds	r0, #1
 672:	42b0      	cmp	r0, r6
 674:	f8ce 0028 	str.w	r0, [lr, #40]	; 0x28
 678:	d1eb      	bne.n	652 <demo_app_process+0x652>
 67a:	f89e 0068 	ldrb.w	r0, [lr, #104]	; 0x68
 67e:	2801      	cmp	r0, #1
 680:	f040 808c 	bne.w	79c <demo_app_process+0x79c>
 684:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 688:	f88e a068 	strb.w	sl, [lr, #104]	; 0x68
 68c:	290f      	cmp	r1, #15
 68e:	d8e0      	bhi.n	652 <demo_app_process+0x652>
 690:	f8d8 0000 	ldr.w	r0, [r8]
 694:	4281      	cmp	r1, r0
 696:	d1d5      	bne.n	644 <demo_app_process+0x644>
 698:	4640      	mov	r0, r8
 69a:	f7ff fffe 	bl	0 <demo_app_process>
 69e:	f8dd e014 	ldr.w	lr, [sp, #20]
 6a2:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 6a6:	e7cd      	b.n	644 <demo_app_process+0x644>
 6a8:	f8de 0028 	ldr.w	r0, [lr, #40]	; 0x28
 6ac:	f649 4140 	movw	r1, #40000	; 0x9c40
 6b0:	4288      	cmp	r0, r1
 6b2:	d11c      	bne.n	6ee <demo_app_process+0x6ee>
 6b4:	f89e 0068 	ldrb.w	r0, [lr, #104]	; 0x68
 6b8:	2801      	cmp	r0, #1
 6ba:	d16f      	bne.n	79c <demo_app_process+0x79c>
 6bc:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 6c0:	2002      	movs	r0, #2
 6c2:	f88e 0068 	strb.w	r0, [lr, #104]	; 0x68
 6c6:	290f      	cmp	r1, #15
 6c8:	d811      	bhi.n	6ee <demo_app_process+0x6ee>
 6ca:	4670      	mov	r0, lr
 6cc:	f850 2f5c 	ldr.w	r2, [r0, #92]!
 6d0:	4291      	cmp	r1, r2
 6d2:	d105      	bne.n	6e0 <demo_app_process+0x6e0>
 6d4:	f7ff fffe 	bl	0 <demo_app_process>
 6d8:	f8dd e014 	ldr.w	lr, [sp, #20]
 6dc:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 6e0:	f8de 0060 	ldr.w	r0, [lr, #96]	; 0x60
 6e4:	2222      	movs	r2, #34	; 0x22
 6e6:	5442      	strb	r2, [r0, r1]
 6e8:	1c48      	adds	r0, r1, #1
 6ea:	f8ce 0064 	str.w	r0, [lr, #100]	; 0x64
 6ee:	f8de 004c 	ldr.w	r0, [lr, #76]	; 0x4c
 6f2:	9901      	ldr	r1, [sp, #4]
 6f4:	4281      	cmp	r1, r0
 6f6:	bf38      	it	cc
 6f8:	4608      	movcc	r0, r1
 6fa:	9d00      	ldr	r5, [sp, #0]
 6fc:	b390      	cbz	r0, 764 <demo_app_process+0x764>
 6fe:	f8de 1048 	ldr.w	r1, [lr, #72]	; 0x48
 702:	f010 0303 	ands.w	r3, r0, #3
 706:	f1a0 0201 	sub.w	r2, r0, #1
 70a:	d007      	beq.n	71c <demo_app_process+0x71c>
 70c:	682e      	ldr	r6, [r5, #0]
 70e:	2b01      	cmp	r3, #1
 710:	600e      	str	r6, [r1, #0]
 712:	d107      	bne.n	724 <demo_app_process+0x724>
 714:	2301      	movs	r3, #1
 716:	2a03      	cmp	r2, #3
 718:	d211      	bcs.n	73e <demo_app_process+0x73e>
 71a:	e023      	b.n	764 <demo_app_process+0x764>
 71c:	2300      	movs	r3, #0
 71e:	2a03      	cmp	r2, #3
 720:	d20d      	bcs.n	73e <demo_app_process+0x73e>
 722:	e01f      	b.n	764 <demo_app_process+0x764>
 724:	686e      	ldr	r6, [r5, #4]
 726:	2b02      	cmp	r3, #2
 728:	604e      	str	r6, [r1, #4]
 72a:	d103      	bne.n	734 <demo_app_process+0x734>
 72c:	2302      	movs	r3, #2
 72e:	2a03      	cmp	r2, #3
 730:	d205      	bcs.n	73e <demo_app_process+0x73e>
 732:	e017      	b.n	764 <demo_app_process+0x764>
 734:	68ab      	ldr	r3, [r5, #8]
 736:	608b      	str	r3, [r1, #8]
 738:	2303      	movs	r3, #3
 73a:	2a03      	cmp	r2, #3
 73c:	d312      	bcc.n	764 <demo_app_process+0x764>
 73e:	1ac0      	subs	r0, r0, r3
 740:	f06f 020f 	mvn.w	r2, #15
 744:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 748:	18ea      	adds	r2, r5, r3
 74a:	4419      	add	r1, r3
 74c:	f852 3f10 	ldr.w	r3, [r2, #16]!
 750:	3804      	subs	r0, #4
 752:	f841 3f10 	str.w	r3, [r1, #16]!
 756:	6853      	ldr	r3, [r2, #4]
 758:	604b      	str	r3, [r1, #4]
 75a:	6893      	ldr	r3, [r2, #8]
 75c:	608b      	str	r3, [r1, #8]
 75e:	68d3      	ldr	r3, [r2, #12]
 760:	60cb      	str	r3, [r1, #12]
 762:	d1f3      	bne.n	74c <demo_app_process+0x74c>
 764:	b006      	add	sp, #24
 766:	ecbd 8b04 	vpop	{d8-d9}
 76a:	b001      	add	sp, #4
 76c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 772:	f8ce 0028 	str.w	r0, [lr, #40]	; 0x28
 776:	f7ff fffe 	bl	0 <demo_app_process>
 77a:	defe      	udf	#254	; 0xfe
 77c:	4610      	mov	r0, r2
 77e:	f7ff fffe 	bl	0 <demo_app_process>
 782:	defe      	udf	#254	; 0xfe
 784:	4658      	mov	r0, fp
 786:	f7ff fffe 	bl	0 <demo_app_process>
 78a:	defe      	udf	#254	; 0xfe
 78c:	f240 0000 	movw	r0, #0
 790:	2130      	movs	r1, #48	; 0x30
 792:	f2c0 0000 	movt	r0, #0
 796:	f7ff fffe 	bl	0 <demo_app_process>
 79a:	defe      	udf	#254	; 0xfe
 79c:	f240 0000 	movw	r0, #0
 7a0:	2143      	movs	r1, #67	; 0x43
 7a2:	f2c0 0000 	movt	r0, #0
 7a6:	f7ff fffe 	bl	0 <demo_app_process>
 7aa:	defe      	udf	#254	; 0xfe
 7ac:	f240 0000 	movw	r0, #0
 7b0:	212f      	movs	r1, #47	; 0x2f
 7b2:	f2c0 0000 	movt	r0, #0
 7b6:	f7ff fffe 	bl	0 <demo_app_process>
 7ba:	defe      	udf	#254	; 0xfe
 7bc:	00000000 	.word	0x00000000

Disassembly of section .text.demo_app_handle_message:

00000000 <demo_app_handle_message>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4606      	mov	r6, r0
   a:	b2c8      	uxtb	r0, r1
   c:	3804      	subs	r0, #4
   e:	2803      	cmp	r0, #3
  10:	f200 80c0 	bhi.w	194 <demo_app_handle_message+0x194>
  14:	e8df f000 	tbb	[pc, r0]
  18:	452f1802 	.word	0x452f1802
  1c:	f896 006a 	ldrb.w	r0, [r6, #106]	; 0x6a
  20:	2800      	cmp	r0, #0
  22:	d07a      	beq.n	11a <demo_app_handle_message+0x11a>
  24:	6e71      	ldr	r1, [r6, #100]	; 0x64
  26:	2000      	movs	r0, #0
  28:	f886 006a 	strb.w	r0, [r6, #106]	; 0x6a
  2c:	290f      	cmp	r1, #15
  2e:	f200 80b1 	bhi.w	194 <demo_app_handle_message+0x194>
  32:	4630      	mov	r0, r6
  34:	f850 2f5c 	ldr.w	r2, [r0, #92]!
  38:	4291      	cmp	r1, r2
  3a:	d102      	bne.n	42 <demo_app_handle_message+0x42>
  3c:	f7ff fffe 	bl	0 <demo_app_handle_message>
  40:	6e71      	ldr	r1, [r6, #100]	; 0x64
  42:	6e30      	ldr	r0, [r6, #96]	; 0x60
  44:	2220      	movs	r2, #32
  46:	e0a1      	b.n	18c <demo_app_handle_message+0x18c>
  48:	f896 0069 	ldrb.w	r0, [r6, #105]	; 0x69
  4c:	6e71      	ldr	r1, [r6, #100]	; 0x64
  4e:	2800      	cmp	r0, #0
  50:	f080 0201 	eor.w	r2, r0, #1
  54:	f886 2069 	strb.w	r2, [r6, #105]	; 0x69
  58:	d07b      	beq.n	152 <demo_app_handle_message+0x152>
  5a:	290f      	cmp	r1, #15
  5c:	f200 809a 	bhi.w	194 <demo_app_handle_message+0x194>
  60:	4630      	mov	r0, r6
  62:	f850 2f5c 	ldr.w	r2, [r0, #92]!
  66:	4291      	cmp	r1, r2
  68:	d102      	bne.n	70 <demo_app_handle_message+0x70>
  6a:	f7ff fffe 	bl	0 <demo_app_handle_message>
  6e:	6e71      	ldr	r1, [r6, #100]	; 0x64
  70:	6e30      	ldr	r0, [r6, #96]	; 0x60
  72:	2221      	movs	r2, #33	; 0x21
  74:	e08a      	b.n	18c <demo_app_handle_message+0x18c>
  76:	f896 0068 	ldrb.w	r0, [r6, #104]	; 0x68
  7a:	2801      	cmp	r0, #1
  7c:	d129      	bne.n	d2 <demo_app_handle_message+0xd2>
  7e:	6e71      	ldr	r1, [r6, #100]	; 0x64
  80:	2002      	movs	r0, #2
  82:	f886 0068 	strb.w	r0, [r6, #104]	; 0x68
  86:	290f      	cmp	r1, #15
  88:	f200 8084 	bhi.w	194 <demo_app_handle_message+0x194>
  8c:	4630      	mov	r0, r6
  8e:	f850 2f5c 	ldr.w	r2, [r0, #92]!
  92:	4291      	cmp	r1, r2
  94:	d102      	bne.n	9c <demo_app_handle_message+0x9c>
  96:	f7ff fffe 	bl	0 <demo_app_handle_message>
  9a:	6e71      	ldr	r1, [r6, #100]	; 0x64
  9c:	6e30      	ldr	r0, [r6, #96]	; 0x60
  9e:	2222      	movs	r2, #34	; 0x22
  a0:	e074      	b.n	18c <demo_app_handle_message+0x18c>
  a2:	f896 0068 	ldrb.w	r0, [r6, #104]	; 0x68
  a6:	2800      	cmp	r0, #0
  a8:	d060      	beq.n	16c <demo_app_handle_message+0x16c>
  aa:	2801      	cmp	r0, #1
  ac:	d072      	beq.n	194 <demo_app_handle_message+0x194>
  ae:	6e71      	ldr	r1, [r6, #100]	; 0x64
  b0:	2000      	movs	r0, #0
  b2:	f886 0068 	strb.w	r0, [r6, #104]	; 0x68
  b6:	290f      	cmp	r1, #15
  b8:	62b0      	str	r0, [r6, #40]	; 0x28
  ba:	d86b      	bhi.n	194 <demo_app_handle_message+0x194>
  bc:	4630      	mov	r0, r6
  be:	f850 2f5c 	ldr.w	r2, [r0, #92]!
  c2:	4291      	cmp	r1, r2
  c4:	d102      	bne.n	cc <demo_app_handle_message+0xcc>
  c6:	f7ff fffe 	bl	0 <demo_app_handle_message>
  ca:	6e71      	ldr	r1, [r6, #100]	; 0x64
  cc:	6e30      	ldr	r0, [r6, #96]	; 0x60
  ce:	2213      	movs	r2, #19
  d0:	e05c      	b.n	18c <demo_app_handle_message+0x18c>
  d2:	69b1      	ldr	r1, [r6, #24]
  d4:	2001      	movs	r0, #1
  d6:	2200      	movs	r2, #0
  d8:	f886 0068 	strb.w	r0, [r6, #104]	; 0x68
  dc:	62b2      	str	r2, [r6, #40]	; 0x28
  de:	b171      	cbz	r1, fe <demo_app_handle_message+0xfe>
  e0:	6973      	ldr	r3, [r6, #20]
  e2:	2500      	movs	r5, #0
  e4:	e9d6 4008 	ldrd	r4, r0, [r6, #32]
  e8:	42a8      	cmp	r0, r5
  ea:	601a      	str	r2, [r3, #0]
  ec:	d055      	beq.n	19a <demo_app_handle_message+0x19a>
  ee:	3501      	adds	r5, #1
  f0:	f844 2b04 	str.w	r2, [r4], #4
  f4:	3304      	adds	r3, #4
  f6:	42a9      	cmp	r1, r5
  f8:	60f2      	str	r2, [r6, #12]
  fa:	6072      	str	r2, [r6, #4]
  fc:	d1f4      	bne.n	e8 <demo_app_handle_message+0xe8>
  fe:	6e71      	ldr	r1, [r6, #100]	; 0x64
 100:	290f      	cmp	r1, #15
 102:	d847      	bhi.n	194 <demo_app_handle_message+0x194>
 104:	4630      	mov	r0, r6
 106:	f850 2f5c 	ldr.w	r2, [r0, #92]!
 10a:	4291      	cmp	r1, r2
 10c:	d102      	bne.n	114 <demo_app_handle_message+0x114>
 10e:	f7ff fffe 	bl	0 <demo_app_handle_message>
 112:	6e71      	ldr	r1, [r6, #100]	; 0x64
 114:	6e30      	ldr	r0, [r6, #96]	; 0x60
 116:	2212      	movs	r2, #18
 118:	e038      	b.n	18c <demo_app_handle_message+0x18c>
 11a:	6e71      	ldr	r1, [r6, #100]	; 0x64
 11c:	2001      	movs	r0, #1
 11e:	f886 006a 	strb.w	r0, [r6, #106]	; 0x6a
 122:	290f      	cmp	r1, #15
 124:	d80d      	bhi.n	142 <demo_app_handle_message+0x142>
 126:	4630      	mov	r0, r6
 128:	f850 2f5c 	ldr.w	r2, [r0, #92]!
 12c:	4291      	cmp	r1, r2
 12e:	d102      	bne.n	136 <demo_app_handle_message+0x136>
 130:	f7ff fffe 	bl	0 <demo_app_handle_message>
 134:	6e71      	ldr	r1, [r6, #100]	; 0x64
 136:	6e30      	ldr	r0, [r6, #96]	; 0x60
 138:	2210      	movs	r2, #16
 13a:	5442      	strb	r2, [r0, r1]
 13c:	6e70      	ldr	r0, [r6, #100]	; 0x64
 13e:	3001      	adds	r0, #1
 140:	6670      	str	r0, [r6, #100]	; 0x64
 142:	2000      	movs	r0, #0
 144:	f6cb 7080 	movt	r0, #49024	; 0xbf80
 148:	63f0      	str	r0, [r6, #60]	; 0x3c
 14a:	6330      	str	r0, [r6, #48]	; 0x30
 14c:	f85d bb04 	ldr.w	fp, [sp], #4
 150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 152:	290f      	cmp	r1, #15
 154:	d81e      	bhi.n	194 <demo_app_handle_message+0x194>
 156:	4630      	mov	r0, r6
 158:	f850 2f5c 	ldr.w	r2, [r0, #92]!
 15c:	4291      	cmp	r1, r2
 15e:	d102      	bne.n	166 <demo_app_handle_message+0x166>
 160:	f7ff fffe 	bl	0 <demo_app_handle_message>
 164:	6e71      	ldr	r1, [r6, #100]	; 0x64
 166:	6e30      	ldr	r0, [r6, #96]	; 0x60
 168:	2211      	movs	r2, #17
 16a:	e00f      	b.n	18c <demo_app_handle_message+0x18c>
 16c:	6e71      	ldr	r1, [r6, #100]	; 0x64
 16e:	2002      	movs	r0, #2
 170:	f886 0068 	strb.w	r0, [r6, #104]	; 0x68
 174:	290f      	cmp	r1, #15
 176:	d80d      	bhi.n	194 <demo_app_handle_message+0x194>
 178:	4630      	mov	r0, r6
 17a:	f850 2f5c 	ldr.w	r2, [r0, #92]!
 17e:	4291      	cmp	r1, r2
 180:	d102      	bne.n	188 <demo_app_handle_message+0x188>
 182:	f7ff fffe 	bl	0 <demo_app_handle_message>
 186:	6e71      	ldr	r1, [r6, #100]	; 0x64
 188:	6e30      	ldr	r0, [r6, #96]	; 0x60
 18a:	2223      	movs	r2, #35	; 0x23
 18c:	5442      	strb	r2, [r0, r1]
 18e:	6e70      	ldr	r0, [r6, #100]	; 0x64
 190:	3001      	adds	r0, #1
 192:	6670      	str	r0, [r6, #100]	; 0x64
 194:	f85d bb04 	ldr.w	fp, [sp], #4
 198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 19a:	4601      	mov	r1, r0
 19c:	f7ff fffe 	bl	0 <demo_app_handle_message>
 1a0:	defe      	udf	#254	; 0xfe

Disassembly of section .text.demo_app_next_outgoing_message:

00000000 <demo_app_next_outgoing_message>:
   0:	4601      	mov	r1, r0
   2:	6e40      	ldr	r0, [r0, #100]	; 0x64
   4:	b140      	cbz	r0, 18 <demo_app_next_outgoing_message+0x18>
   6:	6e0a      	ldr	r2, [r1, #96]	; 0x60
   8:	1e43      	subs	r3, r0, #1
   a:	664b      	str	r3, [r1, #100]	; 0x64
   c:	5cd0      	ldrb	r0, [r2, r3]
   e:	b2c1      	uxtb	r1, r0
  10:	2903      	cmp	r1, #3
  12:	bf08      	it	eq
  14:	2000      	moveq	r0, #0
  16:	4770      	bx	lr
  18:	2000      	movs	r0, #0
  1a:	4770      	bx	lr

Disassembly of section .text.alloc::raw_vec::RawVec<T,A>::reserve_for_push:

00000000 <alloc::raw_vec::RawVec<T,A>::reserve_for_push>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b086      	sub	sp, #24
   6:	1c4d      	adds	r5, r1, #1
   8:	d223      	bcs.n	52 <alloc::raw_vec::RawVec<T,A>::reserve_for_push+0x52>
   a:	4604      	mov	r4, r0
   c:	6800      	ldr	r0, [r0, #0]
   e:	ebb5 0f40 	cmp.w	r5, r0, lsl #1
  12:	bf38      	it	cc
  14:	0045      	lslcc	r5, r0, #1
  16:	2d08      	cmp	r5, #8
  18:	bf98      	it	ls
  1a:	2508      	movls	r5, #8
  1c:	43e9      	mvns	r1, r5
  1e:	ea4f 72d1 	mov.w	r2, r1, lsr #31
  22:	b128      	cbz	r0, 30 <alloc::raw_vec::RawVec<T,A>::reserve_for_push+0x30>
  24:	2101      	movs	r1, #1
  26:	9105      	str	r1, [sp, #20]
  28:	6861      	ldr	r1, [r4, #4]
  2a:	e9cd 1003 	strd	r1, r0, [sp, #12]
  2e:	e001      	b.n	34 <alloc::raw_vec::RawVec<T,A>::reserve_for_push+0x34>
  30:	2000      	movs	r0, #0
  32:	9005      	str	r0, [sp, #20]
  34:	ab03      	add	r3, sp, #12
  36:	4668      	mov	r0, sp
  38:	4629      	mov	r1, r5
  3a:	f7ff fffe 	bl	0 <alloc::raw_vec::RawVec<T,A>::reserve_for_push>
  3e:	9800      	ldr	r0, [sp, #0]
  40:	2800      	cmp	r0, #0
  42:	bf01      	itttt	eq
  44:	9801      	ldreq	r0, [sp, #4]
  46:	e9c4 5000 	strdeq	r5, r0, [r4]
  4a:	b006      	addeq	sp, #24
  4c:	bdb0      	popeq	{r4, r5, r7, pc}
  4e:	9802      	ldr	r0, [sp, #8]
  50:	b910      	cbnz	r0, 58 <alloc::raw_vec::RawVec<T,A>::reserve_for_push+0x58>
  52:	f7ff fffe 	bl	0 <alloc::raw_vec::RawVec<T,A>::reserve_for_push>
  56:	defe      	udf	#254	; 0xfe
  58:	9801      	ldr	r0, [sp, #4]
  5a:	f7ff fffe 	bl	0 <alloc::raw_vec::RawVec<T,A>::reserve_for_push>
  5e:	defe      	udf	#254	; 0xfe

Disassembly of section .text.alloc::raw_vec::finish_grow:

00000000 <alloc::raw_vec::finish_grow>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	460d      	mov	r5, r1
   a:	4604      	mov	r4, r0
   c:	b17a      	cbz	r2, 2e <alloc::raw_vec::finish_grow+0x2e>
   e:	2d00      	cmp	r5, #0
  10:	d410      	bmi.n	34 <alloc::raw_vec::finish_grow+0x34>
  12:	6898      	ldr	r0, [r3, #8]
  14:	2800      	cmp	r0, #0
  16:	bf1c      	itt	ne
  18:	f8d3 8004 	ldrne.w	r8, [r3, #4]
  1c:	f1b8 0f00 	cmpne.w	r8, #0
  20:	d10f      	bne.n	42 <alloc::raw_vec::finish_grow+0x42>
  22:	4628      	mov	r0, r5
  24:	f7ff fffe 	bl	0 <malloc>
  28:	4606      	mov	r6, r0
  2a:	b9c0      	cbnz	r0, 5e <alloc::raw_vec::finish_grow+0x5e>
  2c:	e01e      	b.n	6c <alloc::raw_vec::finish_grow+0x6c>
  2e:	2000      	movs	r0, #0
  30:	6065      	str	r5, [r4, #4]
  32:	e000      	b.n	36 <alloc::raw_vec::finish_grow+0x36>
  34:	2000      	movs	r0, #0
  36:	60a0      	str	r0, [r4, #8]
  38:	2001      	movs	r0, #1
  3a:	6020      	str	r0, [r4, #0]
  3c:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  42:	4628      	mov	r0, r5
  44:	f8d3 9000 	ldr.w	r9, [r3]
  48:	f7ff fffe 	bl	0 <malloc>
  4c:	b170      	cbz	r0, 6c <alloc::raw_vec::finish_grow+0x6c>
  4e:	4649      	mov	r1, r9
  50:	4642      	mov	r2, r8
  52:	4606      	mov	r6, r0
  54:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  58:	4648      	mov	r0, r9
  5a:	f7ff fffe 	bl	0 <free>
  5e:	e9c4 6501 	strd	r6, r5, [r4, #4]
  62:	2000      	movs	r0, #0
  64:	6020      	str	r0, [r4, #0]
  66:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  6c:	2001      	movs	r0, #1
  6e:	e9c4 5001 	strd	r5, r0, [r4, #4]
  72:	6020      	str	r0, [r4, #0]
  74:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  78:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.0.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__subsf3vfp:

00000000 <__subsf3vfp>:
   0:	ee30 0a60 	vsub.f32	s0, s0, s1
   4:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.1.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__eqdf2vfp:

00000000 <__eqdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.10.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__truncdfsf2:

00000000 <__truncdfsf2>:
   0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   4:	f103 4230 	add.w	r2, r3, #2952790016	; 0xb0000000
   8:	f102 6c01 	add.w	ip, r2, #135266304	; 0x8100000
   c:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
  10:	f102 62fe 	add.w	r2, r2, #133169152	; 0x7f00000
  14:	4562      	cmp	r2, ip
  16:	d20e      	bcs.n	36 <__truncdfsf2+0x36>
  18:	0f42      	lsrs	r2, r0, #29
  1a:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
  1e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
  22:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
  26:	d919      	bls.n	5c <__truncdfsf2+0x5c>
  28:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
  2c:	3001      	adds	r0, #1
  2e:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  32:	4308      	orrs	r0, r1
  34:	4770      	bx	lr
  36:	f240 0c00 	movw	ip, #0
  3a:	4242      	negs	r2, r0
  3c:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
  40:	eb7c 0203 	sbcs.w	r2, ip, r3
  44:	d214      	bcs.n	70 <__truncdfsf2+0x70>
  46:	0f40      	lsrs	r0, r0, #29
  48:	f240 12ff 	movw	r2, #511	; 0x1ff
  4c:	ea40 00c1 	orr.w	r0, r0, r1, lsl #3
  50:	f362 509f 	bfi	r0, r2, #22, #10
  54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  58:	4308      	orrs	r0, r1
  5a:	4770      	bx	lr
  5c:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
  60:	d1e5      	bne.n	2e <__truncdfsf2+0x2e>
  62:	f002 0201 	and.w	r2, r2, #1
  66:	4410      	add	r0, r2
  68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  6c:	4308      	orrs	r0, r1
  6e:	4770      	bx	lr
  70:	2200      	movs	r2, #0
  72:	f2c4 72f0 	movt	r2, #18416	; 0x47f0
  76:	4293      	cmp	r3, r2
  78:	d20a      	bcs.n	90 <__truncdfsf2+0x90>
  7a:	f240 3281 	movw	r2, #897	; 0x381
  7e:	eba2 5213 	sub.w	r2, r2, r3, lsr #20
  82:	2a34      	cmp	r2, #52	; 0x34
  84:	d90a      	bls.n	9c <__truncdfsf2+0x9c>
  86:	2000      	movs	r0, #0
  88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  8c:	4308      	orrs	r0, r1
  8e:	4770      	bx	lr
  90:	f04f 40ff 	mov.w	r0, #2139095040	; 0x7f800000
  94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  98:	4308      	orrs	r0, r1
  9a:	4770      	bx	lr
  9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  9e:	af03      	add	r7, sp, #12
  a0:	f84d 8d04 	str.w	r8, [sp, #-4]!
  a4:	f04f 0e01 	mov.w	lr, #1
  a8:	460c      	mov	r4, r1
  aa:	ea4f 5c13 	mov.w	ip, r3, lsr #20
  ae:	f36e 541f 	bfi	r4, lr, #20, #12
  b2:	f1c2 0320 	rsb	r3, r2, #32
  b6:	fa20 f502 	lsr.w	r5, r0, r2
  ba:	f1b2 0e20 	subs.w	lr, r2, #32
  be:	fa24 f202 	lsr.w	r2, r4, r2
  c2:	fa04 f303 	lsl.w	r3, r4, r3
  c6:	ea45 0803 	orr.w	r8, r5, r3
  ca:	f1ac 0501 	sub.w	r5, ip, #1
  ce:	bf58      	it	pl
  d0:	fa24 f80e 	lsrpl.w	r8, r4, lr
  d4:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  d8:	f1c5 0320 	rsb	r3, r5, #32
  dc:	f1b5 0620 	subs.w	r6, r5, #32
  e0:	fa20 fc03 	lsr.w	ip, r0, r3
  e4:	fa04 f305 	lsl.w	r3, r4, r5
  e8:	ea43 030c 	orr.w	r3, r3, ip
  ec:	bf58      	it	pl
  ee:	fa00 f306 	lslpl.w	r3, r0, r6
  f2:	fa00 f005 	lsl.w	r0, r0, r5
  f6:	bf58      	it	pl
  f8:	2000      	movpl	r0, #0
  fa:	4318      	orrs	r0, r3
  fc:	bf18      	it	ne
  fe:	2001      	movne	r0, #1
 100:	f1be 0f00 	cmp.w	lr, #0
 104:	ea40 0008 	orr.w	r0, r0, r8
 108:	bf58      	it	pl
 10a:	2200      	movpl	r2, #0
 10c:	f020 4360 	bic.w	r3, r0, #3758096384	; 0xe0000000
 110:	ea4f 7058 	mov.w	r0, r8, lsr #29
 114:	ea40 00c2 	orr.w	r0, r0, r2, lsl #3
 118:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 11c:	f85d 8b04 	ldr.w	r8, [sp], #4
 120:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 124:	f63f af82 	bhi.w	2c <__truncdfsf2+0x2c>
 128:	f47f af81 	bne.w	2e <__truncdfsf2+0x2e>
 12c:	f000 0201 	and.w	r2, r0, #1
 130:	4410      	add	r0, r2
 132:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 136:	4308      	orrs	r0, r1
 138:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.100.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.memmove:

00000000 <memmove>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memmove>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.101.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__unordsf2:

00000000 <__unordsf2>:
   0:	ee10 0a90 	vmov	r0, s1
   4:	2200      	movs	r2, #0
   6:	ee10 1a10 	vmov	r1, s0
   a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  12:	f04f 0000 	mov.w	r0, #0
  16:	bf88      	it	hi
  18:	2001      	movhi	r0, #1
  1a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  1e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  22:	bf88      	it	hi
  24:	2201      	movhi	r2, #1
  26:	4310      	orrs	r0, r2
  28:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.102.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.fmodf:

00000000 <fmodf>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::math::libm::fmodf::fmodf>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.103.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixsfsi:

00000000 <__fixsfsi>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
   8:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   c:	bf3c      	itt	cc
   e:	2000      	movcc	r0, #0
  10:	4770      	bxcc	lr
  12:	f1b0 4f9e 	cmp.w	r0, #1325400064	; 0x4f000000
  16:	d20e      	bcs.n	36 <__fixsfsi+0x36>
  18:	221e      	movs	r2, #30
  1a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  1e:	eba2 52d1 	sub.w	r2, r2, r1, lsr #23
  22:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  26:	f002 021f 	and.w	r2, r2, #31
  2a:	2900      	cmp	r1, #0
  2c:	fa20 f002 	lsr.w	r0, r0, r2
  30:	bf48      	it	mi
  32:	4240      	negmi	r0, r0
  34:	4770      	bx	lr
  36:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  3a:	bf8e      	itee	hi
  3c:	2000      	movhi	r0, #0
  3e:	f06f 4000 	mvnls.w	r0, #2147483648	; 0x80000000
  42:	ea80 70e1 	eorls.w	r0, r0, r1, asr #31
  46:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.104.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ashrdi3:

00000000 <__ashrdi3>:
   0:	0693      	lsls	r3, r2, #26
   2:	d40d      	bmi.n	20 <__ashrdi3+0x20>
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	4770      	bxeq	lr
   a:	f002 031f 	and.w	r3, r2, #31
   e:	4252      	negs	r2, r2
  10:	f002 021f 	and.w	r2, r2, #31
  14:	40d8      	lsrs	r0, r3
  16:	fa01 f202 	lsl.w	r2, r1, r2
  1a:	4310      	orrs	r0, r2
  1c:	4119      	asrs	r1, r3
  1e:	4770      	bx	lr
  20:	f002 001f 	and.w	r0, r2, #31
  24:	231f      	movs	r3, #31
  26:	fa41 f000 	asr.w	r0, r1, r0
  2a:	4119      	asrs	r1, r3
  2c:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.105.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::add::__addsf3:

00000000 <compiler_builtins::float::add::__addsf3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   c:	f1a3 44ff 	sub.w	r4, r3, #2139095040	; 0x7f800000
  10:	f114 4fff 	cmn.w	r4, #2139095040	; 0x7f800000
  14:	d945      	bls.n	a2 <compiler_builtins::float::add::__addsf3+0xa2>
  16:	2201      	movs	r2, #1
  18:	f1ac 44ff 	sub.w	r4, ip, #2139095040	; 0x7f800000
  1c:	f2c8 0280 	movt	r2, #32896	; 0x8080
  20:	4294      	cmp	r4, r2
  22:	d33e      	bcc.n	a2 <compiler_builtins::float::add::__addsf3+0xa2>
  24:	459c      	cmp	ip, r3
  26:	460b      	mov	r3, r1
  28:	bf84      	itt	hi
  2a:	4603      	movhi	r3, r0
  2c:	4608      	movhi	r0, r1
  2e:	4686      	mov	lr, r0
  30:	f3c0 5cc7 	ubfx	ip, r0, #23, #8
  34:	f36f 5edf 	bfc	lr, #23, #9
  38:	f3c3 51c7 	ubfx	r1, r3, #23, #8
  3c:	f1bc 0f00 	cmp.w	ip, #0
  40:	d05e      	beq.n	100 <compiler_builtins::float::add::__addsf3+0x100>
  42:	461a      	mov	r2, r3
  44:	2900      	cmp	r1, #0
  46:	f36f 52df 	bfc	r2, #23, #9
  4a:	d068      	beq.n	11e <compiler_builtins::float::add::__addsf3+0x11e>
  4c:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
  50:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
  54:	4043      	eors	r3, r0
  56:	458c      	cmp	ip, r1
  58:	d00d      	beq.n	76 <compiler_builtins::float::add::__addsf3+0x76>
  5a:	ebac 0101 	sub.w	r1, ip, r1
  5e:	291f      	cmp	r1, #31
  60:	d867      	bhi.n	132 <compiler_builtins::float::add::__addsf3+0x132>
  62:	424d      	negs	r5, r1
  64:	f005 051f 	and.w	r5, r5, #31
  68:	fa12 f505 	lsls.w	r5, r2, r5
  6c:	fa22 f201 	lsr.w	r2, r2, r1
  70:	bf18      	it	ne
  72:	f042 0201 	orrne.w	r2, r2, #1
  76:	ea44 01ce 	orr.w	r1, r4, lr, lsl #3
  7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
  7e:	dd5e      	ble.n	13e <compiler_builtins::float::add::__addsf3+0x13e>
  80:	440a      	add	r2, r1
  82:	0111      	lsls	r1, r2, #4
  84:	bf42      	ittt	mi
  86:	f002 0101 	andmi.w	r1, r2, #1
  8a:	ea41 0252 	orrmi.w	r2, r1, r2, lsr #1
  8e:	f10c 0c01 	addmi.w	ip, ip, #1
  92:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  96:	f1bc 0ffe 	cmp.w	ip, #254	; 0xfe
  9a:	dd0e      	ble.n	ba <compiler_builtins::float::add::__addsf3+0xba>
  9c:	f040 40ff 	orr.w	r0, r0, #2139095040	; 0x7f800000
  a0:	bdb0      	pop	{r4, r5, r7, pc}
  a2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  a6:	d902      	bls.n	ae <compiler_builtins::float::add::__addsf3+0xae>
  a8:	f443 0080 	orr.w	r0, r3, #4194304	; 0x400000
  ac:	bdb0      	pop	{r4, r5, r7, pc}
  ae:	f1bc 4fff 	cmp.w	ip, #2139095040	; 0x7f800000
  b2:	d954      	bls.n	15e <compiler_builtins::float::add::__addsf3+0x15e>
  b4:	f44c 0080 	orr.w	r0, ip, #4194304	; 0x400000
  b8:	bdb0      	pop	{r4, r5, r7, pc}
  ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
  be:	f1bc 0f01 	cmp.w	ip, #1
  c2:	f2c0 017f 	movt	r1, #127	; 0x7f
  c6:	da10      	bge.n	ea <compiler_builtins::float::add::__addsf3+0xea>
  c8:	f1ac 0301 	sub.w	r3, ip, #1
  cc:	f003 031f 	and.w	r3, r3, #31
  d0:	fa12 f303 	lsls.w	r3, r2, r3
  d4:	f1cc 0301 	rsb	r3, ip, #1
  d8:	f04f 0c00 	mov.w	ip, #0
  dc:	f003 031f 	and.w	r3, r3, #31
  e0:	fa22 f203 	lsr.w	r2, r2, r3
  e4:	bf18      	it	ne
  e6:	f042 0201 	orrne.w	r2, r2, #1
  ea:	ea01 01d2 	and.w	r1, r1, r2, lsr #3
  ee:	ea41 51cc 	orr.w	r1, r1, ip, lsl #23
  f2:	4308      	orrs	r0, r1
  f4:	f002 0107 	and.w	r1, r2, #7
  f8:	2904      	cmp	r1, #4
  fa:	d93b      	bls.n	174 <compiler_builtins::float::add::__addsf3+0x174>
  fc:	3001      	adds	r0, #1
  fe:	bdb0      	pop	{r4, r5, r7, pc}
 100:	fabe f28e 	clz	r2, lr
 104:	f102 0418 	add.w	r4, r2, #24
 108:	f1c2 0c09 	rsb	ip, r2, #9
 10c:	f004 041f 	and.w	r4, r4, #31
 110:	fa0e fe04 	lsl.w	lr, lr, r4
 114:	461a      	mov	r2, r3
 116:	2900      	cmp	r1, #0
 118:	f36f 52df 	bfc	r2, #23, #9
 11c:	d196      	bne.n	4c <compiler_builtins::float::add::__addsf3+0x4c>
 11e:	fab2 f182 	clz	r1, r2
 122:	f101 0418 	add.w	r4, r1, #24
 126:	f1c1 0109 	rsb	r1, r1, #9
 12a:	f004 041f 	and.w	r4, r4, #31
 12e:	40a2      	lsls	r2, r4
 130:	e78c      	b.n	4c <compiler_builtins::float::add::__addsf3+0x4c>
 132:	2201      	movs	r2, #1
 134:	ea44 01ce 	orr.w	r1, r4, lr, lsl #3
 138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 13c:	dca0      	bgt.n	80 <compiler_builtins::float::add::__addsf3+0x80>
 13e:	1a8a      	subs	r2, r1, r2
 140:	f04f 0100 	mov.w	r1, #0
 144:	d01c      	beq.n	180 <compiler_builtins::float::add::__addsf3+0x180>
 146:	ebb1 6f92 	cmp.w	r1, r2, lsr #26
 14a:	d1a2      	bne.n	92 <compiler_builtins::float::add::__addsf3+0x92>
 14c:	fab2 f182 	clz	r1, r2
 150:	3905      	subs	r1, #5
 152:	ebac 0c01 	sub.w	ip, ip, r1
 156:	f001 011f 	and.w	r1, r1, #31
 15a:	408a      	lsls	r2, r1
 15c:	e799      	b.n	92 <compiler_builtins::float::add::__addsf3+0x92>
 15e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 162:	d10f      	bne.n	184 <compiler_builtins::float::add::__addsf3+0x184>
 164:	4041      	eors	r1, r0
 166:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 16a:	d108      	bne.n	17e <compiler_builtins::float::add::__addsf3+0x17e>
 16c:	2000      	movs	r0, #0
 16e:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
 172:	bdb0      	pop	{r4, r5, r7, pc}
 174:	bf02      	ittt	eq
 176:	08d1      	lsreq	r1, r2, #3
 178:	f001 0101 	andeq.w	r1, r1, #1
 17c:	4408      	addeq	r0, r1
 17e:	bdb0      	pop	{r4, r5, r7, pc}
 180:	2000      	movs	r0, #0
 182:	bdb0      	pop	{r4, r5, r7, pc}
 184:	f1bc 4fff 	cmp.w	ip, #2139095040	; 0x7f800000
 188:	d101      	bne.n	18e <compiler_builtins::float::add::__addsf3+0x18e>
 18a:	4608      	mov	r0, r1
 18c:	bdb0      	pop	{r4, r5, r7, pc}
 18e:	b123      	cbz	r3, 19a <compiler_builtins::float::add::__addsf3+0x19a>
 190:	f1bc 0f00 	cmp.w	ip, #0
 194:	f47f af46 	bne.w	24 <compiler_builtins::float::add::__addsf3+0x24>
 198:	e7f1      	b.n	17e <compiler_builtins::float::add::__addsf3+0x17e>
 19a:	f1bc 0f00 	cmp.w	ip, #0
 19e:	bf14      	ite	ne
 1a0:	4608      	movne	r0, r1
 1a2:	4008      	andeq	r0, r1
 1a4:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.compiler_builtins::float::add::__adddf3:

00000000 <compiler_builtins::float::add::__adddf3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	f240 0900 	movw	r9, #0
   c:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
  10:	f2c8 0910 	movt	r9, #32784	; 0x8010
  14:	ec43 2b11 	vmov	d1, r2, r3
  18:	ec41 0b10 	vmov	d0, r0, r1
  1c:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
  20:	eb05 0609 	add.w	r6, r5, r9
  24:	1e44      	subs	r4, r0, #1
  26:	f04f 0c01 	mov.w	ip, #1
  2a:	eb76 0609 	sbcs.w	r6, r6, r9
  2e:	d37b      	bcc.n	128 <compiler_builtins::float::add::__adddf3+0x128>
  30:	eb08 0609 	add.w	r6, r8, r9
  34:	ebb2 040c 	subs.w	r4, r2, ip
  38:	eb76 0609 	sbcs.w	r6, r6, r9
  3c:	d374      	bcc.n	128 <compiler_builtins::float::add::__adddf3+0x128>
  3e:	1a84      	subs	r4, r0, r2
  40:	f04f 0600 	mov.w	r6, #0
  44:	eb75 0508 	sbcs.w	r5, r5, r8
  48:	4696      	mov	lr, r2
  4a:	bf38      	it	cc
  4c:	2601      	movcc	r6, #1
  4e:	2e00      	cmp	r6, #0
  50:	bf1c      	itt	ne
  52:	4686      	movne	lr, r0
  54:	4610      	movne	r0, r2
  56:	461a      	mov	r2, r3
  58:	bf1c      	itt	ne
  5a:	460a      	movne	r2, r1
  5c:	4619      	movne	r1, r3
  5e:	460b      	mov	r3, r1
  60:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
  64:	f36f 531f 	bfc	r3, #20, #12
  68:	f3c2 580a 	ubfx	r8, r2, #20, #11
  6c:	f1bc 0f00 	cmp.w	ip, #0
  70:	d07a      	beq.n	168 <compiler_builtins::float::add::__adddf3+0x168>
  72:	4615      	mov	r5, r2
  74:	f1b8 0f00 	cmp.w	r8, #0
  78:	f36f 551f 	bfc	r5, #20, #12
  7c:	f000 809a 	beq.w	1b4 <compiler_builtins::float::add::__adddf3+0x1b4>
  80:	ea82 0901 	eor.w	r9, r2, r1
  84:	00ea      	lsls	r2, r5, #3
  86:	ea42 725e 	orr.w	r2, r2, lr, lsr #29
  8a:	00db      	lsls	r3, r3, #3
  8c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  90:	ea43 7a50 	orr.w	sl, r3, r0, lsr #29
  94:	ea4f 05ce 	mov.w	r5, lr, lsl #3
  98:	45c4      	cmp	ip, r8
  9a:	d030      	beq.n	fe <compiler_builtins::float::add::__adddf3+0xfe>
  9c:	ebac 0408 	sub.w	r4, ip, r8
  a0:	2c3f      	cmp	r4, #63	; 0x3f
  a2:	f200 80a8 	bhi.w	1f6 <compiler_builtins::float::add::__adddf3+0x1f6>
  a6:	f1c4 0620 	rsb	r6, r4, #32
  aa:	fa25 fe04 	lsr.w	lr, r5, r4
  ae:	fa02 f606 	lsl.w	r6, r2, r6
  b2:	ea4e 0806 	orr.w	r8, lr, r6
  b6:	4266      	negs	r6, r4
  b8:	f1b4 0e20 	subs.w	lr, r4, #32
  bc:	f006 063f 	and.w	r6, r6, #63	; 0x3f
  c0:	bf58      	it	pl
  c2:	fa22 f80e 	lsrpl.w	r8, r2, lr
  c6:	f1c6 0320 	rsb	r3, r6, #32
  ca:	fa25 fb03 	lsr.w	fp, r5, r3
  ce:	fa02 f306 	lsl.w	r3, r2, r6
  d2:	ea4b 0b03 	orr.w	fp, fp, r3
  d6:	f1b6 0320 	subs.w	r3, r6, #32
  da:	bf58      	it	pl
  dc:	fa05 fb03 	lslpl.w	fp, r5, r3
  e0:	fa05 f306 	lsl.w	r3, r5, r6
  e4:	bf58      	it	pl
  e6:	2300      	movpl	r3, #0
  e8:	40e2      	lsrs	r2, r4
  ea:	ea53 030b 	orrs.w	r3, r3, fp
  ee:	bf18      	it	ne
  f0:	2301      	movne	r3, #1
  f2:	ea48 0503 	orr.w	r5, r8, r3
  f6:	f1be 0f00 	cmp.w	lr, #0
  fa:	bf58      	it	pl
  fc:	2200      	movpl	r2, #0
  fe:	f44a 0400 	orr.w	r4, sl, #8388608	; 0x800000
 102:	00c0      	lsls	r0, r0, #3
 104:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 108:	dd7e      	ble.n	208 <compiler_builtins::float::add::__adddf3+0x208>
 10a:	182b      	adds	r3, r5, r0
 10c:	4162      	adcs	r2, r4
 10e:	01d0      	lsls	r0, r2, #7
 110:	f140 80a2 	bpl.w	258 <compiler_builtins::float::add::__adddf3+0x258>
 114:	ea5f 0252 	movs.w	r2, r2, lsr #1
 118:	f10c 0c01 	add.w	ip, ip, #1
 11c:	ea4f 0033 	mov.w	r0, r3, rrx
 120:	f003 0301 	and.w	r3, r3, #1
 124:	4303      	orrs	r3, r0
 126:	e097      	b.n	258 <compiler_builtins::float::add::__adddf3+0x258>
 128:	f240 0e00 	movw	lr, #0
 12c:	4244      	negs	r4, r0
 12e:	f6c7 7ef0 	movt	lr, #32752	; 0x7ff0
 132:	eb7e 0405 	sbcs.w	r4, lr, r5
 136:	d208      	bcs.n	14a <compiler_builtins::float::add::__adddf3+0x14a>
 138:	f445 2100 	orr.w	r1, r5, #524288	; 0x80000
 13c:	ec41 0b10 	vmov	d0, r0, r1
 140:	ec51 0b10 	vmov	r0, r1, d0
 144:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 14a:	4254      	negs	r4, r2
 14c:	eb7e 0408 	sbcs.w	r4, lr, r8
 150:	f080 80d8 	bcs.w	304 <compiler_builtins::float::add::__adddf3+0x304>
 154:	f448 2100 	orr.w	r1, r8, #524288	; 0x80000
 158:	4610      	mov	r0, r2
 15a:	ec41 2b10 	vmov	d0, r2, r1
 15e:	ec51 0b10 	vmov	r0, r1, d0
 162:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 166:	bdf0      	pop	{r4, r5, r6, r7, pc}
 168:	fab0 f680 	clz	r6, r0
 16c:	2b00      	cmp	r3, #0
 16e:	f106 0620 	add.w	r6, r6, #32
 172:	bf18      	it	ne
 174:	fab3 f683 	clzne	r6, r3
 178:	f106 0535 	add.w	r5, r6, #53	; 0x35
 17c:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 180:	f1b5 0420 	subs.w	r4, r5, #32
 184:	fa03 fc05 	lsl.w	ip, r3, r5
 188:	f1c5 0320 	rsb	r3, r5, #32
 18c:	fa20 f303 	lsr.w	r3, r0, r3
 190:	ea43 030c 	orr.w	r3, r3, ip
 194:	f1c6 0c0c 	rsb	ip, r6, #12
 198:	bf58      	it	pl
 19a:	fa00 f304 	lslpl.w	r3, r0, r4
 19e:	fa00 f005 	lsl.w	r0, r0, r5
 1a2:	bf58      	it	pl
 1a4:	2000      	movpl	r0, #0
 1a6:	4615      	mov	r5, r2
 1a8:	f1b8 0f00 	cmp.w	r8, #0
 1ac:	f36f 551f 	bfc	r5, #20, #12
 1b0:	f47f af66 	bne.w	80 <compiler_builtins::float::add::__adddf3+0x80>
 1b4:	fabe f48e 	clz	r4, lr
 1b8:	2d00      	cmp	r5, #0
 1ba:	f104 0920 	add.w	r9, r4, #32
 1be:	bf18      	it	ne
 1c0:	fab5 f985 	clzne	r9, r5
 1c4:	f109 0635 	add.w	r6, r9, #53	; 0x35
 1c8:	f006 063f 	and.w	r6, r6, #63	; 0x3f
 1cc:	f1b6 0420 	subs.w	r4, r6, #32
 1d0:	fa05 f806 	lsl.w	r8, r5, r6
 1d4:	f1c6 0520 	rsb	r5, r6, #32
 1d8:	fa2e f505 	lsr.w	r5, lr, r5
 1dc:	ea45 0508 	orr.w	r5, r5, r8
 1e0:	f1c9 080c 	rsb	r8, r9, #12
 1e4:	bf58      	it	pl
 1e6:	fa0e f504 	lslpl.w	r5, lr, r4
 1ea:	fa0e fe06 	lsl.w	lr, lr, r6
 1ee:	bf58      	it	pl
 1f0:	f04f 0e00 	movpl.w	lr, #0
 1f4:	e744      	b.n	80 <compiler_builtins::float::add::__adddf3+0x80>
 1f6:	2200      	movs	r2, #0
 1f8:	2501      	movs	r5, #1
 1fa:	f44a 0400 	orr.w	r4, sl, #8388608	; 0x800000
 1fe:	00c0      	lsls	r0, r0, #3
 200:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 204:	f73f af81 	bgt.w	10a <compiler_builtins::float::add::__adddf3+0x10a>
 208:	1b43      	subs	r3, r0, r5
 20a:	eb64 0202 	sbc.w	r2, r4, r2
 20e:	ea53 0002 	orrs.w	r0, r3, r2
 212:	f04f 0000 	mov.w	r0, #0
 216:	f000 8096 	beq.w	346 <compiler_builtins::float::add::__adddf3+0x346>
 21a:	ebb0 5fd2 	cmp.w	r0, r2, lsr #23
 21e:	d11b      	bne.n	258 <compiler_builtins::float::add::__adddf3+0x258>
 220:	fab3 f083 	clz	r0, r3
 224:	2a00      	cmp	r2, #0
 226:	f100 0020 	add.w	r0, r0, #32
 22a:	bf18      	it	ne
 22c:	fab2 f082 	clzne	r0, r2
 230:	3808      	subs	r0, #8
 232:	f000 063f 	and.w	r6, r0, #63	; 0x3f
 236:	ebac 0c00 	sub.w	ip, ip, r0
 23a:	f1c6 0520 	rsb	r5, r6, #32
 23e:	40b2      	lsls	r2, r6
 240:	fa23 f505 	lsr.w	r5, r3, r5
 244:	432a      	orrs	r2, r5
 246:	f1b6 0520 	subs.w	r5, r6, #32
 24a:	bf58      	it	pl
 24c:	fa03 f205 	lslpl.w	r2, r3, r5
 250:	fa03 f306 	lsl.w	r3, r3, r6
 254:	bf58      	it	pl
 256:	2300      	movpl	r3, #0
 258:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 25c:	f240 70fe 	movw	r0, #2046	; 0x7fe
 260:	4584      	cmp	ip, r0
 262:	dd0b      	ble.n	27c <compiler_builtins::float::add::__adddf3+0x27c>
 264:	f041 40e0 	orr.w	r0, r1, #1879048192	; 0x70000000
 268:	f040 617f 	orr.w	r1, r0, #267386880	; 0xff00000
 26c:	2000      	movs	r0, #0
 26e:	ec41 0b10 	vmov	d0, r0, r1
 272:	ec51 0b10 	vmov	r0, r1, d0
 276:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 27c:	f1bc 0f01 	cmp.w	ip, #1
 280:	da32      	bge.n	2e8 <compiler_builtins::float::add::__adddf3+0x2e8>
 282:	f1cc 0001 	rsb	r0, ip, #1
 286:	f1ac 0401 	sub.w	r4, ip, #1
 28a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 28e:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 292:	f1c0 0520 	rsb	r5, r0, #32
 296:	f1b0 0e20 	subs.w	lr, r0, #32
 29a:	fa23 f600 	lsr.w	r6, r3, r0
 29e:	fa02 f505 	lsl.w	r5, r2, r5
 2a2:	ea46 0805 	orr.w	r8, r6, r5
 2a6:	f1c4 0520 	rsb	r5, r4, #32
 2aa:	bf58      	it	pl
 2ac:	fa22 f80e 	lsrpl.w	r8, r2, lr
 2b0:	f1b4 0620 	subs.w	r6, r4, #32
 2b4:	fa23 fc05 	lsr.w	ip, r3, r5
 2b8:	fa02 f504 	lsl.w	r5, r2, r4
 2bc:	ea45 050c 	orr.w	r5, r5, ip
 2c0:	fa22 f200 	lsr.w	r2, r2, r0
 2c4:	bf58      	it	pl
 2c6:	fa03 f506 	lslpl.w	r5, r3, r6
 2ca:	fa03 f304 	lsl.w	r3, r3, r4
 2ce:	bf58      	it	pl
 2d0:	2300      	movpl	r3, #0
 2d2:	f04f 0c00 	mov.w	ip, #0
 2d6:	432b      	orrs	r3, r5
 2d8:	bf18      	it	ne
 2da:	2301      	movne	r3, #1
 2dc:	f1be 0f00 	cmp.w	lr, #0
 2e0:	ea43 0308 	orr.w	r3, r3, r8
 2e4:	bf58      	it	pl
 2e6:	2200      	movpl	r2, #0
 2e8:	08d8      	lsrs	r0, r3, #3
 2ea:	ea40 7042 	orr.w	r0, r0, r2, lsl #29
 2ee:	f3c2 02d3 	ubfx	r2, r2, #3, #20
 2f2:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 2f6:	4311      	orrs	r1, r2
 2f8:	f003 0207 	and.w	r2, r3, #7
 2fc:	2a04      	cmp	r2, #4
 2fe:	d915      	bls.n	32c <compiler_builtins::float::add::__adddf3+0x32c>
 300:	3001      	adds	r0, #1
 302:	e017      	b.n	334 <compiler_builtins::float::add::__adddf3+0x334>
 304:	ea85 040e 	eor.w	r4, r5, lr
 308:	4304      	orrs	r4, r0
 30a:	d124      	bne.n	356 <compiler_builtins::float::add::__adddf3+0x356>
 30c:	f1bc 0601 	subs.w	r6, ip, #1
 310:	ea80 0002 	eor.w	r0, r0, r2
 314:	f569 1580 	sbc.w	r5, r9, #1048576	; 0x100000
 318:	4059      	eors	r1, r3
 31a:	4069      	eors	r1, r5
 31c:	4070      	eors	r0, r6
 31e:	4308      	orrs	r0, r1
 320:	f47f af0e 	bne.w	140 <compiler_builtins::float::add::__adddf3+0x140>
 324:	2100      	movs	r1, #0
 326:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 32a:	e79f      	b.n	26c <compiler_builtins::float::add::__adddf3+0x26c>
 32c:	d19f      	bne.n	26e <compiler_builtins::float::add::__adddf3+0x26e>
 32e:	f000 0201 	and.w	r2, r0, #1
 332:	1880      	adds	r0, r0, r2
 334:	f141 0100 	adc.w	r1, r1, #0
 338:	ec41 0b10 	vmov	d0, r0, r1
 33c:	ec51 0b10 	vmov	r0, r1, d0
 340:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 346:	2100      	movs	r1, #0
 348:	ec41 0b10 	vmov	d0, r0, r1
 34c:	ec51 0b10 	vmov	r0, r1, d0
 350:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 356:	ea88 060e 	eor.w	r6, r8, lr
 35a:	4316      	orrs	r6, r2
 35c:	d108      	bne.n	370 <compiler_builtins::float::add::__adddf3+0x370>
 35e:	eeb0 0a41 	vmov.f32	s0, s2
 362:	eef0 0a61 	vmov.f32	s1, s3
 366:	ec51 0b10 	vmov	r0, r1, d0
 36a:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 36e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 370:	ea50 0605 	orrs.w	r6, r0, r5
 374:	d004      	beq.n	380 <compiler_builtins::float::add::__adddf3+0x380>
 376:	ea52 0608 	orrs.w	r6, r2, r8
 37a:	f47f ae60 	bne.w	3e <compiler_builtins::float::add::__adddf3+0x3e>
 37e:	e6df      	b.n	140 <compiler_builtins::float::add::__adddf3+0x140>
 380:	eeb0 0a41 	vmov.f32	s0, s2
 384:	ea52 0608 	orrs.w	r6, r2, r8
 388:	eef0 0a61 	vmov.f32	s1, s3
 38c:	f47f aed8 	bne.w	140 <compiler_builtins::float::add::__adddf3+0x140>
 390:	4010      	ands	r0, r2
 392:	4019      	ands	r1, r3
 394:	ec41 0b10 	vmov	d0, r0, r1
 398:	ec51 0b10 	vmov	r0, r1, d0
 39c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 3a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::add::__addsf3vfp:

00000000 <compiler_builtins::float::add::__addsf3vfp>:
   0:	ee30 0a20 	vadd.f32	s0, s0, s1
   4:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::add::__adddf3vfp:

00000000 <compiler_builtins::float::add::__adddf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dadd>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.106.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_llsr:

00000000 <__aeabi_llsr>:
   0:	0693      	lsls	r3, r2, #26
   2:	bf41      	itttt	mi
   4:	f002 001f 	andmi.w	r0, r2, #31
   8:	fa21 f000 	lsrmi.w	r0, r1, r0
   c:	2100      	movmi	r1, #0
   e:	4770      	bxmi	lr
  10:	2a00      	cmp	r2, #0
  12:	bf08      	it	eq
  14:	4770      	bxeq	lr
  16:	f002 031f 	and.w	r3, r2, #31
  1a:	4252      	negs	r2, r2
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	40d8      	lsrs	r0, r3
  22:	fa01 f202 	lsl.w	r2, r1, r2
  26:	4310      	orrs	r0, r2
  28:	40d9      	lsrs	r1, r3
  2a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.107.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.fmin:

00000000 <fmin>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	ec59 8b10 	vmov	r8, r9, d0
   c:	ec5a 6b11 	vmov	r6, sl, d1
  10:	4640      	mov	r0, r8
  12:	4649      	mov	r1, r9
  14:	4632      	mov	r2, r6
  16:	4653      	mov	r3, sl
  18:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  1c:	2800      	cmp	r0, #0
  1e:	464d      	mov	r5, r9
  20:	4644      	mov	r4, r8
  22:	4630      	mov	r0, r6
  24:	4651      	mov	r1, sl
  26:	4632      	mov	r2, r6
  28:	4653      	mov	r3, sl
  2a:	bf04      	itt	eq
  2c:	4655      	moveq	r5, sl
  2e:	4634      	moveq	r4, r6
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  34:	2800      	cmp	r0, #0
  36:	bf1c      	itt	ne
  38:	464d      	movne	r5, r9
  3a:	4644      	movne	r4, r8
  3c:	ec45 4b10 	vmov	d0, r4, r5
  40:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.108.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ledf2vfp:

00000000 <__ledf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.109.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memclr:

00000000 <__aeabi_memclr>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memclr>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.11.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::mul::__mulsf3:

00000000 <compiler_builtins::float::mul::__mulsf3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4602      	mov	r2, r0
   a:	4048      	eors	r0, r1
   c:	468c      	mov	ip, r1
   e:	4613      	mov	r3, r2
  10:	f3c2 54c7 	ubfx	r4, r2, #23, #8
  14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  18:	1e65      	subs	r5, r4, #1
  1a:	f36f 5cdf 	bfc	ip, #23, #9
  1e:	f36f 53df 	bfc	r3, #23, #9
  22:	f3c1 5ec7 	ubfx	lr, r1, #23, #8
  26:	2dfd      	cmp	r5, #253	; 0xfd
  28:	bf9c      	itt	ls
  2a:	f1ae 0501 	subls.w	r5, lr, #1
  2e:	2dfd      	cmpls	r5, #253	; 0xfd
  30:	d909      	bls.n	46 <compiler_builtins::float::mul::__mulsf3+0x46>
  32:	f022 4500 	bic.w	r5, r2, #2147483648	; 0x80000000
  36:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  3a:	d92a      	bls.n	92 <compiler_builtins::float::mul::__mulsf3+0x92>
  3c:	f442 0080 	orr.w	r0, r2, #4194304	; 0x400000
  40:	f85d bb04 	ldr.w	fp, [sp], #4
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  46:	2500      	movs	r5, #0
  48:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
  50:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
  54:	eb0e 0304 	add.w	r3, lr, r4
  58:	442b      	add	r3, r5
  5a:	fba1 1202 	umull	r1, r2, r1, r2
  5e:	0216      	lsls	r6, r2, #8
  60:	d421      	bmi.n	a6 <compiler_builtins::float::mul::__mulsf3+0xa6>
  62:	0052      	lsls	r2, r2, #1
  64:	3b7f      	subs	r3, #127	; 0x7f
  66:	ea42 72d1 	orr.w	r2, r2, r1, lsr #31
  6a:	0049      	lsls	r1, r1, #1
  6c:	2bfe      	cmp	r3, #254	; 0xfe
  6e:	dc1d      	bgt.n	ac <compiler_builtins::float::mul::__mulsf3+0xac>
  70:	2b01      	cmp	r3, #1
  72:	db34      	blt.n	de <compiler_builtins::float::mul::__mulsf3+0xde>
  74:	f64f 76ff 	movw	r6, #65535	; 0xffff
  78:	f2c0 067f 	movt	r6, #127	; 0x7f
  7c:	4032      	ands	r2, r6
  7e:	ea42 52c3 	orr.w	r2, r2, r3, lsl #23
  82:	4310      	orrs	r0, r2
  84:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  88:	d93a      	bls.n	100 <compiler_builtins::float::mul::__mulsf3+0x100>
  8a:	3001      	adds	r0, #1
  8c:	f85d bb04 	ldr.w	fp, [sp], #4
  90:	bdf0      	pop	{r4, r5, r6, r7, pc}
  92:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  96:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  9a:	d90c      	bls.n	b6 <compiler_builtins::float::mul::__mulsf3+0xb6>
  9c:	f441 0080 	orr.w	r0, r1, #4194304	; 0x400000
  a0:	f85d bb04 	ldr.w	fp, [sp], #4
  a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  a6:	3b7e      	subs	r3, #126	; 0x7e
  a8:	2bfe      	cmp	r3, #254	; 0xfe
  aa:	dde1      	ble.n	70 <compiler_builtins::float::mul::__mulsf3+0x70>
  ac:	f040 40ff 	orr.w	r0, r0, #2139095040	; 0x7f800000
  b0:	f85d bb04 	ldr.w	fp, [sp], #4
  b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  b6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  ba:	d106      	bne.n	ca <compiler_builtins::float::mul::__mulsf3+0xca>
  bc:	b32e      	cbz	r6, 10a <compiler_builtins::float::mul::__mulsf3+0x10a>
  be:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  c2:	4050      	eors	r0, r2
  c4:	f85d bb04 	ldr.w	fp, [sp], #4
  c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ca:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  ce:	d122      	bne.n	116 <compiler_builtins::float::mul::__mulsf3+0x116>
  d0:	b1dd      	cbz	r5, 10a <compiler_builtins::float::mul::__mulsf3+0x10a>
  d2:	f002 4000 	and.w	r0, r2, #2147483648	; 0x80000000
  d6:	4048      	eors	r0, r1
  d8:	f85d bb04 	ldr.w	fp, [sp], #4
  dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  de:	f1c3 0601 	rsb	r6, r3, #1
  e2:	2e1f      	cmp	r6, #31
  e4:	d81b      	bhi.n	11e <compiler_builtins::float::mul::__mulsf3+0x11e>
  e6:	3b01      	subs	r3, #1
  e8:	fa21 f506 	lsr.w	r5, r1, r6
  ec:	4311      	orrs	r1, r2
  ee:	f003 031f 	and.w	r3, r3, #31
  f2:	40f2      	lsrs	r2, r6
  f4:	4099      	lsls	r1, r3
  f6:	4329      	orrs	r1, r5
  f8:	4310      	orrs	r0, r2
  fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  fe:	d8c4      	bhi.n	8a <compiler_builtins::float::mul::__mulsf3+0x8a>
 100:	bf04      	itt	eq
 102:	f002 0101 	andeq.w	r1, r2, #1
 106:	4408      	addeq	r0, r1
 108:	e009      	b.n	11e <compiler_builtins::float::mul::__mulsf3+0x11e>
 10a:	2000      	movs	r0, #0
 10c:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
 110:	f85d bb04 	ldr.w	fp, [sp], #4
 114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 116:	2d00      	cmp	r5, #0
 118:	bf18      	it	ne
 11a:	2e00      	cmpne	r6, #0
 11c:	d102      	bne.n	124 <compiler_builtins::float::mul::__mulsf3+0x124>
 11e:	f85d bb04 	ldr.w	fp, [sp], #4
 122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 124:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 128:	d209      	bcs.n	13e <compiler_builtins::float::mul::__mulsf3+0x13e>
 12a:	fab3 f183 	clz	r1, r3
 12e:	f101 0218 	add.w	r2, r1, #24
 132:	f1c1 0509 	rsb	r5, r1, #9
 136:	f002 021f 	and.w	r2, r2, #31
 13a:	4093      	lsls	r3, r2
 13c:	e000      	b.n	140 <compiler_builtins::float::mul::__mulsf3+0x140>
 13e:	2500      	movs	r5, #0
 140:	f5b6 0f00 	cmp.w	r6, #8388608	; 0x800000
 144:	f4bf af80 	bcs.w	48 <compiler_builtins::float::mul::__mulsf3+0x48>
 148:	fabc f18c 	clz	r1, ip
 14c:	f101 0218 	add.w	r2, r1, #24
 150:	1a69      	subs	r1, r5, r1
 152:	f002 021f 	and.w	r2, r2, #31
 156:	f101 0509 	add.w	r5, r1, #9
 15a:	fa0c fc02 	lsl.w	ip, ip, r2
 15e:	e773      	b.n	48 <compiler_builtins::float::mul::__mulsf3+0x48>

Disassembly of section .text.compiler_builtins::float::mul::__muldf3:

00000000 <compiler_builtins::float::mul::__muldf3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b082      	sub	sp, #8
   a:	4689      	mov	r9, r1
   c:	468e      	mov	lr, r1
   e:	4684      	mov	ip, r0
  10:	ea83 0001 	eor.w	r0, r3, r1
  14:	f3c3 510a 	ubfx	r1, r3, #20, #11
  18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  1c:	f3ce 5a0a 	ubfx	sl, lr, #20, #11
  20:	1e4d      	subs	r5, r1, #1
  22:	4698      	mov	r8, r3
  24:	9001      	str	r0, [sp, #4]
  26:	f04f 0000 	mov.w	r0, #0
  2a:	9100      	str	r1, [sp, #0]
  2c:	f160 0600 	sbc.w	r6, r0, #0
  30:	f1ba 0101 	subs.w	r1, sl, #1
  34:	f36f 581f 	bfc	r8, #20, #12
  38:	f36f 591f 	bfc	r9, #20, #12
  3c:	f160 0400 	sbc.w	r4, r0, #0
  40:	f240 7bfd 	movw	fp, #2045	; 0x7fd
  44:	ebbb 0101 	subs.w	r1, fp, r1
  48:	eb70 0104 	sbcs.w	r1, r0, r4
  4c:	d343      	bcc.n	d6 <compiler_builtins::float::mul::__muldf3+0xd6>
  4e:	ebbb 0105 	subs.w	r1, fp, r5
  52:	eb70 0106 	sbcs.w	r1, r0, r6
  56:	d33e      	bcc.n	d6 <compiler_builtins::float::mul::__muldf3+0xd6>
  58:	f04f 0e00 	mov.w	lr, #0
  5c:	02d1      	lsls	r1, r2, #11
  5e:	ea4f 25c8 	mov.w	r5, r8, lsl #11
  62:	ea45 5252 	orr.w	r2, r5, r2, lsr #21
  66:	fba1 b40c 	umull	fp, r4, r1, ip
  6a:	f042 4500 	orr.w	r5, r2, #2147483648	; 0x80000000
  6e:	2200      	movs	r2, #0
  70:	fbe5 420c 	umlal	r4, r2, r5, ip
  74:	f449 1380 	orr.w	r3, r9, #1048576	; 0x100000
  78:	f04f 0800 	mov.w	r8, #0
  7c:	4626      	mov	r6, r4
  7e:	4691      	mov	r9, r2
  80:	fbe1 6903 	umlal	r6, r9, r1, r3
  84:	fba1 1c03 	umull	r1, ip, r1, r3
  88:	1909      	adds	r1, r1, r4
  8a:	eb52 010c 	adcs.w	r1, r2, ip
  8e:	f148 0400 	adc.w	r4, r8, #0
  92:	fbe5 9403 	umlal	r9, r4, r5, r3
  96:	02e1      	lsls	r1, r4, #11
  98:	9900      	ldr	r1, [sp, #0]
  9a:	4451      	add	r1, sl
  9c:	eb01 050e 	add.w	r5, r1, lr
  a0:	d42b      	bmi.n	fa <compiler_builtins::float::mul::__muldf3+0xfa>
  a2:	0071      	lsls	r1, r6, #1
  a4:	ea41 7edb 	orr.w	lr, r1, fp, lsr #31
  a8:	0061      	lsls	r1, r4, #1
  aa:	ea41 74d9 	orr.w	r4, r1, r9, lsr #31
  ae:	ea4f 0149 	mov.w	r1, r9, lsl #1
  b2:	ea41 79d6 	orr.w	r9, r1, r6, lsr #31
  b6:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
  ba:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  be:	9901      	ldr	r1, [sp, #4]
  c0:	f240 72fe 	movw	r2, #2046	; 0x7fe
  c4:	4295      	cmp	r5, r2
  c6:	dc20      	bgt.n	10a <compiler_builtins::float::mul::__muldf3+0x10a>
  c8:	2d01      	cmp	r5, #1
  ca:	db46      	blt.n	15a <compiler_builtins::float::mul::__muldf3+0x15a>
  cc:	f36f 541f 	bfc	r4, #20, #12
  d0:	ea44 5605 	orr.w	r6, r4, r5, lsl #20
  d4:	e084      	b.n	1e0 <compiler_builtins::float::mul::__muldf3+0x1e0>
  d6:	f240 0b00 	movw	fp, #0
  da:	f02e 4500 	bic.w	r5, lr, #2147483648	; 0x80000000
  de:	f1dc 0100 	rsbs	r1, ip, #0
  e2:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
  e6:	eb7b 0105 	sbcs.w	r1, fp, r5
  ea:	d217      	bcs.n	11c <compiler_builtins::float::mul::__muldf3+0x11c>
  ec:	f44e 2100 	orr.w	r1, lr, #524288	; 0x80000
  f0:	4660      	mov	r0, ip
  f2:	b002      	add	sp, #8
  f4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  fa:	f2a5 35fe 	subw	r5, r5, #1022	; 0x3fe
  fe:	46b6      	mov	lr, r6
 100:	9901      	ldr	r1, [sp, #4]
 102:	f240 72fe 	movw	r2, #2046	; 0x7fe
 106:	4295      	cmp	r5, r2
 108:	ddde      	ble.n	c8 <compiler_builtins::float::mul::__muldf3+0xc8>
 10a:	f041 40e0 	orr.w	r0, r1, #1879048192	; 0x70000000
 10e:	f040 617f 	orr.w	r1, r0, #267386880	; 0xff00000
 112:	2000      	movs	r0, #0
 114:	b002      	add	sp, #8
 116:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 11a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 11c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 120:	4251      	negs	r1, r2
 122:	eb7b 0106 	sbcs.w	r1, fp, r6
 126:	d206      	bcs.n	136 <compiler_builtins::float::mul::__muldf3+0x136>
 128:	f443 2100 	orr.w	r1, r3, #524288	; 0x80000
 12c:	4610      	mov	r0, r2
 12e:	b002      	add	sp, #8
 130:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 136:	ea85 010b 	eor.w	r1, r5, fp
 13a:	ea51 010c 	orrs.w	r1, r1, ip
 13e:	d16e      	bne.n	21e <compiler_builtins::float::mul::__muldf3+0x21e>
 140:	ea52 0006 	orrs.w	r0, r2, r6
 144:	f000 8080 	beq.w	248 <compiler_builtins::float::mul::__muldf3+0x248>
 148:	f003 4000 	and.w	r0, r3, #2147483648	; 0x80000000
 14c:	ea80 010e 	eor.w	r1, r0, lr
 150:	4660      	mov	r0, ip
 152:	b002      	add	sp, #8
 154:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 15a:	f1c5 0c01 	rsb	ip, r5, #1
 15e:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
 162:	d8c6      	bhi.n	f2 <compiler_builtins::float::mul::__muldf3+0xf2>
 164:	f1cc 0320 	rsb	r3, ip, #32
 168:	fa29 f00c 	lsr.w	r0, r9, ip
 16c:	3d01      	subs	r5, #1
 16e:	fa04 f203 	lsl.w	r2, r4, r3
 172:	ea40 0802 	orr.w	r8, r0, r2
 176:	fa0e f003 	lsl.w	r0, lr, r3
 17a:	fa2b f30c 	lsr.w	r3, fp, ip
 17e:	4318      	orrs	r0, r3
 180:	ea49 030b 	orr.w	r3, r9, fp
 184:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 188:	f1bc 0220 	subs.w	r2, ip, #32
 18c:	bf58      	it	pl
 18e:	fa24 f802 	lsrpl.w	r8, r4, r2
 192:	2a00      	cmp	r2, #0
 194:	bf58      	it	pl
 196:	fa2e f002 	lsrpl.w	r0, lr, r2
 19a:	fa03 f605 	lsl.w	r6, r3, r5
 19e:	f1b5 0920 	subs.w	r9, r5, #32
 1a2:	bf58      	it	pl
 1a4:	2600      	movpl	r6, #0
 1a6:	ea46 0b00 	orr.w	fp, r6, r0
 1aa:	ea44 000e 	orr.w	r0, r4, lr
 1ae:	f1b9 0f00 	cmp.w	r9, #0
 1b2:	fa24 f60c 	lsr.w	r6, r4, ip
 1b6:	fa00 f005 	lsl.w	r0, r0, r5
 1ba:	f1c5 0520 	rsb	r5, r5, #32
 1be:	fa23 f505 	lsr.w	r5, r3, r5
 1c2:	ea45 0500 	orr.w	r5, r5, r0
 1c6:	fa2e f00c 	lsr.w	r0, lr, ip
 1ca:	bf58      	it	pl
 1cc:	fa03 f509 	lslpl.w	r5, r3, r9
 1d0:	2a00      	cmp	r2, #0
 1d2:	bf58      	it	pl
 1d4:	2000      	movpl	r0, #0
 1d6:	ea45 0e00 	orr.w	lr, r5, r0
 1da:	46c1      	mov	r9, r8
 1dc:	bf58      	it	pl
 1de:	2600      	movpl	r6, #0
 1e0:	4331      	orrs	r1, r6
 1e2:	f1db 0200 	rsbs	r2, fp, #0
 1e6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 1ea:	eb70 020e 	sbcs.w	r2, r0, lr
 1ee:	d207      	bcs.n	200 <compiler_builtins::float::mul::__muldf3+0x200>
 1f0:	f119 0001 	adds.w	r0, r9, #1
 1f4:	f141 0100 	adc.w	r1, r1, #0
 1f8:	b002      	add	sp, #8
 1fa:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 1fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 200:	ea80 000e 	eor.w	r0, r0, lr
 204:	ea50 000b 	orrs.w	r0, r0, fp
 208:	d119      	bne.n	23e <compiler_builtins::float::mul::__muldf3+0x23e>
 20a:	f009 0001 	and.w	r0, r9, #1
 20e:	eb10 0009 	adds.w	r0, r0, r9
 212:	f141 0100 	adc.w	r1, r1, #0
 216:	b002      	add	sp, #8
 218:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 21e:	ea86 010b 	eor.w	r1, r6, fp
 222:	4311      	orrs	r1, r2
 224:	d118      	bne.n	258 <compiler_builtins::float::mul::__muldf3+0x258>
 226:	ea5c 0005 	orrs.w	r0, ip, r5
 22a:	d00d      	beq.n	248 <compiler_builtins::float::mul::__muldf3+0x248>
 22c:	f00e 4000 	and.w	r0, lr, #2147483648	; 0x80000000
 230:	ea80 0103 	eor.w	r1, r0, r3
 234:	4610      	mov	r0, r2
 236:	b002      	add	sp, #8
 238:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 23c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 23e:	4648      	mov	r0, r9
 240:	b002      	add	sp, #8
 242:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 248:	2100      	movs	r1, #0
 24a:	2000      	movs	r0, #0
 24c:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 250:	b002      	add	sp, #8
 252:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 258:	ea5c 0105 	orrs.w	r1, ip, r5
 25c:	d027      	beq.n	2ae <compiler_builtins::float::mul::__muldf3+0x2ae>
 25e:	ea52 0106 	orrs.w	r1, r2, r6
 262:	d024      	beq.n	2ae <compiler_builtins::float::mul::__muldf3+0x2ae>
 264:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 268:	d226      	bcs.n	2b8 <compiler_builtins::float::mul::__muldf3+0x2b8>
 26a:	fabc f18c 	clz	r1, ip
 26e:	f1b9 0f00 	cmp.w	r9, #0
 272:	f101 0120 	add.w	r1, r1, #32
 276:	bf18      	it	ne
 278:	fab9 f189 	clzne	r1, r9
 27c:	f101 0335 	add.w	r3, r1, #53	; 0x35
 280:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 284:	f1c1 0e0c 	rsb	lr, r1, #12
 288:	f1c3 0420 	rsb	r4, r3, #32
 28c:	fa09 f503 	lsl.w	r5, r9, r3
 290:	fa2c f404 	lsr.w	r4, ip, r4
 294:	ea44 0905 	orr.w	r9, r4, r5
 298:	f1b3 0520 	subs.w	r5, r3, #32
 29c:	bf58      	it	pl
 29e:	fa0c f905 	lslpl.w	r9, ip, r5
 2a2:	fa0c fc03 	lsl.w	ip, ip, r3
 2a6:	bf58      	it	pl
 2a8:	f04f 0c00 	movpl.w	ip, #0
 2ac:	e006      	b.n	2bc <compiler_builtins::float::mul::__muldf3+0x2bc>
 2ae:	9901      	ldr	r1, [sp, #4]
 2b0:	b002      	add	sp, #8
 2b2:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 2b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 2b8:	f04f 0e00 	mov.w	lr, #0
 2bc:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
 2c0:	f4bf aecc 	bcs.w	5c <compiler_builtins::float::mul::__muldf3+0x5c>
 2c4:	fab2 f182 	clz	r1, r2
 2c8:	f1b8 0f00 	cmp.w	r8, #0
 2cc:	f101 0120 	add.w	r1, r1, #32
 2d0:	bf18      	it	ne
 2d2:	fab8 f188 	clzne	r1, r8
 2d6:	f101 0335 	add.w	r3, r1, #53	; 0x35
 2da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 2de:	ebae 0101 	sub.w	r1, lr, r1
 2e2:	f1c3 0520 	rsb	r5, r3, #32
 2e6:	f101 0e0c 	add.w	lr, r1, #12
 2ea:	fa08 f403 	lsl.w	r4, r8, r3
 2ee:	fa22 f505 	lsr.w	r5, r2, r5
 2f2:	ea45 0804 	orr.w	r8, r5, r4
 2f6:	f1b3 0420 	subs.w	r4, r3, #32
 2fa:	bf58      	it	pl
 2fc:	fa02 f804 	lslpl.w	r8, r2, r4
 300:	fa02 f203 	lsl.w	r2, r2, r3
 304:	bf58      	it	pl
 306:	2200      	movpl	r2, #0
 308:	e6a8      	b.n	5c <compiler_builtins::float::mul::__muldf3+0x5c>

Disassembly of section .text.compiler_builtins::float::mul::__mulsf3vfp:

00000000 <compiler_builtins::float::mul::__mulsf3vfp>:
   0:	ee20 0a20 	vmul.f32	s0, s0, s1
   4:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::mul::__muldf3vfp:

00000000 <compiler_builtins::float::mul::__muldf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.110.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_d2iz:

00000000 <__aeabi_d2iz>:
   0:	2300      	movs	r3, #0
   2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   a:	429a      	cmp	r2, r3
   c:	bf3c      	itt	cc
   e:	2000      	movcc	r0, #0
  10:	4770      	bxcc	lr
  12:	2300      	movs	r3, #0
  14:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
  18:	429a      	cmp	r2, r3
  1a:	d20f      	bcs.n	3c <__aeabi_d2iz+0x3c>
  1c:	221e      	movs	r2, #30
  1e:	0d40      	lsrs	r0, r0, #21
  20:	eba2 5211 	sub.w	r2, r2, r1, lsr #20
  24:	ea40 20c1 	orr.w	r0, r0, r1, lsl #11
  28:	f002 021f 	and.w	r2, r2, #31
  2c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
  30:	2900      	cmp	r1, #0
  32:	fa20 f002 	lsr.w	r0, r0, r2
  36:	bf48      	it	mi
  38:	4240      	negmi	r0, r0
  3a:	4770      	bx	lr
  3c:	2300      	movs	r3, #0
  3e:	3801      	subs	r0, #1
  40:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  44:	eb72 0003 	sbcs.w	r0, r2, r3
  48:	bf2e      	itee	cs
  4a:	2000      	movcs	r0, #0
  4c:	f06f 4000 	mvncc.w	r0, #2147483648	; 0x80000000
  50:	ea80 70e1 	eorcc.w	r0, r0, r1, asr #31
  54:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.111.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.fmaxf:

00000000 <fmaxf>:
   0:	eef4 0a40 	vcmp.f32	s1, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	eeb4 0a40 	vcmp.f32	s0, s0
   c:	fe30 1a80 	vselgt.f32	s2, s1, s0
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	fe10 0a81 	vselvs.f32	s0, s1, s2
  18:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.112.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixsfti:

00000000 <__fixsfti>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	ee10 ca10 	vmov	ip, s0
   c:	f02c 4000 	bic.w	r0, ip, #2147483648	; 0x80000000
  10:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
  14:	d206      	bcs.n	24 <__fixsfti+0x24>
  16:	2000      	movs	r0, #0
  18:	2100      	movs	r1, #0
  1a:	2200      	movs	r2, #0
  1c:	2300      	movs	r3, #0
  1e:	f85d 8b04 	ldr.w	r8, [sp], #4
  22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  24:	f1b0 4ffe 	cmp.w	r0, #2130706432	; 0x7f000000
  28:	d24d      	bcs.n	c6 <__fixsfti+0xc6>
  2a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  2e:	ea40 230c 	orr.w	r3, r0, ip, lsl #8
  32:	207e      	movs	r0, #126	; 0x7e
  34:	f04f 0e00 	mov.w	lr, #0
  38:	eba0 50dc 	sub.w	r0, r0, ip, lsr #23
  3c:	f000 047f 	and.w	r4, r0, #127	; 0x7f
  40:	f1c4 0020 	rsb	r0, r4, #32
  44:	f1c4 0140 	rsb	r1, r4, #64	; 0x40
  48:	f1b4 0820 	subs.w	r8, r4, #32
  4c:	fa03 f200 	lsl.w	r2, r3, r0
  50:	fa03 f601 	lsl.w	r6, r3, r1
  54:	f1a4 0140 	sub.w	r1, r4, #64	; 0x40
  58:	bf58      	it	pl
  5a:	fa23 f208 	lsrpl.w	r2, r3, r8
  5e:	2c40      	cmp	r4, #64	; 0x40
  60:	bf28      	it	cs
  62:	4672      	movcs	r2, lr
  64:	2800      	cmp	r0, #0
  66:	fa23 f101 	lsr.w	r1, r3, r1
  6a:	bf58      	it	pl
  6c:	2600      	movpl	r6, #0
  6e:	f1b4 0560 	subs.w	r5, r4, #96	; 0x60
  72:	bf58      	it	pl
  74:	2100      	movpl	r1, #0
  76:	2c40      	cmp	r4, #64	; 0x40
  78:	bf38      	it	cc
  7a:	4631      	movcc	r1, r6
  7c:	f1c4 0660 	rsb	r6, r4, #96	; 0x60
  80:	2c00      	cmp	r4, #0
  82:	bf08      	it	eq
  84:	4621      	moveq	r1, r4
  86:	fa03 f606 	lsl.w	r6, r3, r6
  8a:	2d00      	cmp	r5, #0
  8c:	bf58      	it	pl
  8e:	fa23 f605 	lsrpl.w	r6, r3, r5
  92:	2800      	cmp	r0, #0
  94:	f04f 0000 	mov.w	r0, #0
  98:	fa23 f304 	lsr.w	r3, r3, r4
  9c:	bf58      	it	pl
  9e:	2000      	movpl	r0, #0
  a0:	2c40      	cmp	r4, #64	; 0x40
  a2:	bf28      	it	cs
  a4:	4630      	movcs	r0, r6
  a6:	2c00      	cmp	r4, #0
  a8:	bf08      	it	eq
  aa:	4620      	moveq	r0, r4
  ac:	f1b8 0f00 	cmp.w	r8, #0
  b0:	bf58      	it	pl
  b2:	2300      	movpl	r3, #0
  b4:	2c40      	cmp	r4, #64	; 0x40
  b6:	bf28      	it	cs
  b8:	4673      	movcs	r3, lr
  ba:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
  be:	dd10      	ble.n	e2 <__fixsfti+0xe2>
  c0:	f85d 8b04 	ldr.w	r8, [sp], #4
  c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  c6:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  ca:	d8a4      	bhi.n	16 <__fixsfti+0x16>
  cc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
  d0:	ea80 73ec 	eor.w	r3, r0, ip, asr #31
  d4:	ea6f 70ec 	mvn.w	r0, ip, asr #31
  d8:	4601      	mov	r1, r0
  da:	4602      	mov	r2, r0
  dc:	f85d 8b04 	ldr.w	r8, [sp], #4
  e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  e2:	4240      	negs	r0, r0
  e4:	eb7e 0101 	sbcs.w	r1, lr, r1
  e8:	eb7e 0202 	sbcs.w	r2, lr, r2
  ec:	eb6e 0303 	sbc.w	r3, lr, r3
  f0:	f85d 8b04 	ldr.w	r8, [sp], #4
  f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.113.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memmove:

00000000 <__aeabi_memmove>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memmove>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.114.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ashldi3:

00000000 <__ashldi3>:
   0:	0693      	lsls	r3, r2, #26
   2:	bf41      	itttt	mi
   4:	f002 011f 	andmi.w	r1, r2, #31
   8:	fa00 f101 	lslmi.w	r1, r0, r1
   c:	2000      	movmi	r0, #0
   e:	4770      	bxmi	lr
  10:	2a00      	cmp	r2, #0
  12:	bf08      	it	eq
  14:	4770      	bxeq	lr
  16:	f002 031f 	and.w	r3, r2, #31
  1a:	4252      	negs	r2, r2
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	4099      	lsls	r1, r3
  22:	fa20 f202 	lsr.w	r2, r0, r2
  26:	4311      	orrs	r1, r2
  28:	4098      	lsls	r0, r3
  2a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.115.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_lmul:

00000000 <__aeabi_lmul>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4351      	muls	r1, r2
   a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   e:	fa1f fc80 	uxth.w	ip, r0
  12:	0c05      	lsrs	r5, r0, #16
  14:	b292      	uxth	r2, r2
  16:	fb02 f605 	mul.w	r6, r2, r5
  1a:	fb0e f40c 	mul.w	r4, lr, ip
  1e:	fb02 f20c 	mul.w	r2, r2, ip
  22:	f04f 0c00 	mov.w	ip, #0
  26:	fb03 1100 	mla	r1, r3, r0, r1
  2a:	1930      	adds	r0, r6, r4
  2c:	fb0e f505 	mul.w	r5, lr, r5
  30:	f14c 0300 	adc.w	r3, ip, #0
  34:	041b      	lsls	r3, r3, #16
  36:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
  3a:	eb12 4000 	adds.w	r0, r2, r0, lsl #16
  3e:	eb45 0203 	adc.w	r2, r5, r3
  42:	4411      	add	r1, r2
  44:	f85d bb04 	ldr.w	fp, [sp], #4
  48:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.116.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::libm::fmaxf::fmaxf:

00000000 <compiler_builtins::math::libm::fmaxf::fmaxf>:
   0:	eef4 0a40 	vcmp.f32	s1, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	eeb4 0a40 	vcmp.f32	s0, s0
   c:	fe30 1a80 	vselgt.f32	s2, s1, s0
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	fe10 0a81 	vselvs.f32	s0, s1, s2
  18:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.117.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_uldivmod:

00000000 <__aeabi_uldivmod>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	ac02      	add	r4, sp, #8
   6:	9400      	str	r4, [sp, #0]
   8:	f7ff fffe 	bl	0 <__udivmoddi4>
   c:	9a02      	ldr	r2, [sp, #8]
   e:	9b03      	ldr	r3, [sp, #12]
  10:	b004      	add	sp, #16
  12:	bd10      	pop	{r4, pc}
  14:	defe      	udf	#254	; 0xfe

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.118.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatunsidf:

00000000 <__floatunsidf>:
   0:	2800      	cmp	r0, #0
   2:	bf04      	itt	eq
   4:	ed9f 0b0e 	vldreq	d0, [pc, #56]	; 40 <__floatunsidf+0x40>
   8:	4770      	bxeq	lr
   a:	fab0 f180 	clz	r1, r0
   e:	f240 421d 	movw	r2, #1053	; 0x41d
  12:	f1c1 030b 	rsb	r3, r1, #11
  16:	1a52      	subs	r2, r2, r1
  18:	f1b1 0c0b 	subs.w	ip, r1, #11
  1c:	f101 0115 	add.w	r1, r1, #21
  20:	fa20 f303 	lsr.w	r3, r0, r3
  24:	bf58      	it	pl
  26:	fa00 f30c 	lslpl.w	r3, r0, ip
  2a:	eb03 5202 	add.w	r2, r3, r2, lsl #20
  2e:	4088      	lsls	r0, r1
  30:	f1bc 0f00 	cmp.w	ip, #0
  34:	bf58      	it	pl
  36:	2000      	movpl	r0, #0
  38:	ec42 0b10 	vmov	d0, r0, r2
  3c:	4770      	bx	lr
  3e:	bf00      	nop
	...

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.119.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memmove_element_unordered_atomic_1:

00000000 <__llvm_memmove_element_unordered_atomic_1>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	4281      	cmp	r1, r0
   a:	d217      	bcs.n	3c <__llvm_memmove_element_unordered_atomic_1+0x3c>
   c:	b302      	cbz	r2, 50 <__llvm_memmove_element_unordered_atomic_1+0x50>
   e:	f012 0e03 	ands.w	lr, r2, #3
  12:	f1a2 0c01 	sub.w	ip, r2, #1
  16:	d04c      	beq.n	b2 <__llvm_memmove_element_unordered_atomic_1+0xb2>
  18:	f811 300c 	ldrb.w	r3, [r1, ip]
  1c:	f1be 0f01 	cmp.w	lr, #1
  20:	f800 300c 	strb.w	r3, [r0, ip]
  24:	4663      	mov	r3, ip
  26:	d045      	beq.n	b4 <__llvm_memmove_element_unordered_atomic_1+0xb4>
  28:	1e93      	subs	r3, r2, #2
  2a:	f1be 0f02 	cmp.w	lr, #2
  2e:	5ccc      	ldrb	r4, [r1, r3]
  30:	54c4      	strb	r4, [r0, r3]
  32:	d03f      	beq.n	b4 <__llvm_memmove_element_unordered_atomic_1+0xb4>
  34:	1ed3      	subs	r3, r2, #3
  36:	5cca      	ldrb	r2, [r1, r3]
  38:	54c2      	strb	r2, [r0, r3]
  3a:	e03b      	b.n	b4 <__llvm_memmove_element_unordered_atomic_1+0xb4>
  3c:	b142      	cbz	r2, 50 <__llvm_memmove_element_unordered_atomic_1+0x50>
  3e:	1e53      	subs	r3, r2, #1
  40:	f002 0c03 	and.w	ip, r2, #3
  44:	2b03      	cmp	r3, #3
  46:	d206      	bcs.n	56 <__llvm_memmove_element_unordered_atomic_1+0x56>
  48:	2200      	movs	r2, #0
  4a:	f1bc 0f00 	cmp.w	ip, #0
  4e:	d11f      	bne.n	90 <__llvm_memmove_element_unordered_atomic_1+0x90>
  50:	f85d 8b04 	ldr.w	r8, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	f022 0203 	bic.w	r2, r2, #3
  5a:	f101 0e01 	add.w	lr, r1, #1
  5e:	4254      	negs	r4, r2
  60:	f100 0801 	add.w	r8, r0, #1
  64:	f06f 0203 	mvn.w	r2, #3
  68:	eb0e 0502 	add.w	r5, lr, r2
  6c:	eb08 0302 	add.w	r3, r8, r2
  70:	3204      	adds	r2, #4
  72:	78ee      	ldrb	r6, [r5, #3]
  74:	70de      	strb	r6, [r3, #3]
  76:	792e      	ldrb	r6, [r5, #4]
  78:	711e      	strb	r6, [r3, #4]
  7a:	796e      	ldrb	r6, [r5, #5]
  7c:	715e      	strb	r6, [r3, #5]
  7e:	79ad      	ldrb	r5, [r5, #6]
  80:	719d      	strb	r5, [r3, #6]
  82:	18a3      	adds	r3, r4, r2
  84:	3304      	adds	r3, #4
  86:	d1ef      	bne.n	68 <__llvm_memmove_element_unordered_atomic_1+0x68>
  88:	3204      	adds	r2, #4
  8a:	f1bc 0f00 	cmp.w	ip, #0
  8e:	d0df      	beq.n	50 <__llvm_memmove_element_unordered_atomic_1+0x50>
  90:	5c8b      	ldrb	r3, [r1, r2]
  92:	f1bc 0f01 	cmp.w	ip, #1
  96:	5483      	strb	r3, [r0, r2]
  98:	d0da      	beq.n	50 <__llvm_memmove_element_unordered_atomic_1+0x50>
  9a:	1c53      	adds	r3, r2, #1
  9c:	f1bc 0f02 	cmp.w	ip, #2
  a0:	5cce      	ldrb	r6, [r1, r3]
  a2:	54c6      	strb	r6, [r0, r3]
  a4:	d0d4      	beq.n	50 <__llvm_memmove_element_unordered_atomic_1+0x50>
  a6:	3202      	adds	r2, #2
  a8:	5c89      	ldrb	r1, [r1, r2]
  aa:	5481      	strb	r1, [r0, r2]
  ac:	f85d 8b04 	ldr.w	r8, [sp], #4
  b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  b2:	4613      	mov	r3, r2
  b4:	f1bc 0f03 	cmp.w	ip, #3
  b8:	d3ca      	bcc.n	50 <__llvm_memmove_element_unordered_atomic_1+0x50>
  ba:	f1a0 0c04 	sub.w	ip, r0, #4
  be:	3902      	subs	r1, #2
  c0:	18ca      	adds	r2, r1, r3
  c2:	eb0c 0003 	add.w	r0, ip, r3
  c6:	7854      	ldrb	r4, [r2, #1]
  c8:	70c4      	strb	r4, [r0, #3]
  ca:	5ccc      	ldrb	r4, [r1, r3]
  cc:	7084      	strb	r4, [r0, #2]
  ce:	f812 4c01 	ldrb.w	r4, [r2, #-1]
  d2:	7044      	strb	r4, [r0, #1]
  d4:	f812 0c02 	ldrb.w	r0, [r2, #-2]
  d8:	f80c 0003 	strb.w	r0, [ip, r3]
  dc:	3b04      	subs	r3, #4
  de:	d1ef      	bne.n	c0 <__llvm_memmove_element_unordered_atomic_1+0xc0>
  e0:	e7b6      	b.n	50 <__llvm_memmove_element_unordered_atomic_1+0x50>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.12.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dcmpeq:

00000000 <__aeabi_dcmpeq>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4684      	mov	ip, r0
   a:	2400      	movs	r4, #0
   c:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
  10:	f1dc 0500 	rsbs	r5, ip, #0
  14:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  18:	f04f 0000 	mov.w	r0, #0
  1c:	eb74 050e 	sbcs.w	r5, r4, lr
  20:	d311      	bcc.n	46 <__aeabi_dcmpeq+0x46>
  22:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  26:	4256      	negs	r6, r2
  28:	41ac      	sbcs	r4, r5
  2a:	d30c      	bcc.n	46 <__aeabi_dcmpeq+0x46>
  2c:	ea42 000c 	orr.w	r0, r2, ip
  30:	ea45 060e 	orr.w	r6, r5, lr
  34:	4330      	orrs	r0, r6
  36:	d009      	beq.n	4c <__aeabi_dcmpeq+0x4c>
  38:	ea8c 0002 	eor.w	r0, ip, r2
  3c:	4059      	eors	r1, r3
  3e:	4308      	orrs	r0, r1
  40:	fab0 f080 	clz	r0, r0
  44:	0940      	lsrs	r0, r0, #5
  46:	f85d bb04 	ldr.w	fp, [sp], #4
  4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4c:	2001      	movs	r0, #1
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.120.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dsub:

00000000 <__aeabi_dsub>:
   0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
   4:	f7ff bffe 	b.w	0 <compiler_builtins::float::add::__adddf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.121.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gedf2:

00000000 <__gedf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  12:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  16:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  1a:	4253      	negs	r3, r2
  1c:	eb75 0301 	sbcs.w	r3, r5, r1
  20:	d328      	bcc.n	74 <__gedf2+0x74>
  22:	ec5c 3b11 	vmov	r3, ip, d1
  26:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  2a:	425e      	negs	r6, r3
  2c:	41a5      	sbcs	r5, r4
  2e:	d321      	bcc.n	74 <__gedf2+0x74>
  30:	ea43 0002 	orr.w	r0, r3, r2
  34:	4321      	orrs	r1, r4
  36:	4308      	orrs	r0, r1
  38:	d00d      	beq.n	56 <__gedf2+0x56>
  3a:	ea0c 000e 	and.w	r0, ip, lr
  3e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  42:	dd0c      	ble.n	5e <__gedf2+0x5e>
  44:	1ad0      	subs	r0, r2, r3
  46:	eb7e 000c 	sbcs.w	r0, lr, ip
  4a:	da0c      	bge.n	66 <__gedf2+0x66>
  4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	2000      	movs	r0, #0
  58:	f85d bb04 	ldr.w	fp, [sp], #4
  5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5e:	1a98      	subs	r0, r3, r2
  60:	eb7c 000e 	sbcs.w	r0, ip, lr
  64:	dbf2      	blt.n	4c <__gedf2+0x4c>
  66:	ea82 0003 	eor.w	r0, r2, r3
  6a:	ea8e 010c 	eor.w	r1, lr, ip
  6e:	4308      	orrs	r0, r1
  70:	bf18      	it	ne
  72:	2001      	movne	r0, #1
  74:	f85d bb04 	ldr.w	fp, [sp], #4
  78:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.122.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixunssfsi:

00000000 <__fixunssfsi>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
   8:	bf3c      	itt	cc
   a:	2000      	movcc	r0, #0
   c:	4770      	bxcc	lr
   e:	f1b1 4f9f 	cmp.w	r1, #1333788672	; 0x4f800000
  12:	d20a      	bcs.n	2a <__fixunssfsi+0x2a>
  14:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  18:	221e      	movs	r2, #30
  1a:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  1e:	eba2 51d1 	sub.w	r1, r2, r1, lsr #23
  22:	f001 011f 	and.w	r1, r1, #31
  26:	40c8      	lsrs	r0, r1
  28:	4770      	bx	lr
  2a:	2000      	movs	r0, #0
  2c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  30:	bf98      	it	ls
  32:	f04f 30ff 	movls.w	r0, #4294967295	; 0xffffffff
  36:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.123.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_ldivmod:

00000000 <__aeabi_ldivmod>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	ac02      	add	r4, sp, #8
   6:	9400      	str	r4, [sp, #0]
   8:	f7ff fffe 	bl	0 <__divmoddi4>
   c:	9a02      	ldr	r2, [sp, #8]
   e:	9b03      	ldr	r3, [sp, #12]
  10:	b004      	add	sp, #16
  12:	bd10      	pop	{r4, pc}
  14:	defe      	udf	#254	; 0xfe

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.124.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dcmplt:

00000000 <__aeabi_dcmplt>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4684      	mov	ip, r0
   a:	2400      	movs	r4, #0
   c:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
  10:	f1dc 0500 	rsbs	r5, ip, #0
  14:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  18:	f04f 0000 	mov.w	r0, #0
  1c:	eb74 050e 	sbcs.w	r5, r4, lr
  20:	d316      	bcc.n	50 <__aeabi_dcmplt+0x50>
  22:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  26:	4256      	negs	r6, r2
  28:	41ac      	sbcs	r4, r5
  2a:	d311      	bcc.n	50 <__aeabi_dcmplt+0x50>
  2c:	ea42 040c 	orr.w	r4, r2, ip
  30:	ea45 060e 	orr.w	r6, r5, lr
  34:	4326      	orrs	r6, r4
  36:	d00b      	beq.n	50 <__aeabi_dcmplt+0x50>
  38:	ea03 0001 	and.w	r0, r3, r1
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd09      	ble.n	56 <__aeabi_dcmplt+0x56>
  42:	ebbc 0202 	subs.w	r2, ip, r2
  46:	f04f 0000 	mov.w	r0, #0
  4a:	4199      	sbcs	r1, r3
  4c:	bfb8      	it	lt
  4e:	2001      	movlt	r0, #1
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	ebb2 020c 	subs.w	r2, r2, ip
  5a:	f04f 0000 	mov.w	r0, #0
  5e:	eb73 0101 	sbcs.w	r1, r3, r1
  62:	bfb8      	it	lt
  64:	2001      	movlt	r0, #1
  66:	f85d bb04 	ldr.w	fp, [sp], #4
  6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.125.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memset_element_unordered_atomic_4:

00000000 <__llvm_memset_element_unordered_atomic_4>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	bd80      	popeq	{r7, pc}
   a:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   e:	f04f 0e01 	mov.w	lr, #1
  12:	4359      	muls	r1, r3
  14:	0893      	lsrs	r3, r2, #2
  16:	2b01      	cmp	r3, #1
  18:	bf88      	it	hi
  1a:	ea4f 0e92 	movhi.w	lr, r2, lsr #2
  1e:	f1ae 0201 	sub.w	r2, lr, #1
  22:	f00e 0c03 	and.w	ip, lr, #3
  26:	2a03      	cmp	r2, #3
  28:	d201      	bcs.n	2e <__llvm_memset_element_unordered_atomic_4+0x2e>
  2a:	2200      	movs	r2, #0
  2c:	e010      	b.n	50 <__llvm_memset_element_unordered_atomic_4+0x50>
  2e:	f02e 0203 	bic.w	r2, lr, #3
  32:	f1a0 0310 	sub.w	r3, r0, #16
  36:	f1c2 0e00 	rsb	lr, r2, #0
  3a:	2200      	movs	r2, #0
  3c:	3a04      	subs	r2, #4
  3e:	6119      	str	r1, [r3, #16]
  40:	6159      	str	r1, [r3, #20]
  42:	4596      	cmp	lr, r2
  44:	6199      	str	r1, [r3, #24]
  46:	61d9      	str	r1, [r3, #28]
  48:	f103 0310 	add.w	r3, r3, #16
  4c:	d1f6      	bne.n	3c <__llvm_memset_element_unordered_atomic_4+0x3c>
  4e:	4252      	negs	r2, r2
  50:	f1bc 0f00 	cmp.w	ip, #0
  54:	bf1c      	itt	ne
  56:	f840 1022 	strne.w	r1, [r0, r2, lsl #2]
  5a:	f1bc 0f01 	cmpne.w	ip, #1
  5e:	d100      	bne.n	62 <__llvm_memset_element_unordered_atomic_4+0x62>
  60:	bd80      	pop	{r7, pc}
  62:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  66:	f1bc 0f02 	cmp.w	ip, #2
  6a:	6041      	str	r1, [r0, #4]
  6c:	bf18      	it	ne
  6e:	6081      	strne	r1, [r0, #8]
  70:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.126.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixunsdfsi:

00000000 <__fixunsdfsi>:
   0:	ec51 2b10 	vmov	r2, r1, d0
   4:	2000      	movs	r0, #0
   6:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   a:	4281      	cmp	r1, r0
   c:	bf3c      	itt	cc
   e:	2000      	movcc	r0, #0
  10:	4770      	bxcc	lr
  12:	2000      	movs	r0, #0
  14:	f2c4 10f0 	movt	r0, #16880	; 0x41f0
  18:	4281      	cmp	r1, r0
  1a:	d20c      	bcs.n	36 <__fixunsdfsi+0x36>
  1c:	201e      	movs	r0, #30
  1e:	0d52      	lsrs	r2, r2, #21
  20:	eba0 5011 	sub.w	r0, r0, r1, lsr #20
  24:	ea42 21c1 	orr.w	r1, r2, r1, lsl #11
  28:	f000 001f 	and.w	r0, r0, #31
  2c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  30:	fa21 f000 	lsr.w	r0, r1, r0
  34:	4770      	bx	lr
  36:	2300      	movs	r3, #0
  38:	2000      	movs	r0, #0
  3a:	3a01      	subs	r2, #1
  3c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  40:	4199      	sbcs	r1, r3
  42:	bf38      	it	cc
  44:	2001      	movcc	r0, #1
  46:	2800      	cmp	r0, #0
  48:	bf18      	it	ne
  4a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  4e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.127.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memmove8:

00000000 <__aeabi_memmove8>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memmove8>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.128.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatundidf:

00000000 <__floatundidf>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ea50 0201 	orrs.w	r2, r0, r1
   8:	d02d      	beq.n	66 <__floatundidf+0x66>
   a:	fab0 f280 	clz	r2, r0
   e:	2900      	cmp	r1, #0
  10:	f102 0220 	add.w	r2, r2, #32
  14:	bf18      	it	ne
  16:	fab1 f281 	clzne	r2, r1
  1a:	f1c2 0320 	rsb	r3, r2, #32
  1e:	4091      	lsls	r1, r2
  20:	fa20 f303 	lsr.w	r3, r0, r3
  24:	4319      	orrs	r1, r3
  26:	f1b2 0320 	subs.w	r3, r2, #32
  2a:	bf58      	it	pl
  2c:	fa00 f103 	lslpl.w	r1, r0, r3
  30:	fa00 f002 	lsl.w	r0, r0, r2
  34:	bf58      	it	pl
  36:	2000      	movpl	r0, #0
  38:	0ac3      	lsrs	r3, r0, #11
  3a:	ea43 5e41 	orr.w	lr, r3, r1, lsl #21
  3e:	0540      	lsls	r0, r0, #21
  40:	0ac9      	lsrs	r1, r1, #11
  42:	ea6f 0c0e 	mvn.w	ip, lr
  46:	ea0c 73d0 	and.w	r3, ip, r0, lsr #31
  4a:	425b      	negs	r3, r3
  4c:	eba1 5102 	sub.w	r1, r1, r2, lsl #20
  50:	f160 0000 	sbc.w	r0, r0, #0
  54:	2200      	movs	r2, #0
  56:	f2c4 32d0 	movt	r2, #17360	; 0x43d0
  5a:	eb1e 70d0 	adds.w	r0, lr, r0, lsr #31
  5e:	4151      	adcs	r1, r2
  60:	ec41 0b10 	vmov	d0, r0, r1
  64:	bd80      	pop	{r7, pc}
  66:	ed9f 0b02 	vldr	d0, [pc, #8]	; 70 <__floatundidf+0x70>
  6a:	bd80      	pop	{r7, pc}
  6c:	bf00      	nop
  6e:	bf00      	nop
	...

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.129.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__muloti4:

00000000 <__muloti4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	4686      	mov	lr, r0
   c:	460c      	mov	r4, r1
   e:	ea41 0003 	orr.w	r0, r1, r3
  12:	ea4e 0102 	orr.w	r1, lr, r2
  16:	4308      	orrs	r0, r1
  18:	f04f 0800 	mov.w	r8, #0
  1c:	d063      	beq.n	e6 <__muloti4+0xe6>
  1e:	f107 0b08 	add.w	fp, r7, #8
  22:	697e      	ldr	r6, [r7, #20]
  24:	4615      	mov	r5, r2
  26:	2200      	movs	r2, #0
  28:	e89b 0e00 	ldmia.w	fp, {r9, sl, fp}
  2c:	ea4a 0106 	orr.w	r1, sl, r6
  30:	f04f 0c00 	mov.w	ip, #0
  34:	ea49 000b 	orr.w	r0, r9, fp
  38:	4308      	orrs	r0, r1
  3a:	f04f 0100 	mov.w	r1, #0
  3e:	f04f 0000 	mov.w	r0, #0
  42:	f000 8123 	beq.w	28c <__muloti4+0x28c>
  46:	ea89 70e6 	eor.w	r0, r9, r6, asr #31
  4a:	ea8a 72e6 	eor.w	r2, sl, r6, asr #31
  4e:	ebb0 70e6 	subs.w	r0, r0, r6, asr #31
  52:	ea8b 71e6 	eor.w	r1, fp, r6, asr #31
  56:	eb72 79e6 	sbcs.w	r9, r2, r6, asr #31
  5a:	ea85 72e3 	eor.w	r2, r5, r3, asr #31
  5e:	eb71 7be6 	sbcs.w	fp, r1, r6, asr #31
  62:	ea86 71e6 	eor.w	r1, r6, r6, asr #31
  66:	ea8e 75e3 	eor.w	r5, lr, r3, asr #31
  6a:	eb61 7ae6 	sbc.w	sl, r1, r6, asr #31
  6e:	ebb5 78e3 	subs.w	r8, r5, r3, asr #31
  72:	ea84 71e3 	eor.w	r1, r4, r3, asr #31
  76:	eb71 71e3 	sbcs.w	r1, r1, r3, asr #31
  7a:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
  7e:	eb72 72e3 	sbcs.w	r2, r2, r3, asr #31
  82:	eb65 7ce3 	sbc.w	ip, r5, r3, asr #31
  86:	4073      	eors	r3, r6
  88:	9302      	str	r3, [sp, #8]
  8a:	1e53      	subs	r3, r2, #1
  8c:	f04f 0601 	mov.w	r6, #1
  90:	f17c 0300 	sbcs.w	r3, ip, #0
  94:	d22d      	bcs.n	f2 <__muloti4+0xf2>
  96:	fba0 3408 	umull	r3, r4, r0, r8
  9a:	2500      	movs	r5, #0
  9c:	fba0 6e01 	umull	r6, lr, r0, r1
  a0:	9301      	str	r3, [sp, #4]
  a2:	2300      	movs	r3, #0
  a4:	fbe9 4308 	umlal	r4, r3, r9, r8
  a8:	1936      	adds	r6, r6, r4
  aa:	461e      	mov	r6, r3
  ac:	eb53 030e 	adcs.w	r3, r3, lr
  b0:	f145 0300 	adc.w	r3, r5, #0
  b4:	fba2 e500 	umull	lr, r5, r2, r0
  b8:	fbe0 4601 	umlal	r4, r6, r0, r1
  bc:	fb02 5509 	mla	r5, r2, r9, r5
  c0:	fbe9 6301 	umlal	r6, r3, r9, r1
  c4:	fb0c 5000 	mla	r0, ip, r0, r5
  c8:	eb16 060e 	adds.w	r6, r6, lr
  cc:	eb43 0e00 	adc.w	lr, r3, r0
  d0:	2001      	movs	r0, #1
  d2:	ebbb 0000 	subs.w	r0, fp, r0
  d6:	f17a 0000 	sbcs.w	r0, sl, #0
  da:	d25d      	bcs.n	198 <__muloti4+0x198>
  dc:	f8dd 9004 	ldr.w	r9, [sp, #4]
  e0:	f04f 0800 	mov.w	r8, #0
  e4:	e0bb      	b.n	25e <__muloti4+0x25e>
  e6:	2000      	movs	r0, #0
  e8:	2100      	movs	r1, #0
  ea:	2200      	movs	r2, #0
  ec:	f04f 0c00 	mov.w	ip, #0
  f0:	e0cc      	b.n	28c <__muloti4+0x28c>
  f2:	ebbb 0306 	subs.w	r3, fp, r6
  f6:	f17a 0300 	sbcs.w	r3, sl, #0
  fa:	f080 8087 	bcs.w	20c <__muloti4+0x20c>
  fe:	fba8 3400 	umull	r3, r4, r8, r0
 102:	2500      	movs	r5, #0
 104:	fbe1 4500 	umlal	r4, r5, r1, r0
 108:	9301      	str	r3, [sp, #4]
 10a:	fba8 6e09 	umull	r6, lr, r8, r9
 10e:	462b      	mov	r3, r5
 110:	1936      	adds	r6, r6, r4
 112:	fbe8 4309 	umlal	r4, r3, r8, r9
 116:	eb55 060e 	adcs.w	r6, r5, lr
 11a:	f04f 0600 	mov.w	r6, #0
 11e:	fbab e508 	umull	lr, r5, fp, r8
 122:	f146 0600 	adc.w	r6, r6, #0
 126:	fbe1 3609 	umlal	r3, r6, r1, r9
 12a:	fb0b 5101 	mla	r1, fp, r1, r5
 12e:	fb0a 1108 	mla	r1, sl, r8, r1
 132:	eb13 080e 	adds.w	r8, r3, lr
 136:	fba2 e500 	umull	lr, r5, r2, r0
 13a:	4171      	adcs	r1, r6
 13c:	9100      	str	r1, [sp, #0]
 13e:	2100      	movs	r1, #0
 140:	fbec 5100 	umlal	r5, r1, ip, r0
 144:	fba2 0309 	umull	r0, r3, r2, r9
 148:	1940      	adds	r0, r0, r5
 14a:	4608      	mov	r0, r1
 14c:	4159      	adcs	r1, r3
 14e:	fbab 3602 	umull	r3, r6, fp, r2
 152:	f04f 0100 	mov.w	r1, #0
 156:	f141 0100 	adc.w	r1, r1, #0
 15a:	fbe2 5009 	umlal	r5, r0, r2, r9
 15e:	fb0b 660c 	mla	r6, fp, ip, r6
 162:	fbec 0109 	umlal	r0, r1, ip, r9
 166:	f8dd 9004 	ldr.w	r9, [sp, #4]
 16a:	fb0a 6202 	mla	r2, sl, r2, r6
 16e:	18c0      	adds	r0, r0, r3
 170:	4151      	adcs	r1, r2
 172:	4240      	negs	r0, r0
 174:	f04f 0200 	mov.w	r2, #0
 178:	eb72 0001 	sbcs.w	r0, r2, r1
 17c:	f04f 0000 	mov.w	r0, #0
 180:	bf38      	it	cc
 182:	2001      	movcc	r0, #1
 184:	9900      	ldr	r1, [sp, #0]
 186:	eb18 060e 	adds.w	r6, r8, lr
 18a:	eb51 0e05 	adcs.w	lr, r1, r5
 18e:	f142 0100 	adc.w	r1, r2, #0
 192:	ea41 0800 	orr.w	r8, r1, r0
 196:	e062      	b.n	25e <__muloti4+0x25e>
 198:	fbab 9008 	umull	r9, r0, fp, r8
 19c:	4653      	mov	r3, sl
 19e:	2500      	movs	r5, #0
 1a0:	fbe3 0508 	umlal	r0, r5, r3, r8
 1a4:	fbab 3801 	umull	r3, r8, fp, r1
 1a8:	181b      	adds	r3, r3, r0
 1aa:	462b      	mov	r3, r5
 1ac:	eb55 0508 	adcs.w	r5, r5, r8
 1b0:	fbeb 0301 	umlal	r0, r3, fp, r1
 1b4:	f04f 0500 	mov.w	r5, #0
 1b8:	f145 0500 	adc.w	r5, r5, #0
 1bc:	fbea 3501 	umlal	r3, r5, sl, r1
 1c0:	fba2 810b 	umull	r8, r1, r2, fp
 1c4:	fb02 110a 	mla	r1, r2, sl, r1
 1c8:	eb13 0208 	adds.w	r2, r3, r8
 1cc:	fb0c 110b 	mla	r1, ip, fp, r1
 1d0:	4169      	adcs	r1, r5
 1d2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 1d6:	ebb5 0309 	subs.w	r3, r5, r9
 1da:	eb75 0300 	sbcs.w	r3, r5, r0
 1de:	f04f 0300 	mov.w	r3, #0
 1e2:	eb73 0202 	sbcs.w	r2, r3, r2
 1e6:	eb73 0101 	sbcs.w	r1, r3, r1
 1ea:	f04f 0200 	mov.w	r2, #0
 1ee:	f04f 0100 	mov.w	r1, #0
 1f2:	bf38      	it	cc
 1f4:	2101      	movcc	r1, #1
 1f6:	eb16 0609 	adds.w	r6, r6, r9
 1fa:	eb5e 0e00 	adcs.w	lr, lr, r0
 1fe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 202:	f142 0000 	adc.w	r0, r2, #0
 206:	ea40 0801 	orr.w	r8, r0, r1
 20a:	e028      	b.n	25e <__muloti4+0x25e>
 20c:	fba0 3408 	umull	r3, r4, r0, r8
 210:	2600      	movs	r6, #0
 212:	f04f 0e00 	mov.w	lr, #0
 216:	fbe9 4608 	umlal	r4, r6, r9, r8
 21a:	9301      	str	r3, [sp, #4]
 21c:	fba0 5301 	umull	r5, r3, r0, r1
 220:	192d      	adds	r5, r5, r4
 222:	4173      	adcs	r3, r6
 224:	fbe0 4601 	umlal	r4, r6, r0, r1
 228:	f14e 0300 	adc.w	r3, lr, #0
 22c:	fba8 e50b 	umull	lr, r5, r8, fp
 230:	fb08 550a 	mla	r5, r8, sl, r5
 234:	fbe9 6301 	umlal	r6, r3, r9, r1
 238:	fb01 580b 	mla	r8, r1, fp, r5
 23c:	fba2 5100 	umull	r5, r1, r2, r0
 240:	fb02 1109 	mla	r1, r2, r9, r1
 244:	f8dd 9004 	ldr.w	r9, [sp, #4]
 248:	fb0c 1000 	mla	r0, ip, r0, r1
 24c:	eb15 010e 	adds.w	r1, r5, lr
 250:	eb40 0008 	adc.w	r0, r0, r8
 254:	1876      	adds	r6, r6, r1
 256:	eb43 0e00 	adc.w	lr, r3, r0
 25a:	f04f 0801 	mov.w	r8, #1
 25e:	f1d9 0000 	rsbs	r0, r9, #0
 262:	f04f 0300 	mov.w	r3, #0
 266:	eb73 0104 	sbcs.w	r1, r3, r4
 26a:	9d02      	ldr	r5, [sp, #8]
 26c:	eb73 0206 	sbcs.w	r2, r3, r6
 270:	eb63 0c0e 	sbc.w	ip, r3, lr
 274:	2d00      	cmp	r5, #0
 276:	bf5f      	itttt	pl
 278:	4621      	movpl	r1, r4
 27a:	4632      	movpl	r2, r6
 27c:	4648      	movpl	r0, r9
 27e:	46f4      	movpl	ip, lr
 280:	ea9c 0605 	eors.w	r6, ip, r5
 284:	bf48      	it	mi
 286:	2301      	movmi	r3, #1
 288:	ea48 0803 	orr.w	r8, r8, r3
 28c:	69bb      	ldr	r3, [r7, #24]
 28e:	f8c3 8000 	str.w	r8, [r3]
 292:	4663      	mov	r3, ip
 294:	b003      	add	sp, #12
 296:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 29a:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.13.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_f2d:

00000000 <__aeabi_f2d>:
   0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
   4:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
   8:	f1b1 4ffe 	cmp.w	r1, #2130706432	; 0x7f000000
   c:	d209      	bcs.n	22 <__aeabi_f2d+0x22>
   e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  12:	eb01 01d2 	add.w	r1, r1, r2, lsr #3
  16:	0752      	lsls	r2, r2, #29
  18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  1c:	4301      	orrs	r1, r0
  1e:	4610      	mov	r0, r2
  20:	4770      	bx	lr
  22:	0dd1      	lsrs	r1, r2, #23
  24:	29fe      	cmp	r1, #254	; 0xfe
  26:	d90a      	bls.n	3e <__aeabi_f2d+0x3e>
  28:	2100      	movs	r1, #0
  2a:	0742      	lsls	r2, r0, #29
  2c:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
  30:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
  34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  38:	4301      	orrs	r1, r0
  3a:	4610      	mov	r0, r2
  3c:	4770      	bx	lr
  3e:	b31a      	cbz	r2, 88 <__aeabi_f2d+0x88>
  40:	b580      	push	{r7, lr}
  42:	466f      	mov	r7, sp
  44:	fab2 f382 	clz	r3, r2
  48:	f1c3 010b 	rsb	r1, r3, #11
  4c:	f1b3 0c0b 	subs.w	ip, r3, #11
  50:	fa22 f101 	lsr.w	r1, r2, r1
  54:	bf58      	it	pl
  56:	fa02 f10c 	lslpl.w	r1, r2, ip
  5a:	f481 1e80 	eor.w	lr, r1, #1048576	; 0x100000
  5e:	f240 3189 	movw	r1, #905	; 0x389
  62:	f1bc 0f00 	cmp.w	ip, #0
  66:	eba1 0103 	sub.w	r1, r1, r3
  6a:	f103 0315 	add.w	r3, r3, #21
  6e:	ea4e 5101 	orr.w	r1, lr, r1, lsl #20
  72:	fa02 f203 	lsl.w	r2, r2, r3
  76:	bf58      	it	pl
  78:	2200      	movpl	r2, #0
  7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  7e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  82:	4301      	orrs	r1, r0
  84:	4610      	mov	r0, r2
  86:	4770      	bx	lr
  88:	2200      	movs	r2, #0
  8a:	2100      	movs	r1, #0
  8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  90:	4301      	orrs	r1, r0
  92:	4610      	mov	r0, r2
  94:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.130.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memmove4:

00000000 <__aeabi_memmove4>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memmove4>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.131.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__udivmoddi4:

00000000 <__udivmoddi4>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
   8:	f8d7 c008 	ldr.w	ip, [r7, #8]
   c:	f1bc 0f00 	cmp.w	ip, #0
  10:	bf18      	it	ne
  12:	e9cc 2300 	strdne	r2, r3, [ip]
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.132.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixunssfdi:

00000000 <__fixunssfdi>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
   8:	bf3e      	ittt	cc
   a:	2000      	movcc	r0, #0
   c:	2100      	movcc	r1, #0
   e:	4770      	bxcc	lr
  10:	f1b1 4fbf 	cmp.w	r1, #1602224128	; 0x5f800000
  14:	d216      	bcs.n	44 <__fixunssfdi+0x44>
  16:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  1a:	ea40 2201 	orr.w	r2, r0, r1, lsl #8
  1e:	203e      	movs	r0, #62	; 0x3e
  20:	eba0 50d1 	sub.w	r0, r0, r1, lsr #23
  24:	f000 013f 	and.w	r1, r0, #63	; 0x3f
  28:	f1c1 0020 	rsb	r0, r1, #32
  2c:	f1b1 0320 	subs.w	r3, r1, #32
  30:	fa22 f101 	lsr.w	r1, r2, r1
  34:	fa02 f000 	lsl.w	r0, r2, r0
  38:	bf58      	it	pl
  3a:	fa22 f003 	lsrpl.w	r0, r2, r3
  3e:	bf58      	it	pl
  40:	2100      	movpl	r1, #0
  42:	4770      	bx	lr
  44:	2000      	movs	r0, #0
  46:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  4a:	bf98      	it	ls
  4c:	f04f 30ff 	movls.w	r0, #4294967295	; 0xffffffff
  50:	4601      	mov	r1, r0
  52:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.133.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memmove_element_unordered_atomic_2:

00000000 <__llvm_memmove_element_unordered_atomic_2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	0853      	lsrs	r3, r2, #1
   a:	4281      	cmp	r1, r0
   c:	d21c      	bcs.n	48 <__llvm_memmove_element_unordered_atomic_2+0x48>
   e:	2a00      	cmp	r2, #0
  10:	d073      	beq.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  12:	f013 0e03 	ands.w	lr, r3, #3
  16:	f1a3 0c01 	sub.w	ip, r3, #1
  1a:	d055      	beq.n	c8 <__llvm_memmove_element_unordered_atomic_2+0xc8>
  1c:	f831 201c 	ldrh.w	r2, [r1, ip, lsl #1]
  20:	f1be 0f01 	cmp.w	lr, #1
  24:	f820 201c 	strh.w	r2, [r0, ip, lsl #1]
  28:	4662      	mov	r2, ip
  2a:	d04e      	beq.n	ca <__llvm_memmove_element_unordered_atomic_2+0xca>
  2c:	1e9a      	subs	r2, r3, #2
  2e:	f1be 0f02 	cmp.w	lr, #2
  32:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
  36:	f820 4012 	strh.w	r4, [r0, r2, lsl #1]
  3a:	d046      	beq.n	ca <__llvm_memmove_element_unordered_atomic_2+0xca>
  3c:	1eda      	subs	r2, r3, #3
  3e:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
  42:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
  46:	e040      	b.n	ca <__llvm_memmove_element_unordered_atomic_2+0xca>
  48:	2a00      	cmp	r2, #0
  4a:	d056      	beq.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  4c:	2b01      	cmp	r3, #1
  4e:	bf98      	it	ls
  50:	2301      	movls	r3, #1
  52:	1e5a      	subs	r2, r3, #1
  54:	f003 0c03 	and.w	ip, r3, #3
  58:	2a03      	cmp	r2, #3
  5a:	d201      	bcs.n	60 <__llvm_memmove_element_unordered_atomic_2+0x60>
  5c:	2300      	movs	r3, #0
  5e:	e01b      	b.n	98 <__llvm_memmove_element_unordered_atomic_2+0x98>
  60:	f023 0e03 	bic.w	lr, r3, #3
  64:	2300      	movs	r3, #0
  66:	f06f 0201 	mvn.w	r2, #1
  6a:	eb01 0902 	add.w	r9, r1, r2
  6e:	1886      	adds	r6, r0, r2
  70:	eb00 0443 	add.w	r4, r0, r3, lsl #1
  74:	3208      	adds	r2, #8
  76:	f8b9 5002 	ldrh.w	r5, [r9, #2]
  7a:	8075      	strh	r5, [r6, #2]
  7c:	eb01 0543 	add.w	r5, r1, r3, lsl #1
  80:	3304      	adds	r3, #4
  82:	f8b5 8002 	ldrh.w	r8, [r5, #2]
  86:	459e      	cmp	lr, r3
  88:	f8a4 8002 	strh.w	r8, [r4, #2]
  8c:	88ad      	ldrh	r5, [r5, #4]
  8e:	80a5      	strh	r5, [r4, #4]
  90:	f8b9 4008 	ldrh.w	r4, [r9, #8]
  94:	8134      	strh	r4, [r6, #8]
  96:	d1e8      	bne.n	6a <__llvm_memmove_element_unordered_atomic_2+0x6a>
  98:	f1bc 0f00 	cmp.w	ip, #0
  9c:	d02d      	beq.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  9e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
  a2:	f1bc 0f01 	cmp.w	ip, #1
  a6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
  aa:	d026      	beq.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  ac:	1c5a      	adds	r2, r3, #1
  ae:	f1bc 0f02 	cmp.w	ip, #2
  b2:	f831 6012 	ldrh.w	r6, [r1, r2, lsl #1]
  b6:	f820 6012 	strh.w	r6, [r0, r2, lsl #1]
  ba:	d01e      	beq.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  bc:	1c9a      	adds	r2, r3, #2
  be:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  c2:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
  c6:	e018      	b.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  c8:	461a      	mov	r2, r3
  ca:	f1bc 0f03 	cmp.w	ip, #3
  ce:	d314      	bcc.n	fa <__llvm_memmove_element_unordered_atomic_2+0xfa>
  d0:	eb00 0042 	add.w	r0, r0, r2, lsl #1
  d4:	eb01 0142 	add.w	r1, r1, r2, lsl #1
  d8:	3808      	subs	r0, #8
  da:	3904      	subs	r1, #4
  dc:	884b      	ldrh	r3, [r1, #2]
  de:	3a04      	subs	r2, #4
  e0:	80c3      	strh	r3, [r0, #6]
  e2:	880b      	ldrh	r3, [r1, #0]
  e4:	8083      	strh	r3, [r0, #4]
  e6:	f831 3c02 	ldrh.w	r3, [r1, #-2]
  ea:	8043      	strh	r3, [r0, #2]
  ec:	f831 3c04 	ldrh.w	r3, [r1, #-4]
  f0:	f1a1 0108 	sub.w	r1, r1, #8
  f4:	f820 3908 	strh.w	r3, [r0], #-8
  f8:	d1f0      	bne.n	dc <__llvm_memmove_element_unordered_atomic_2+0xdc>
  fa:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.134.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memclr4:

00000000 <__aeabi_memclr4>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memclr4>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.135.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.fminf:

00000000 <fminf>:
   0:	eef4 0a40 	vcmp.f32	s1, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	eef4 0a60 	vcmp.f32	s1, s1
   c:	fe30 1a20 	vselgt.f32	s2, s0, s1
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	fe10 0a01 	vselvs.f32	s0, s0, s2
  18:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.136.rcgu.o:     file format elf32-littlearm


compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.137.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_i2f:

00000000 <__aeabi_i2f>:
   0:	2800      	cmp	r0, #0
   2:	d016      	beq.n	32 <__aeabi_i2f+0x32>
   4:	4601      	mov	r1, r0
   6:	bf48      	it	mi
   8:	4241      	negmi	r1, r0
   a:	fab1 f281 	clz	r2, r1
   e:	4091      	lsls	r1, r2
  10:	f3c1 13c0 	ubfx	r3, r1, #7, #1
  14:	ea23 2311 	bic.w	r3, r3, r1, lsr #8
  18:	ebc3 6301 	rsb	r3, r3, r1, lsl #24
  1c:	0a09      	lsrs	r1, r1, #8
  1e:	eba1 51c2 	sub.w	r1, r1, r2, lsl #23
  22:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
  26:	f101 419d 	add.w	r1, r1, #1317011456	; 0x4e800000
  2a:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  2e:	4308      	orrs	r0, r1
  30:	4770      	bx	lr
  32:	2100      	movs	r1, #0
  34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  38:	4308      	orrs	r0, r1
  3a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.138.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatundisf:

00000000 <__floatundisf>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	fab0 f280 	clz	r2, r0
   8:	2900      	cmp	r1, #0
   a:	f102 0e20 	add.w	lr, r2, #32
   e:	bf18      	it	ne
  10:	fab1 fe81 	clzne	lr, r1
  14:	f00e 043f 	and.w	r4, lr, #63	; 0x3f
  18:	f1c4 0220 	rsb	r2, r4, #32
  1c:	f1b4 0320 	subs.w	r3, r4, #32
  20:	fa01 fc04 	lsl.w	ip, r1, r4
  24:	fa20 f202 	lsr.w	r2, r0, r2
  28:	ea42 020c 	orr.w	r2, r2, ip
  2c:	bf58      	it	pl
  2e:	fa00 f203 	lslpl.w	r2, r0, r3
  32:	fa00 f304 	lsl.w	r3, r0, r4
  36:	bf58      	it	pl
  38:	2300      	movpl	r3, #0
  3a:	0a1c      	lsrs	r4, r3, #8
  3c:	ea44 6402 	orr.w	r4, r4, r2, lsl #24
  40:	b29b      	uxth	r3, r3
  42:	4323      	orrs	r3, r4
  44:	4308      	orrs	r0, r1
  46:	ea4f 74d3 	mov.w	r4, r3, lsr #31
  4a:	ea24 2412 	bic.w	r4, r4, r2, lsr #8
  4e:	eba3 0304 	sub.w	r3, r3, r4
  52:	ea4f 2412 	mov.w	r4, r2, lsr #8
  56:	eba4 54ce 	sub.w	r4, r4, lr, lsl #23
  5a:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  5e:	bf08      	it	eq
  60:	0a14      	lsreq	r4, r2, #8
  62:	eb04 70d3 	add.w	r0, r4, r3, lsr #31
  66:	ee00 0a10 	vmov	s0, r0
  6a:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.139.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_f2lz:

00000000 <__aeabi_f2lz>:
   0:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
   4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
   8:	d330      	bcc.n	6c <__aeabi_f2lz+0x6c>
   a:	f1b1 4fbe 	cmp.w	r1, #1593835520	; 0x5f000000
   e:	d223      	bcs.n	58 <__aeabi_f2lz+0x58>
  10:	b580      	push	{r7, lr}
  12:	466f      	mov	r7, sp
  14:	223e      	movs	r2, #62	; 0x3e
  16:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  1a:	eba2 52d0 	sub.w	r2, r2, r0, lsr #23
  1e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  22:	f002 023f 	and.w	r2, r2, #63	; 0x3f
  26:	f1c2 0320 	rsb	r3, r2, #32
  2a:	f1b2 0c20 	subs.w	ip, r2, #32
  2e:	fa01 fe03 	lsl.w	lr, r1, r3
  32:	fa21 f302 	lsr.w	r3, r1, r2
  36:	bf58      	it	pl
  38:	fa21 fe0c 	lsrpl.w	lr, r1, ip
  3c:	bf58      	it	pl
  3e:	2300      	movpl	r3, #0
  40:	2100      	movs	r1, #0
  42:	f1de 0200 	rsbs	r2, lr, #0
  46:	4199      	sbcs	r1, r3
  48:	2800      	cmp	r0, #0
  4a:	bf5c      	itt	pl
  4c:	4672      	movpl	r2, lr
  4e:	4619      	movpl	r1, r3
  50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  54:	4610      	mov	r0, r2
  56:	4770      	bx	lr
  58:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  5c:	bf9f      	itttt	ls
  5e:	f06f 4100 	mvnls.w	r1, #2147483648	; 0x80000000
  62:	ea81 71e0 	eorls.w	r1, r1, r0, asr #31
  66:	ea6f 70e0 	mvnls.w	r0, r0, asr #31
  6a:	4770      	bxls	lr
  6c:	2000      	movs	r0, #0
  6e:	2100      	movs	r1, #0
  70:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.14.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::arm::__aeabi_memcpy:

00000000 <compiler_builtins::arm::__aeabi_memcpy>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memcpy>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memcpy4:

00000000 <compiler_builtins::arm::__aeabi_memcpy4>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	2a04      	cmp	r2, #4
   6:	d340      	bcc.n	8a <compiler_builtins::arm::__aeabi_memcpy4+0x8a>
   8:	f1a2 0e04 	sub.w	lr, r2, #4
   c:	2301      	movs	r3, #1
   e:	eb03 039e 	add.w	r3, r3, lr, lsr #2
  12:	f013 0403 	ands.w	r4, r3, #3
  16:	d00e      	beq.n	36 <compiler_builtins::arm::__aeabi_memcpy4+0x36>
  18:	468c      	mov	ip, r1
  1a:	4603      	mov	r3, r0
  1c:	f85c 5b04 	ldr.w	r5, [ip], #4
  20:	2c01      	cmp	r4, #1
  22:	f843 5b04 	str.w	r5, [r3], #4
  26:	d10f      	bne.n	48 <compiler_builtins::arm::__aeabi_memcpy4+0x48>
  28:	4618      	mov	r0, r3
  2a:	4661      	mov	r1, ip
  2c:	4672      	mov	r2, lr
  2e:	f1be 0f0c 	cmp.w	lr, #12
  32:	d21b      	bcs.n	6c <compiler_builtins::arm::__aeabi_memcpy4+0x6c>
  34:	e002      	b.n	3c <compiler_builtins::arm::__aeabi_memcpy4+0x3c>
  36:	f1be 0f0c 	cmp.w	lr, #12
  3a:	d217      	bcs.n	6c <compiler_builtins::arm::__aeabi_memcpy4+0x6c>
  3c:	4618      	mov	r0, r3
  3e:	4661      	mov	r1, ip
  40:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
  44:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memcpy4>
  48:	684b      	ldr	r3, [r1, #4]
  4a:	2c02      	cmp	r4, #2
  4c:	6043      	str	r3, [r0, #4]
  4e:	d103      	bne.n	58 <compiler_builtins::arm::__aeabi_memcpy4+0x58>
  50:	3a08      	subs	r2, #8
  52:	3108      	adds	r1, #8
  54:	3008      	adds	r0, #8
  56:	e004      	b.n	62 <compiler_builtins::arm::__aeabi_memcpy4+0x62>
  58:	688b      	ldr	r3, [r1, #8]
  5a:	3a0c      	subs	r2, #12
  5c:	6083      	str	r3, [r0, #8]
  5e:	310c      	adds	r1, #12
  60:	300c      	adds	r0, #12
  62:	4603      	mov	r3, r0
  64:	468c      	mov	ip, r1
  66:	f1be 0f0c 	cmp.w	lr, #12
  6a:	d3e7      	bcc.n	3c <compiler_builtins::arm::__aeabi_memcpy4+0x3c>
  6c:	680b      	ldr	r3, [r1, #0]
  6e:	3a10      	subs	r2, #16
  70:	6003      	str	r3, [r0, #0]
  72:	2a03      	cmp	r2, #3
  74:	684b      	ldr	r3, [r1, #4]
  76:	6043      	str	r3, [r0, #4]
  78:	688b      	ldr	r3, [r1, #8]
  7a:	6083      	str	r3, [r0, #8]
  7c:	68cb      	ldr	r3, [r1, #12]
  7e:	f101 0110 	add.w	r1, r1, #16
  82:	60c3      	str	r3, [r0, #12]
  84:	f100 0010 	add.w	r0, r0, #16
  88:	d8f0      	bhi.n	6c <compiler_builtins::arm::__aeabi_memcpy4+0x6c>
  8a:	468c      	mov	ip, r1
  8c:	4603      	mov	r3, r0
  8e:	4618      	mov	r0, r3
  90:	4661      	mov	r1, ip
  92:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
  96:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memcpy4>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memcpy8:

00000000 <compiler_builtins::arm::__aeabi_memcpy8>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memcpy8>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memmove:

00000000 <compiler_builtins::arm::__aeabi_memmove>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memmove>

Disassembly of section .text..Lanon.8ee2226181f5c85493e36feab9689d79.0:

00000000 <compiler_builtins::arm::__aeabi_memmove4>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memmove4>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memset:

00000000 <compiler_builtins::arm::__aeabi_memset>:
   0:	460b      	mov	r3, r1
   2:	4611      	mov	r1, r2
   4:	461a      	mov	r2, r3
   6:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memset>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memset4:

00000000 <compiler_builtins::arm::__aeabi_memset4>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	4613      	mov	r3, r2
   6:	b2d2      	uxtb	r2, r2
   8:	2904      	cmp	r1, #4
   a:	d339      	bcc.n	80 <compiler_builtins::arm::__aeabi_memset4+0x80>
   c:	0414      	lsls	r4, r2, #16
   e:	f1a1 0e04 	sub.w	lr, r1, #4
  12:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  16:	2401      	movs	r4, #1
  18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  1c:	eb04 049e 	add.w	r4, r4, lr, lsr #2
  20:	4413      	add	r3, r2
  22:	f014 0403 	ands.w	r4, r4, #3
  26:	d00a      	beq.n	3e <compiler_builtins::arm::__aeabi_memset4+0x3e>
  28:	4684      	mov	ip, r0
  2a:	2c01      	cmp	r4, #1
  2c:	f84c 3b04 	str.w	r3, [ip], #4
  30:	d10d      	bne.n	4e <compiler_builtins::arm::__aeabi_memset4+0x4e>
  32:	4660      	mov	r0, ip
  34:	4671      	mov	r1, lr
  36:	f1be 0f0c 	cmp.w	lr, #12
  3a:	d219      	bcs.n	70 <compiler_builtins::arm::__aeabi_memset4+0x70>
  3c:	e002      	b.n	44 <compiler_builtins::arm::__aeabi_memset4+0x44>
  3e:	f1be 0f0c 	cmp.w	lr, #12
  42:	d215      	bcs.n	70 <compiler_builtins::arm::__aeabi_memset4+0x70>
  44:	4660      	mov	r0, ip
  46:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
  4a:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memset4>
  4e:	2c02      	cmp	r4, #2
  50:	6043      	str	r3, [r0, #4]
  52:	d106      	bne.n	62 <compiler_builtins::arm::__aeabi_memset4+0x62>
  54:	3908      	subs	r1, #8
  56:	3008      	adds	r0, #8
  58:	4684      	mov	ip, r0
  5a:	f1be 0f0c 	cmp.w	lr, #12
  5e:	d207      	bcs.n	70 <compiler_builtins::arm::__aeabi_memset4+0x70>
  60:	e7f0      	b.n	44 <compiler_builtins::arm::__aeabi_memset4+0x44>
  62:	6083      	str	r3, [r0, #8]
  64:	390c      	subs	r1, #12
  66:	300c      	adds	r0, #12
  68:	4684      	mov	ip, r0
  6a:	f1be 0f0c 	cmp.w	lr, #12
  6e:	d3e9      	bcc.n	44 <compiler_builtins::arm::__aeabi_memset4+0x44>
  70:	3910      	subs	r1, #16
  72:	e9c0 3300 	strd	r3, r3, [r0]
  76:	e9c0 3302 	strd	r3, r3, [r0, #8]
  7a:	3010      	adds	r0, #16
  7c:	2903      	cmp	r1, #3
  7e:	d8f7      	bhi.n	70 <compiler_builtins::arm::__aeabi_memset4+0x70>
  80:	4684      	mov	ip, r0
  82:	4660      	mov	r0, ip
  84:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
  88:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memset4>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memset8:

00000000 <compiler_builtins::arm::__aeabi_memset8>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memset8>

Disassembly of section .text.compiler_builtins::arm::__aeabi_memclr:

00000000 <compiler_builtins::arm::__aeabi_memclr>:
   0:	2200      	movs	r2, #0
   2:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memclr>

Disassembly of section .text..Lanon.8ee2226181f5c85493e36feab9689d79.1:

00000000 <compiler_builtins::arm::__aeabi_memclr4>:
   0:	2200      	movs	r2, #0
   2:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memclr4>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.140.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__addsf3:

00000000 <__addsf3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::add::__addsf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.141.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__muldi3:

00000000 <__muldi3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4351      	muls	r1, r2
   a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   e:	fa1f fc80 	uxth.w	ip, r0
  12:	0c05      	lsrs	r5, r0, #16
  14:	b292      	uxth	r2, r2
  16:	fb02 f605 	mul.w	r6, r2, r5
  1a:	fb0e f40c 	mul.w	r4, lr, ip
  1e:	fb02 f20c 	mul.w	r2, r2, ip
  22:	f04f 0c00 	mov.w	ip, #0
  26:	fb03 1100 	mla	r1, r3, r0, r1
  2a:	1930      	adds	r0, r6, r4
  2c:	fb0e f505 	mul.w	r5, lr, r5
  30:	f14c 0300 	adc.w	r3, ip, #0
  34:	041b      	lsls	r3, r3, #16
  36:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
  3a:	eb12 4000 	adds.w	r0, r2, r0, lsl #16
  3e:	eb45 0203 	adc.w	r2, r5, r3
  42:	4411      	add	r1, r2
  44:	f85d bb04 	ldr.w	fp, [sp], #4
  48:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.142.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ashlti3:

00000000 <__ashlti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	68bd      	ldr	r5, [r7, #8]
   a:	066c      	lsls	r4, r5, #25
   c:	d43e      	bmi.n	8c <__ashlti3+0x8c>
   e:	b3d5      	cbz	r5, 86 <__ashlti3+0x86>
  10:	f005 0e3f 	and.w	lr, r5, #63	; 0x3f
  14:	426d      	negs	r5, r5
  16:	f1ce 0620 	rsb	r6, lr, #32
  1a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  1e:	fa01 fc0e 	lsl.w	ip, r1, lr
  22:	fa03 f30e 	lsl.w	r3, r3, lr
  26:	fa20 f406 	lsr.w	r4, r0, r6
  2a:	ea4c 0c04 	orr.w	ip, ip, r4
  2e:	f1be 0420 	subs.w	r4, lr, #32
  32:	fa22 f606 	lsr.w	r6, r2, r6
  36:	bf58      	it	pl
  38:	fa00 fc04 	lslpl.w	ip, r0, r4
  3c:	4333      	orrs	r3, r6
  3e:	2c00      	cmp	r4, #0
  40:	fa21 f605 	lsr.w	r6, r1, r5
  44:	bf58      	it	pl
  46:	fa02 f304 	lslpl.w	r3, r2, r4
  4a:	f1b5 0820 	subs.w	r8, r5, #32
  4e:	bf58      	it	pl
  50:	2600      	movpl	r6, #0
  52:	4333      	orrs	r3, r6
  54:	fa20 f605 	lsr.w	r6, r0, r5
  58:	f1c5 0520 	rsb	r5, r5, #32
  5c:	f1b8 0f00 	cmp.w	r8, #0
  60:	fa00 f00e 	lsl.w	r0, r0, lr
  64:	fa01 f505 	lsl.w	r5, r1, r5
  68:	ea45 0506 	orr.w	r5, r5, r6
  6c:	bf58      	it	pl
  6e:	fa21 f508 	lsrpl.w	r5, r1, r8
  72:	fa02 f10e 	lsl.w	r1, r2, lr
  76:	2c00      	cmp	r4, #0
  78:	bf58      	it	pl
  7a:	2100      	movpl	r1, #0
  7c:	ea41 0205 	orr.w	r2, r1, r5
  80:	4661      	mov	r1, ip
  82:	bf58      	it	pl
  84:	2000      	movpl	r0, #0
  86:	f85d 8b04 	ldr.w	r8, [sp], #4
  8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  8c:	f005 023f 	and.w	r2, r5, #63	; 0x3f
  90:	f1c2 0320 	rsb	r3, r2, #32
  94:	4091      	lsls	r1, r2
  96:	fa20 f303 	lsr.w	r3, r0, r3
  9a:	430b      	orrs	r3, r1
  9c:	f1b2 0120 	subs.w	r1, r2, #32
  a0:	fa00 f202 	lsl.w	r2, r0, r2
  a4:	bf58      	it	pl
  a6:	fa00 f301 	lslpl.w	r3, r0, r1
  aa:	bf58      	it	pl
  ac:	2200      	movpl	r2, #0
  ae:	2000      	movs	r0, #0
  b0:	2100      	movs	r1, #0
  b2:	f85d 8b04 	ldr.w	r8, [sp], #4
  b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.143.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatdisf:

00000000 <__floatdisf>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	ea80 72e1 	eor.w	r2, r0, r1, asr #31
   8:	ebb2 7ee1 	subs.w	lr, r2, r1, asr #31
   c:	fabe f38e 	clz	r3, lr
  10:	f103 0c20 	add.w	ip, r3, #32
  14:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
  18:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
  1c:	2b00      	cmp	r3, #0
  1e:	bf18      	it	ne
  20:	fab3 fc83 	clzne	ip, r3
  24:	f00c 023f 	and.w	r2, ip, #63	; 0x3f
  28:	f1c2 0420 	rsb	r4, r2, #32
  2c:	4093      	lsls	r3, r2
  2e:	fa2e f404 	lsr.w	r4, lr, r4
  32:	4323      	orrs	r3, r4
  34:	f1b2 0420 	subs.w	r4, r2, #32
  38:	fa0e f202 	lsl.w	r2, lr, r2
  3c:	bf58      	it	pl
  3e:	fa0e f304 	lslpl.w	r3, lr, r4
  42:	bf58      	it	pl
  44:	2200      	movpl	r2, #0
  46:	0a14      	lsrs	r4, r2, #8
  48:	b292      	uxth	r2, r2
  4a:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  4e:	4308      	orrs	r0, r1
  50:	ea42 0204 	orr.w	r2, r2, r4
  54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  58:	ea4f 74d2 	mov.w	r4, r2, lsr #31
  5c:	ea24 2413 	bic.w	r4, r4, r3, lsr #8
  60:	eba2 0204 	sub.w	r2, r2, r4
  64:	ea4f 2413 	mov.w	r4, r3, lsr #8
  68:	eba4 54cc 	sub.w	r4, r4, ip, lsl #23
  6c:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  70:	bf08      	it	eq
  72:	0a1c      	lsreq	r4, r3, #8
  74:	eb04 70d2 	add.w	r0, r4, r2, lsr #31
  78:	4308      	orrs	r0, r1
  7a:	ee00 0a10 	vmov	s0, r0
  7e:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.144.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__umodti3:

00000000 <__umodti3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b08e      	sub	sp, #56	; 0x38
   6:	4684      	mov	ip, r0
   8:	e9d7 0e02 	ldrd	r0, lr, [r7, #8]
   c:	e9cd 0e02 	strd	r0, lr, [sp, #8]
  10:	a806      	add	r0, sp, #24
  12:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  16:	e9cd 2300 	strd	r2, r3, [sp]
  1a:	4662      	mov	r2, ip
  1c:	460b      	mov	r3, r1
  1e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  22:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  26:	ab0a      	add	r3, sp, #40	; 0x28
  28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  2a:	b00e      	add	sp, #56	; 0x38
  2c:	bdb0      	pop	{r4, r5, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.145.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_u128_mulo:

00000000 <__rust_u128_mulo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	e9d7 4e02 	ldrd	r4, lr, [r7, #8]
   e:	2601      	movs	r6, #1
  10:	e9d7 8c06 	ldrd	r8, ip, [r7, #24]
  14:	e9d7 b504 	ldrd	fp, r5, [r7, #16]
  18:	1e61      	subs	r1, r4, #1
  1a:	f17e 0100 	sbcs.w	r1, lr, #0
  1e:	d263      	bcs.n	e8 <__rust_u128_mulo+0xe8>
  20:	fbab 1902 	umull	r1, r9, fp, r2
  24:	f04f 0c00 	mov.w	ip, #0
  28:	9001      	str	r0, [sp, #4]
  2a:	4658      	mov	r0, fp
  2c:	fbe5 9c02 	umlal	r9, ip, r5, r2
  30:	f04f 0a00 	mov.w	sl, #0
  34:	9102      	str	r1, [sp, #8]
  36:	4671      	mov	r1, lr
  38:	fbab 8e03 	umull	r8, lr, fp, r3
  3c:	46a3      	mov	fp, r4
  3e:	eb18 0409 	adds.w	r4, r8, r9
  42:	46a8      	mov	r8, r5
  44:	4664      	mov	r4, ip
  46:	eb5c 060e 	adcs.w	r6, ip, lr
  4a:	fbe0 9403 	umlal	r9, r4, r0, r3
  4e:	f14a 0600 	adc.w	r6, sl, #0
  52:	468e      	mov	lr, r1
  54:	f8d7 c01c 	ldr.w	ip, [r7, #28]
  58:	fbe5 4603 	umlal	r4, r6, r5, r3
  5c:	fbab 5100 	umull	r5, r1, fp, r0
  60:	fb0b 1108 	mla	r1, fp, r8, r1
  64:	1964      	adds	r4, r4, r5
  66:	69bd      	ldr	r5, [r7, #24]
  68:	fb0e 1100 	mla	r1, lr, r0, r1
  6c:	f04f 0001 	mov.w	r0, #1
  70:	414e      	adcs	r6, r1
  72:	1a29      	subs	r1, r5, r0
  74:	f17c 0100 	sbcs.w	r1, ip, #0
  78:	d333      	bcc.n	e2 <__rust_u128_mulo+0xe2>
  7a:	fba5 e102 	umull	lr, r1, r5, r2
  7e:	4628      	mov	r0, r5
  80:	2500      	movs	r5, #0
  82:	46e3      	mov	fp, ip
  84:	fbec 1502 	umlal	r1, r5, ip, r2
  88:	4684      	mov	ip, r0
  8a:	fba0 2803 	umull	r2, r8, r0, r3
  8e:	1852      	adds	r2, r2, r1
  90:	462a      	mov	r2, r5
  92:	eb55 0508 	adcs.w	r5, r5, r8
  96:	fbe0 1203 	umlal	r1, r2, r0, r3
  9a:	68b8      	ldr	r0, [r7, #8]
  9c:	f14a 0500 	adc.w	r5, sl, #0
  a0:	fbeb 2503 	umlal	r2, r5, fp, r3
  a4:	fba0 830c 	umull	r8, r3, r0, ip
  a8:	fb00 330b 	mla	r3, r0, fp, r3
  ac:	68f8      	ldr	r0, [r7, #12]
  ae:	eb12 0208 	adds.w	r2, r2, r8
  b2:	fb00 330c 	mla	r3, r0, ip, r3
  b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  ba:	416b      	adcs	r3, r5
  bc:	ebb0 050e 	subs.w	r5, r0, lr
  c0:	eb70 0501 	sbcs.w	r5, r0, r1
  c4:	eb7a 0202 	sbcs.w	r2, sl, r2
  c8:	eb7a 0203 	sbcs.w	r2, sl, r3
  cc:	f04f 0200 	mov.w	r2, #0
  d0:	bf38      	it	cc
  d2:	2201      	movcc	r2, #1
  d4:	eb14 040e 	adds.w	r4, r4, lr
  d8:	414e      	adcs	r6, r1
  da:	f14a 0100 	adc.w	r1, sl, #0
  de:	ea41 0a02 	orr.w	sl, r1, r2
  e2:	e9dd 0c01 	ldrd	r0, ip, [sp, #4]
  e6:	e085      	b.n	1f4 <__rust_u128_mulo+0x1f4>
  e8:	ebb8 0106 	subs.w	r1, r8, r6
  ec:	f17c 0100 	sbcs.w	r1, ip, #0
  f0:	d253      	bcs.n	19a <__rust_u128_mulo+0x19a>
  f2:	fba2 190b 	umull	r1, r9, r2, fp
  f6:	46aa      	mov	sl, r5
  f8:	2500      	movs	r5, #0
  fa:	fbe3 950b 	umlal	r9, r5, r3, fp
  fe:	9102      	str	r1, [sp, #8]
 100:	fba2 640a 	umull	r6, r4, r2, sl
 104:	4629      	mov	r1, r5
 106:	eb16 0609 	adds.w	r6, r6, r9
 10a:	fbe2 910a 	umlal	r9, r1, r2, sl
 10e:	eb55 0604 	adcs.w	r6, r5, r4
 112:	f04f 0400 	mov.w	r4, #0
 116:	f144 0600 	adc.w	r6, r4, #0
 11a:	fba8 5402 	umull	r5, r4, r8, r2
 11e:	fbe3 160a 	umlal	r1, r6, r3, sl
 122:	fb08 4303 	mla	r3, r8, r3, r4
 126:	1949      	adds	r1, r1, r5
 128:	f04f 0500 	mov.w	r5, #0
 12c:	fb0c 3202 	mla	r2, ip, r2, r3
 130:	68bb      	ldr	r3, [r7, #8]
 132:	9101      	str	r1, [sp, #4]
 134:	fba3 410a 	umull	r4, r1, r3, sl
 138:	eb46 0802 	adc.w	r8, r6, r2
 13c:	fba3 c60b 	umull	ip, r6, r3, fp
 140:	fbee 650b 	umlal	r6, r5, lr, fp
 144:	f04f 0b00 	mov.w	fp, #0
 148:	19a4      	adds	r4, r4, r6
 14a:	462c      	mov	r4, r5
 14c:	4169      	adcs	r1, r5
 14e:	fbe3 640a 	umlal	r6, r4, r3, sl
 152:	69bd      	ldr	r5, [r7, #24]
 154:	f14b 0100 	adc.w	r1, fp, #0
 158:	fbee 410a 	umlal	r4, r1, lr, sl
 15c:	fba5 a203 	umull	sl, r2, r5, r3
 160:	fb05 220e 	mla	r2, r5, lr, r2
 164:	69fd      	ldr	r5, [r7, #28]
 166:	eb14 040a 	adds.w	r4, r4, sl
 16a:	fb05 2203 	mla	r2, r5, r3, r2
 16e:	4151      	adcs	r1, r2
 170:	4262      	negs	r2, r4
 172:	eb7b 0101 	sbcs.w	r1, fp, r1
 176:	f04f 0200 	mov.w	r2, #0
 17a:	f04f 0100 	mov.w	r1, #0
 17e:	bf38      	it	cc
 180:	2101      	movcc	r1, #1
 182:	9b01      	ldr	r3, [sp, #4]
 184:	eb13 040c 	adds.w	r4, r3, ip
 188:	f8dd c008 	ldr.w	ip, [sp, #8]
 18c:	eb56 0608 	adcs.w	r6, r6, r8
 190:	f142 0200 	adc.w	r2, r2, #0
 194:	ea42 0a01 	orr.w	sl, r2, r1
 198:	e02c      	b.n	1f4 <__rust_u128_mulo+0x1f4>
 19a:	fbab c902 	umull	ip, r9, fp, r2
 19e:	2600      	movs	r6, #0
 1a0:	46aa      	mov	sl, r5
 1a2:	2100      	movs	r1, #0
 1a4:	fbe5 9602 	umlal	r9, r6, r5, r2
 1a8:	fbab 5403 	umull	r5, r4, fp, r3
 1ac:	eb15 0509 	adds.w	r5, r5, r9
 1b0:	eb56 0504 	adcs.w	r5, r6, r4
 1b4:	fbeb 9603 	umlal	r9, r6, fp, r3
 1b8:	f141 0100 	adc.w	r1, r1, #0
 1bc:	fbea 6103 	umlal	r6, r1, sl, r3
 1c0:	f8d7 a01c 	ldr.w	sl, [r7, #28]
 1c4:	fba2 5408 	umull	r5, r4, r2, r8
 1c8:	fb02 420a 	mla	r2, r2, sl, r4
 1cc:	f04f 0a01 	mov.w	sl, #1
 1d0:	9502      	str	r5, [sp, #8]
 1d2:	697d      	ldr	r5, [r7, #20]
 1d4:	fb03 2208 	mla	r2, r3, r8, r2
 1d8:	f8d7 8008 	ldr.w	r8, [r7, #8]
 1dc:	fba8 340b 	umull	r3, r4, r8, fp
 1e0:	fb08 4405 	mla	r4, r8, r5, r4
 1e4:	9d02      	ldr	r5, [sp, #8]
 1e6:	195b      	adds	r3, r3, r5
 1e8:	fb0e 440b 	mla	r4, lr, fp, r4
 1ec:	4162      	adcs	r2, r4
 1ee:	18f4      	adds	r4, r6, r3
 1f0:	eb41 0602 	adc.w	r6, r1, r2
 1f4:	f880 a010 	strb.w	sl, [r0, #16]
 1f8:	e9c0 c900 	strd	ip, r9, [r0]
 1fc:	e9c0 4602 	strd	r4, r6, [r0, #8]
 200:	b003      	add	sp, #12
 202:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 206:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.146.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::libm::fmin::fmin:

00000000 <compiler_builtins::math::libm::fmin::fmin>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	ec59 8b10 	vmov	r8, r9, d0
   c:	ec5a 6b11 	vmov	r6, sl, d1
  10:	4640      	mov	r0, r8
  12:	4649      	mov	r1, r9
  14:	4632      	mov	r2, r6
  16:	4653      	mov	r3, sl
  18:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  1c:	2800      	cmp	r0, #0
  1e:	464d      	mov	r5, r9
  20:	4644      	mov	r4, r8
  22:	4630      	mov	r0, r6
  24:	4651      	mov	r1, sl
  26:	4632      	mov	r2, r6
  28:	4653      	mov	r3, sl
  2a:	bf04      	itt	eq
  2c:	4655      	moveq	r5, sl
  2e:	4634      	moveq	r4, r6
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  34:	2800      	cmp	r0, #0
  36:	bf1c      	itt	ne
  38:	464d      	movne	r5, r9
  3a:	4644      	movne	r4, r8
  3c:	ec45 4b10 	vmov	d0, r4, r5
  40:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.147.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatsisf:

00000000 <__floatsisf>:
   0:	2800      	cmp	r0, #0
   2:	d018      	beq.n	36 <__floatsisf+0x36>
   4:	4601      	mov	r1, r0
   6:	bf48      	it	mi
   8:	4241      	negmi	r1, r0
   a:	fab1 f281 	clz	r2, r1
   e:	4091      	lsls	r1, r2
  10:	f3c1 13c0 	ubfx	r3, r1, #7, #1
  14:	ea23 2311 	bic.w	r3, r3, r1, lsr #8
  18:	ebc3 6301 	rsb	r3, r3, r1, lsl #24
  1c:	0a09      	lsrs	r1, r1, #8
  1e:	eba1 51c2 	sub.w	r1, r1, r2, lsl #23
  22:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
  26:	f101 419d 	add.w	r1, r1, #1317011456	; 0x4e800000
  2a:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  2e:	4308      	orrs	r0, r1
  30:	ee00 0a10 	vmov	s0, r0
  34:	4770      	bx	lr
  36:	2100      	movs	r1, #0
  38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  3c:	4308      	orrs	r0, r1
  3e:	ee00 0a10 	vmov	s0, r0
  42:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.148.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_f2iz:

00000000 <__aeabi_f2iz>:
   0:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
   4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
   8:	bf3c      	itt	cc
   a:	2000      	movcc	r0, #0
   c:	4770      	bxcc	lr
   e:	f1b1 4f9e 	cmp.w	r1, #1325400064	; 0x4f000000
  12:	d20f      	bcs.n	34 <__aeabi_f2iz+0x34>
  14:	221e      	movs	r2, #30
  16:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  1a:	eba2 52d0 	sub.w	r2, r2, r0, lsr #23
  1e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  22:	f002 021f 	and.w	r2, r2, #31
  26:	2800      	cmp	r0, #0
  28:	fa21 f102 	lsr.w	r1, r1, r2
  2c:	bf48      	it	mi
  2e:	4249      	negmi	r1, r1
  30:	4608      	mov	r0, r1
  32:	4770      	bx	lr
  34:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  38:	bf8e      	itee	hi
  3a:	2000      	movhi	r0, #0
  3c:	f06f 4100 	mvnls.w	r1, #2147483648	; 0x80000000
  40:	ea81 70e0 	eorls.w	r0, r1, r0, asr #31
  44:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.149.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::udiv::__udivsi3:

00000000 <compiler_builtins::int::udiv::__udivsi3>:
   0:	f7ff bffe 	b.w	0 <__udivsi3>

Disassembly of section .text.compiler_builtins::int::udiv::__umodsi3:

00000000 <compiler_builtins::int::udiv::__umodsi3>:
   0:	f7ff bffe 	b.w	0 <__umodsi3>

Disassembly of section .text.compiler_builtins::int::udiv::__udivmodsi4:

00000000 <compiler_builtins::int::udiv::__udivmodsi4>:
   0:	f7ff bffe 	b.w	0 <__udivmodsi4>

Disassembly of section .text.compiler_builtins::int::udiv::__udivdi3:

00000000 <compiler_builtins::int::udiv::__udivdi3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>

Disassembly of section .text.compiler_builtins::int::udiv::__umoddi3:

00000000 <compiler_builtins::int::udiv::__umoddi3>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
   8:	4610      	mov	r0, r2
   a:	4619      	mov	r1, r3
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::int::udiv::__udivmoddi4:

00000000 <compiler_builtins::int::udiv::__udivmoddi4>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
   8:	f8d7 c008 	ldr.w	ip, [r7, #8]
   c:	f1bc 0f00 	cmp.w	ip, #0
  10:	bf18      	it	ne
  12:	e9cc 2300 	strdne	r2, r3, [ip]
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::int::udiv::__udivti3:

00000000 <compiler_builtins::int::udiv::__udivti3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b08e      	sub	sp, #56	; 0x38
   6:	4684      	mov	ip, r0
   8:	e9d7 0e02 	ldrd	r0, lr, [r7, #8]
   c:	e9cd 0e02 	strd	r0, lr, [sp, #8]
  10:	a806      	add	r0, sp, #24
  12:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  16:	e9cd 2300 	strd	r2, r3, [sp]
  1a:	4662      	mov	r2, ip
  1c:	460b      	mov	r3, r1
  1e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  22:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  26:	ab06      	add	r3, sp, #24
  28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  2a:	b00e      	add	sp, #56	; 0x38
  2c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.compiler_builtins::int::udiv::__umodti3:

00000000 <compiler_builtins::int::udiv::__umodti3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b08e      	sub	sp, #56	; 0x38
   6:	4684      	mov	ip, r0
   8:	e9d7 0e02 	ldrd	r0, lr, [r7, #8]
   c:	e9cd 0e02 	strd	r0, lr, [sp, #8]
  10:	a806      	add	r0, sp, #24
  12:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  16:	e9cd 2300 	strd	r2, r3, [sp]
  1a:	4662      	mov	r2, ip
  1c:	460b      	mov	r3, r1
  1e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  22:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  26:	ab0a      	add	r3, sp, #40	; 0x28
  28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  2a:	b00e      	add	sp, #56	; 0x38
  2c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.compiler_builtins::int::udiv::__udivmodti4:

00000000 <compiler_builtins::int::udiv::__udivmodti4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	b08e      	sub	sp, #56	; 0x38
   a:	4684      	mov	ip, r0
   c:	e9d7 0e02 	ldrd	r0, lr, [r7, #8]
  10:	e9cd 0e02 	strd	r0, lr, [sp, #8]
  14:	a806      	add	r0, sp, #24
  16:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  1a:	e9cd 2300 	strd	r2, r3, [sp]
  1e:	4662      	mov	r2, ip
  20:	460b      	mov	r3, r1
  22:	e9cd 4504 	strd	r4, r5, [sp, #16]
  26:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  2a:	ab06      	add	r3, sp, #24
  2c:	f8d7 c018 	ldr.w	ip, [r7, #24]
  30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  32:	f1bc 0f00 	cmp.w	ip, #0
  36:	bf1f      	itttt	ne
  38:	e9dd 4e0c 	ldrdne	r4, lr, [sp, #48]	; 0x30
  3c:	e9dd 650a 	ldrdne	r6, r5, [sp, #40]	; 0x28
  40:	e9cc 6500 	strdne	r6, r5, [ip]
  44:	e9cc 4e02 	strdne	r4, lr, [ip, #8]
  48:	b00e      	add	sp, #56	; 0x38
  4a:	f85d bb04 	ldr.w	fp, [sp], #4
  4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.15.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dcmpgt:

00000000 <__aeabi_dcmpgt>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	2400      	movs	r4, #0
   a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
   e:	4245      	negs	r5, r0
  10:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  14:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  18:	eb74 050e 	sbcs.w	r5, r4, lr
  1c:	d324      	bcc.n	68 <__aeabi_dcmpgt+0x68>
  1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  22:	4256      	negs	r6, r2
  24:	41ac      	sbcs	r4, r5
  26:	d31f      	bcc.n	68 <__aeabi_dcmpgt+0x68>
  28:	ea42 0600 	orr.w	r6, r2, r0
  2c:	ea45 050e 	orr.w	r5, r5, lr
  30:	432e      	orrs	r6, r5
  32:	d00b      	beq.n	4c <__aeabi_dcmpgt+0x4c>
  34:	ea03 0601 	and.w	r6, r3, r1
  38:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  3c:	dd09      	ble.n	52 <__aeabi_dcmpgt+0x52>
  3e:	1a86      	subs	r6, r0, r2
  40:	eb71 0603 	sbcs.w	r6, r1, r3
  44:	da09      	bge.n	5a <__aeabi_dcmpgt+0x5a>
  46:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4a:	e00d      	b.n	68 <__aeabi_dcmpgt+0x68>
  4c:	f04f 0c00 	mov.w	ip, #0
  50:	e00a      	b.n	68 <__aeabi_dcmpgt+0x68>
  52:	1a16      	subs	r6, r2, r0
  54:	eb73 0601 	sbcs.w	r6, r3, r1
  58:	dbf5      	blt.n	46 <__aeabi_dcmpgt+0x46>
  5a:	4050      	eors	r0, r2
  5c:	4059      	eors	r1, r3
  5e:	ea50 0c01 	orrs.w	ip, r0, r1
  62:	bf18      	it	ne
  64:	f04f 0c01 	movne.w	ip, #1
  68:	2000      	movs	r0, #0
  6a:	f1bc 0f00 	cmp.w	ip, #0
  6e:	bfc8      	it	gt
  70:	2001      	movgt	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.150.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__modti3:

00000000 <__modti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	b08e      	sub	sp, #56	; 0x38
   a:	e9d7 c602 	ldrd	ip, r6, [r7, #8]
   e:	461c      	mov	r4, r3
  10:	e9d7 e304 	ldrd	lr, r3, [r7, #16]
  14:	ea80 70e4 	eor.w	r0, r0, r4, asr #31
  18:	ea8c 75e3 	eor.w	r5, ip, r3, asr #31
  1c:	ea86 76e3 	eor.w	r6, r6, r3, asr #31
  20:	ebb5 75e3 	subs.w	r5, r5, r3, asr #31
  24:	9502      	str	r5, [sp, #8]
  26:	eb76 76e3 	sbcs.w	r6, r6, r3, asr #31
  2a:	9603      	str	r6, [sp, #12]
  2c:	ea8e 76e3 	eor.w	r6, lr, r3, asr #31
  30:	ea82 75e4 	eor.w	r5, r2, r4, asr #31
  34:	eb76 76e3 	sbcs.w	r6, r6, r3, asr #31
  38:	9604      	str	r6, [sp, #16]
  3a:	ea83 76e3 	eor.w	r6, r3, r3, asr #31
  3e:	ea81 71e4 	eor.w	r1, r1, r4, asr #31
  42:	eb66 76e3 	sbc.w	r6, r6, r3, asr #31
  46:	ebb0 72e4 	subs.w	r2, r0, r4, asr #31
  4a:	eb71 73e4 	sbcs.w	r3, r1, r4, asr #31
  4e:	9605      	str	r6, [sp, #20]
  50:	eb75 70e4 	sbcs.w	r0, r5, r4, asr #31
  54:	9000      	str	r0, [sp, #0]
  56:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
  5a:	eb60 70e4 	sbc.w	r0, r0, r4, asr #31
  5e:	9001      	str	r0, [sp, #4]
  60:	a806      	add	r0, sp, #24
  62:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  66:	e9dd 650a 	ldrd	r6, r5, [sp, #40]	; 0x28
  6a:	2300      	movs	r3, #0
  6c:	e9dd ce0c 	ldrd	ip, lr, [sp, #48]	; 0x30
  70:	4270      	negs	r0, r6
  72:	eb73 0105 	sbcs.w	r1, r3, r5
  76:	eb73 020c 	sbcs.w	r2, r3, ip
  7a:	eb63 030e 	sbc.w	r3, r3, lr
  7e:	2c00      	cmp	r4, #0
  80:	bf5f      	itttt	pl
  82:	4630      	movpl	r0, r6
  84:	4629      	movpl	r1, r5
  86:	4662      	movpl	r2, ip
  88:	4673      	movpl	r3, lr
  8a:	b00e      	add	sp, #56	; 0x38
  8c:	f85d bb04 	ldr.w	fp, [sp], #4
  90:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.151.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fadd:

00000000 <__aeabi_fadd>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::add::__addsf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.152.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__powidf2:

00000000 <__powidf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	ed2d 8b04 	vpush	{d8-d9}
   e:	b082      	sub	sp, #8
  10:	eeb0 8a40 	vmov.f32	s16, s0
  14:	2800      	cmp	r0, #0
  16:	4680      	mov	r8, r0
  18:	eef0 8a60 	vmov.f32	s17, s1
  1c:	ec53 1b10 	vmov	r1, r3, d0
  20:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 158 <__powidf2+0x158>
  24:	bf48      	it	mi
  26:	f1c0 0800 	rsbmi	r8, r0, #0
  2a:	f018 0201 	ands.w	r2, r8, #1
  2e:	9000      	str	r0, [sp, #0]
  30:	ec50 2b10 	vmov	r2, r0, d0
  34:	bf08      	it	eq
  36:	4603      	moveq	r3, r0
  38:	bf08      	it	eq
  3a:	4611      	moveq	r1, r2
  3c:	ec43 1b19 	vmov	d9, r1, r3
  40:	f1b8 0f02 	cmp.w	r8, #2
  44:	4682      	mov	sl, r0
  46:	4610      	mov	r0, r2
  48:	f8cd a004 	str.w	sl, [sp, #4]
  4c:	4692      	mov	sl, r2
  4e:	d36a      	bcc.n	126 <__powidf2+0x126>
  50:	ec51 0b18 	vmov	r0, r1, d8
  54:	4602      	mov	r2, r0
  56:	460b      	mov	r3, r1
  58:	f7ff fffe 	bl	0 <__aeabi_dmul>
  5c:	4604      	mov	r4, r0
  5e:	f018 0002 	ands.w	r0, r8, #2
  62:	460b      	mov	r3, r1
  64:	9801      	ldr	r0, [sp, #4]
  66:	4622      	mov	r2, r4
  68:	460d      	mov	r5, r1
  6a:	bf04      	itt	eq
  6c:	4603      	moveq	r3, r0
  6e:	4652      	moveq	r2, sl
  70:	ec51 0b19 	vmov	r0, r1, d9
  74:	f7ff fffe 	bl	0 <__aeabi_dmul>
  78:	ec41 0b19 	vmov	d9, r0, r1
  7c:	f1b8 0f04 	cmp.w	r8, #4
  80:	d351      	bcc.n	126 <__powidf2+0x126>
  82:	4606      	mov	r6, r0
  84:	468b      	mov	fp, r1
  86:	4620      	mov	r0, r4
  88:	4629      	mov	r1, r5
  8a:	4622      	mov	r2, r4
  8c:	462b      	mov	r3, r5
  8e:	f7ff fffe 	bl	0 <__aeabi_dmul>
  92:	4604      	mov	r4, r0
  94:	f018 0004 	ands.w	r0, r8, #4
  98:	460b      	mov	r3, r1
  9a:	9801      	ldr	r0, [sp, #4]
  9c:	4622      	mov	r2, r4
  9e:	460d      	mov	r5, r1
  a0:	bf04      	itt	eq
  a2:	4603      	moveq	r3, r0
  a4:	4652      	moveq	r2, sl
  a6:	4630      	mov	r0, r6
  a8:	4659      	mov	r1, fp
  aa:	f7ff fffe 	bl	0 <__aeabi_dmul>
  ae:	ec41 0b19 	vmov	d9, r0, r1
  b2:	f1b8 0f08 	cmp.w	r8, #8
  b6:	d336      	bcc.n	126 <__powidf2+0x126>
  b8:	4606      	mov	r6, r0
  ba:	468b      	mov	fp, r1
  bc:	4620      	mov	r0, r4
  be:	4629      	mov	r1, r5
  c0:	4622      	mov	r2, r4
  c2:	462b      	mov	r3, r5
  c4:	f7ff fffe 	bl	0 <__aeabi_dmul>
  c8:	4604      	mov	r4, r0
  ca:	f018 0008 	ands.w	r0, r8, #8
  ce:	460b      	mov	r3, r1
  d0:	9801      	ldr	r0, [sp, #4]
  d2:	4622      	mov	r2, r4
  d4:	460d      	mov	r5, r1
  d6:	bf04      	itt	eq
  d8:	4603      	moveq	r3, r0
  da:	4652      	moveq	r2, sl
  dc:	4630      	mov	r0, r6
  de:	4659      	mov	r1, fp
  e0:	f7ff fffe 	bl	0 <__aeabi_dmul>
  e4:	ec41 0b19 	vmov	d9, r0, r1
  e8:	ea5f 1918 	movs.w	r9, r8, lsr #4
  ec:	d01b      	beq.n	126 <__powidf2+0x126>
  ee:	4606      	mov	r6, r0
  f0:	468b      	mov	fp, r1
  f2:	4620      	mov	r0, r4
  f4:	4629      	mov	r1, r5
  f6:	4622      	mov	r2, r4
  f8:	462b      	mov	r3, r5
  fa:	f7ff fffe 	bl	0 <__aeabi_dmul>
  fe:	4602      	mov	r2, r0
 100:	ec41 0b18 	vmov	d8, r0, r1
 104:	f018 0010 	ands.w	r0, r8, #16
 108:	460b      	mov	r3, r1
 10a:	9801      	ldr	r0, [sp, #4]
 10c:	bf04      	itt	eq
 10e:	4603      	moveq	r3, r0
 110:	4652      	moveq	r2, sl
 112:	4630      	mov	r0, r6
 114:	4659      	mov	r1, fp
 116:	f7ff fffe 	bl	0 <__aeabi_dmul>
 11a:	ec41 0b19 	vmov	d9, r0, r1
 11e:	f1b8 0f1f 	cmp.w	r8, #31
 122:	46c8      	mov	r8, r9
 124:	d894      	bhi.n	50 <__powidf2+0x50>
 126:	ec55 4b19 	vmov	r4, r5, d9
 12a:	9901      	ldr	r1, [sp, #4]
 12c:	4650      	mov	r0, sl
 12e:	4622      	mov	r2, r4
 130:	462b      	mov	r3, r5
 132:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 136:	9a00      	ldr	r2, [sp, #0]
 138:	2a00      	cmp	r2, #0
 13a:	bfa4      	itt	ge
 13c:	4629      	movge	r1, r5
 13e:	4620      	movge	r0, r4
 140:	ec41 0b10 	vmov	d0, r0, r1
 144:	b002      	add	sp, #8
 146:	ecbd 8b04 	vpop	{d8-d9}
 14a:	b001      	add	sp, #4
 14c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 152:	bf00      	nop
 154:	bf00      	nop
 156:	bf00      	nop
 158:	00000000 	.word	0x00000000
 15c:	3ff00000 	.word	0x3ff00000

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.153.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::specialized_div_rem::u128_div_rem:

00000000 <compiler_builtins::int::specialized_div_rem::u128_div_rem>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b089      	sub	sp, #36	; 0x24
   a:	4699      	mov	r9, r3
   c:	9206      	str	r2, [sp, #24]
   e:	e9d7 8b04 	ldrd	r8, fp, [r7, #16]
  12:	4605      	mov	r5, r0
  14:	e9d7 3206 	ldrd	r3, r2, [r7, #24]
  18:	e9d7 6e02 	ldrd	r6, lr, [r7, #8]
  1c:	ea58 000b 	orrs.w	r0, r8, fp
  20:	d003      	beq.n	2a <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x2a>
  22:	ea53 0002 	orrs.w	r0, r3, r2
  26:	f000 8105 	beq.w	234 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x234>
  2a:	ea56 000e 	orrs.w	r0, r6, lr
  2e:	f04f 0000 	mov.w	r0, #0
  32:	f000 80f0 	beq.w	216 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x216>
  36:	9906      	ldr	r1, [sp, #24]
  38:	ebb1 0108 	subs.w	r1, r1, r8
  3c:	eb79 010b 	sbcs.w	r1, r9, fp
  40:	eb76 0103 	sbcs.w	r1, r6, r3
  44:	eb7e 0102 	sbcs.w	r1, lr, r2
  48:	f0c0 80e5 	bcc.w	216 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x216>
  4c:	fab6 f086 	clz	r0, r6
  50:	fab3 f183 	clz	r1, r3
  54:	3020      	adds	r0, #32
  56:	f1be 0f00 	cmp.w	lr, #0
  5a:	f101 0120 	add.w	r1, r1, #32
  5e:	9501      	str	r5, [sp, #4]
  60:	9604      	str	r6, [sp, #16]
  62:	bf18      	it	ne
  64:	fabe f08e 	clzne	r0, lr
  68:	2a00      	cmp	r2, #0
  6a:	bf18      	it	ne
  6c:	fab2 f182 	clzne	r1, r2
  70:	4614      	mov	r4, r2
  72:	1a0a      	subs	r2, r1, r0
  74:	f002 003f 	and.w	r0, r2, #63	; 0x3f
  78:	2501      	movs	r5, #1
  7a:	f1c0 0120 	rsb	r1, r0, #32
  7e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  82:	f1b0 0620 	subs.w	r6, r0, #32
  86:	9007      	str	r0, [sp, #28]
  88:	469e      	mov	lr, r3
  8a:	fa25 f001 	lsr.w	r0, r5, r1
  8e:	f1c2 0320 	rsb	r3, r2, #32
  92:	9602      	str	r6, [sp, #8]
  94:	bf58      	it	pl
  96:	fa05 f006 	lslpl.w	r0, r5, r6
  9a:	fa04 f602 	lsl.w	r6, r4, r2
  9e:	f1c2 0440 	rsb	r4, r2, #64	; 0x40
  a2:	fa2e f103 	lsr.w	r1, lr, r3
  a6:	9008      	str	r0, [sp, #32]
  a8:	4331      	orrs	r1, r6
  aa:	f1c2 0560 	rsb	r5, r2, #96	; 0x60
  ae:	fa2b f604 	lsr.w	r6, fp, r4
  b2:	4658      	mov	r0, fp
  b4:	f1a2 0b40 	sub.w	fp, r2, #64	; 0x40
  b8:	f1b2 0c20 	subs.w	ip, r2, #32
  bc:	bf58      	it	pl
  be:	fa0e f10c 	lslpl.w	r1, lr, ip
  c2:	2b00      	cmp	r3, #0
  c4:	bf58      	it	pl
  c6:	2600      	movpl	r6, #0
  c8:	fa28 fa05 	lsr.w	sl, r8, r5
  cc:	f8cd 9014 	str.w	r9, [sp, #20]
  d0:	fa00 f50b 	lsl.w	r5, r0, fp
  d4:	4681      	mov	r9, r0
  d6:	ea4a 0005 	orr.w	r0, sl, r5
  da:	f1b2 0a60 	subs.w	sl, r2, #96	; 0x60
  de:	bf58      	it	pl
  e0:	fa08 f00a 	lslpl.w	r0, r8, sl
  e4:	2a40      	cmp	r2, #64	; 0x40
  e6:	bf38      	it	cc
  e8:	ea41 0006 	orrcc.w	r0, r1, r6
  ec:	69f9      	ldr	r1, [r7, #28]
  ee:	2a00      	cmp	r2, #0
  f0:	bf08      	it	eq
  f2:	4608      	moveq	r0, r1
  f4:	fa28 f104 	lsr.w	r1, r8, r4
  f8:	f1c4 0420 	rsb	r4, r4, #32
  fc:	2b00      	cmp	r3, #0
  fe:	fa0e f602 	lsl.w	r6, lr, r2
 102:	fa09 f404 	lsl.w	r4, r9, r4
 106:	ea41 0104 	orr.w	r1, r1, r4
 10a:	bf58      	it	pl
 10c:	fa29 f103 	lsrpl.w	r1, r9, r3
 110:	f1bc 0f00 	cmp.w	ip, #0
 114:	bf58      	it	pl
 116:	2600      	movpl	r6, #0
 118:	fa08 f40b 	lsl.w	r4, r8, fp
 11c:	f1ba 0f00 	cmp.w	sl, #0
 120:	f8dd b014 	ldr.w	fp, [sp, #20]
 124:	bf58      	it	pl
 126:	2400      	movpl	r4, #0
 128:	2a40      	cmp	r2, #64	; 0x40
 12a:	bf38      	it	cc
 12c:	ea46 0401 	orrcc.w	r4, r6, r1
 130:	2a00      	cmp	r2, #0
 132:	bf08      	it	eq
 134:	4674      	moveq	r4, lr
 136:	fa08 f502 	lsl.w	r5, r8, r2
 13a:	f1bc 0f00 	cmp.w	ip, #0
 13e:	bf58      	it	pl
 140:	2500      	movpl	r5, #0
 142:	2a40      	cmp	r2, #64	; 0x40
 144:	f04f 0e00 	mov.w	lr, #0
 148:	bf28      	it	cs
 14a:	4675      	movcs	r5, lr
 14c:	fa09 f602 	lsl.w	r6, r9, r2
 150:	fa28 f303 	lsr.w	r3, r8, r3
 154:	ea43 0106 	orr.w	r1, r3, r6
 158:	f1bc 0f00 	cmp.w	ip, #0
 15c:	bf58      	it	pl
 15e:	fa08 f10c 	lslpl.w	r1, r8, ip
 162:	2a40      	cmp	r2, #64	; 0x40
 164:	4602      	mov	r2, r0
 166:	f04f 0000 	mov.w	r0, #0
 16a:	f04f 0601 	mov.w	r6, #1
 16e:	9003      	str	r0, [sp, #12]
 170:	bf28      	it	cs
 172:	4671      	movcs	r1, lr
 174:	9807      	ldr	r0, [sp, #28]
 176:	4623      	mov	r3, r4
 178:	f8d7 800c 	ldr.w	r8, [r7, #12]
 17c:	fa06 f000 	lsl.w	r0, r6, r0
 180:	9e02      	ldr	r6, [sp, #8]
 182:	2e00      	cmp	r6, #0
 184:	bf58      	it	pl
 186:	2000      	movpl	r0, #0
 188:	f8dd a018 	ldr.w	sl, [sp, #24]
 18c:	9007      	str	r0, [sp, #28]
 18e:	2000      	movs	r0, #0
 190:	9002      	str	r0, [sp, #8]
 192:	e014      	b.n	1be <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x1be>
 194:	9a08      	ldr	r2, [sp, #32]
 196:	464b      	mov	r3, r9
 198:	9d05      	ldr	r5, [sp, #20]
 19a:	9807      	ldr	r0, [sp, #28]
 19c:	ea5f 0252 	movs.w	r2, r2, lsr #1
 1a0:	9208      	str	r2, [sp, #32]
 1a2:	ea4f 0030 	mov.w	r0, r0, rrx
 1a6:	9a06      	ldr	r2, [sp, #24]
 1a8:	ea5f 0156 	movs.w	r1, r6, lsr #1
 1ac:	ea4f 0535 	mov.w	r5, r5, rrx
 1b0:	9007      	str	r0, [sp, #28]
 1b2:	ea41 71c3 	orr.w	r1, r1, r3, lsl #31
 1b6:	ea5f 0252 	movs.w	r2, r2, lsr #1
 1ba:	ea4f 0333 	mov.w	r3, r3, rrx
 1be:	ebba 0405 	subs.w	r4, sl, r5
 1c2:	460e      	mov	r6, r1
 1c4:	eb7b 0c01 	sbcs.w	ip, fp, r1
 1c8:	9904      	ldr	r1, [sp, #16]
 1ca:	4699      	mov	r9, r3
 1cc:	9505      	str	r5, [sp, #20]
 1ce:	4199      	sbcs	r1, r3
 1d0:	9206      	str	r2, [sp, #24]
 1d2:	eb68 0e02 	sbc.w	lr, r8, r2
 1d6:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 1da:	dddb      	ble.n	194 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x194>
 1dc:	693d      	ldr	r5, [r7, #16]
 1de:	9a03      	ldr	r2, [sp, #12]
 1e0:	1b65      	subs	r5, r4, r5
 1e2:	9807      	ldr	r0, [sp, #28]
 1e4:	697d      	ldr	r5, [r7, #20]
 1e6:	ea42 0200 	orr.w	r2, r2, r0
 1ea:	9203      	str	r2, [sp, #12]
 1ec:	eb7c 0505 	sbcs.w	r5, ip, r5
 1f0:	9a08      	ldr	r2, [sp, #32]
 1f2:	69bd      	ldr	r5, [r7, #24]
 1f4:	9b02      	ldr	r3, [sp, #8]
 1f6:	eb71 0505 	sbcs.w	r5, r1, r5
 1fa:	69fd      	ldr	r5, [r7, #28]
 1fc:	ea43 0302 	orr.w	r3, r3, r2
 200:	9302      	str	r3, [sp, #8]
 202:	eb7e 0505 	sbcs.w	r5, lr, r5
 206:	d30d      	bcc.n	224 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x224>
 208:	9d05      	ldr	r5, [sp, #20]
 20a:	46a2      	mov	sl, r4
 20c:	46e3      	mov	fp, ip
 20e:	46f0      	mov	r8, lr
 210:	464b      	mov	r3, r9
 212:	9104      	str	r1, [sp, #16]
 214:	e7c2      	b.n	19c <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x19c>
 216:	4631      	mov	r1, r6
 218:	2600      	movs	r6, #0
 21a:	2300      	movs	r3, #0
 21c:	2400      	movs	r4, #0
 21e:	f8dd a018 	ldr.w	sl, [sp, #24]
 222:	e201      	b.n	628 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x628>
 224:	46a2      	mov	sl, r4
 226:	2300      	movs	r3, #0
 228:	46e1      	mov	r9, ip
 22a:	2400      	movs	r4, #0
 22c:	9803      	ldr	r0, [sp, #12]
 22e:	e9dd 5601 	ldrd	r5, r6, [sp, #4]
 232:	e1f9      	b.n	628 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x628>
 234:	ea56 000e 	orrs.w	r0, r6, lr
 238:	f000 80e3 	beq.w	402 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x402>
 23c:	ebb6 0008 	subs.w	r0, r6, r8
 240:	eb7e 000b 	sbcs.w	r0, lr, fp
 244:	f080 80f4 	bcs.w	430 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x430>
 248:	fab6 f086 	clz	r0, r6
 24c:	fab8 f188 	clz	r1, r8
 250:	3020      	adds	r0, #32
 252:	f1be 0f00 	cmp.w	lr, #0
 256:	f8cd 9014 	str.w	r9, [sp, #20]
 25a:	f101 0120 	add.w	r1, r1, #32
 25e:	9501      	str	r5, [sp, #4]
 260:	bf18      	it	ne
 262:	fabe f08e 	clzne	r0, lr
 266:	f1bb 0f00 	cmp.w	fp, #0
 26a:	bf18      	it	ne
 26c:	fabb f18b 	clzne	r1, fp
 270:	1a08      	subs	r0, r1, r0
 272:	f04f 0601 	mov.w	r6, #1
 276:	f100 0040 	add.w	r0, r0, #64	; 0x40
 27a:	46f4      	mov	ip, lr
 27c:	bf08      	it	eq
 27e:	203f      	moveq	r0, #63	; 0x3f
 280:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 284:	f1b1 0520 	subs.w	r5, r1, #32
 288:	9107      	str	r1, [sp, #28]
 28a:	f1c1 0120 	rsb	r1, r1, #32
 28e:	f000 097f 	and.w	r9, r0, #127	; 0x7f
 292:	f1c9 0020 	rsb	r0, r9, #32
 296:	9503      	str	r5, [sp, #12]
 298:	fa26 f101 	lsr.w	r1, r6, r1
 29c:	bf58      	it	pl
 29e:	fa06 f105 	lslpl.w	r1, r6, r5
 2a2:	9108      	str	r1, [sp, #32]
 2a4:	fa02 f109 	lsl.w	r1, r2, r9
 2a8:	fa23 f200 	lsr.w	r2, r3, r0
 2ac:	430a      	orrs	r2, r1
 2ae:	f1b9 0e20 	subs.w	lr, r9, #32
 2b2:	bf58      	it	pl
 2b4:	fa03 f20e 	lslpl.w	r2, r3, lr
 2b8:	f1c9 0340 	rsb	r3, r9, #64	; 0x40
 2bc:	f1c9 0560 	rsb	r5, r9, #96	; 0x60
 2c0:	f1a9 0640 	sub.w	r6, r9, #64	; 0x40
 2c4:	fa2b f103 	lsr.w	r1, fp, r3
 2c8:	2800      	cmp	r0, #0
 2ca:	fa28 fa05 	lsr.w	sl, r8, r5
 2ce:	fa0b f506 	lsl.w	r5, fp, r6
 2d2:	ea4a 0405 	orr.w	r4, sl, r5
 2d6:	bf58      	it	pl
 2d8:	2100      	movpl	r1, #0
 2da:	f1b9 0560 	subs.w	r5, r9, #96	; 0x60
 2de:	bf58      	it	pl
 2e0:	fa08 f405 	lslpl.w	r4, r8, r5
 2e4:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 2e8:	bf38      	it	cc
 2ea:	ea42 0401 	orrcc.w	r4, r2, r1
 2ee:	fa28 f203 	lsr.w	r2, r8, r3
 2f2:	f1c3 0320 	rsb	r3, r3, #32
 2f6:	f8d7 a018 	ldr.w	sl, [r7, #24]
 2fa:	f1b9 0f00 	cmp.w	r9, #0
 2fe:	69f9      	ldr	r1, [r7, #28]
 300:	bf08      	it	eq
 302:	460c      	moveq	r4, r1
 304:	fa0b f303 	lsl.w	r3, fp, r3
 308:	431a      	orrs	r2, r3
 30a:	2800      	cmp	r0, #0
 30c:	bf58      	it	pl
 30e:	fa2b f200 	lsrpl.w	r2, fp, r0
 312:	fa0a f109 	lsl.w	r1, sl, r9
 316:	f1be 0f00 	cmp.w	lr, #0
 31a:	bf58      	it	pl
 31c:	2100      	movpl	r1, #0
 31e:	fa08 f306 	lsl.w	r3, r8, r6
 322:	2d00      	cmp	r5, #0
 324:	bf58      	it	pl
 326:	2300      	movpl	r3, #0
 328:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 32c:	bf38      	it	cc
 32e:	ea41 0302 	orrcc.w	r3, r1, r2
 332:	f1b9 0f00 	cmp.w	r9, #0
 336:	bf08      	it	eq
 338:	4653      	moveq	r3, sl
 33a:	fa08 f609 	lsl.w	r6, r8, r9
 33e:	f1be 0f00 	cmp.w	lr, #0
 342:	bf58      	it	pl
 344:	2600      	movpl	r6, #0
 346:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 34a:	fa0b f209 	lsl.w	r2, fp, r9
 34e:	fa28 f000 	lsr.w	r0, r8, r0
 352:	ea40 0a02 	orr.w	sl, r0, r2
 356:	f04f 0100 	mov.w	r1, #0
 35a:	bf28      	it	cs
 35c:	460e      	movcs	r6, r1
 35e:	f1be 0f00 	cmp.w	lr, #0
 362:	bf58      	it	pl
 364:	fa08 fa0e 	lslpl.w	sl, r8, lr
 368:	2000      	movs	r0, #0
 36a:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 36e:	9004      	str	r0, [sp, #16]
 370:	bf28      	it	cs
 372:	468a      	movcs	sl, r1
 374:	9807      	ldr	r0, [sp, #28]
 376:	2101      	movs	r1, #1
 378:	68ba      	ldr	r2, [r7, #8]
 37a:	fa01 f000 	lsl.w	r0, r1, r0
 37e:	9903      	ldr	r1, [sp, #12]
 380:	2900      	cmp	r1, #0
 382:	bf58      	it	pl
 384:	2000      	movpl	r0, #0
 386:	9007      	str	r0, [sp, #28]
 388:	2000      	movs	r0, #0
 38a:	9003      	str	r0, [sp, #12]
 38c:	e014      	b.n	3b8 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x3b8>
 38e:	9908      	ldr	r1, [sp, #32]
 390:	4606      	mov	r6, r0
 392:	9807      	ldr	r0, [sp, #28]
 394:	4674      	mov	r4, lr
 396:	465b      	mov	r3, fp
 398:	ea5f 0151 	movs.w	r1, r1, lsr #1
 39c:	ea4f 0030 	mov.w	r0, r0, rrx
 3a0:	9108      	str	r1, [sp, #32]
 3a2:	9007      	str	r0, [sp, #28]
 3a4:	ea5f 0055 	movs.w	r0, r5, lsr #1
 3a8:	ea4f 0636 	mov.w	r6, r6, rrx
 3ac:	ea5f 045e 	movs.w	r4, lr, lsr #1
 3b0:	ea40 7acb 	orr.w	sl, r0, fp, lsl #31
 3b4:	ea4f 033b 	mov.w	r3, fp, rrx
 3b8:	9906      	ldr	r1, [sp, #24]
 3ba:	4630      	mov	r0, r6
 3bc:	4655      	mov	r5, sl
 3be:	469b      	mov	fp, r3
 3c0:	ebb1 0806 	subs.w	r8, r1, r6
 3c4:	9905      	ldr	r1, [sp, #20]
 3c6:	46a6      	mov	lr, r4
 3c8:	eb71 060a 	sbcs.w	r6, r1, sl
 3cc:	4661      	mov	r1, ip
 3ce:	eb72 0a03 	sbcs.w	sl, r2, r3
 3d2:	eb6c 0904 	sbc.w	r9, ip, r4
 3d6:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 3da:	ddd8      	ble.n	38e <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x38e>
 3dc:	9904      	ldr	r1, [sp, #16]
 3de:	9a07      	ldr	r2, [sp, #28]
 3e0:	4311      	orrs	r1, r2
 3e2:	9104      	str	r1, [sp, #16]
 3e4:	9908      	ldr	r1, [sp, #32]
 3e6:	9a03      	ldr	r2, [sp, #12]
 3e8:	430a      	orrs	r2, r1
 3ea:	2101      	movs	r1, #1
 3ec:	ebba 0c01 	subs.w	ip, sl, r1
 3f0:	9203      	str	r2, [sp, #12]
 3f2:	f179 0100 	sbcs.w	r1, r9, #0
 3f6:	d33d      	bcc.n	474 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x474>
 3f8:	e9cd 6805 	strd	r6, r8, [sp, #20]
 3fc:	4652      	mov	r2, sl
 3fe:	46cc      	mov	ip, r9
 400:	e7c5      	b.n	38e <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x38e>
 402:	f8dd a018 	ldr.w	sl, [sp, #24]
 406:	4649      	mov	r1, r9
 408:	4642      	mov	r2, r8
 40a:	465b      	mov	r3, fp
 40c:	4650      	mov	r0, sl
 40e:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 412:	460e      	mov	r6, r1
 414:	fba0 1208 	umull	r1, r2, r0, r8
 418:	f04f 0e00 	mov.w	lr, #0
 41c:	2300      	movs	r3, #0
 41e:	fb00 220b 	mla	r2, r0, fp, r2
 422:	ebba 0a01 	subs.w	sl, sl, r1
 426:	f04f 0100 	mov.w	r1, #0
 42a:	fb06 2208 	mla	r2, r6, r8, r2
 42e:	e01d      	b.n	46c <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x46c>
 430:	ea86 0008 	eor.w	r0, r6, r8
 434:	ea8e 010b 	eor.w	r1, lr, fp
 438:	4308      	orrs	r0, r1
 43a:	d13b      	bne.n	4b4 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x4b4>
 43c:	f8dd a018 	ldr.w	sl, [sp, #24]
 440:	4649      	mov	r1, r9
 442:	4632      	mov	r2, r6
 444:	4673      	mov	r3, lr
 446:	4634      	mov	r4, r6
 448:	46f0      	mov	r8, lr
 44a:	4650      	mov	r0, sl
 44c:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 450:	460e      	mov	r6, r1
 452:	fba0 1204 	umull	r1, r2, r0, r4
 456:	2301      	movs	r3, #1
 458:	f04f 0e00 	mov.w	lr, #0
 45c:	fb00 2208 	mla	r2, r0, r8, r2
 460:	ebba 0a01 	subs.w	sl, sl, r1
 464:	f04f 0100 	mov.w	r1, #0
 468:	fb06 2204 	mla	r2, r6, r4, r2
 46c:	eb69 0902 	sbc.w	r9, r9, r2
 470:	2400      	movs	r4, #0
 472:	e0d9      	b.n	628 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x628>
 474:	693c      	ldr	r4, [r7, #16]
 476:	4640      	mov	r0, r8
 478:	f8d7 9014 	ldr.w	r9, [r7, #20]
 47c:	4631      	mov	r1, r6
 47e:	4622      	mov	r2, r4
 480:	464b      	mov	r3, r9
 482:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 486:	fba0 2304 	umull	r2, r3, r0, r4
 48a:	f04f 0e00 	mov.w	lr, #0
 48e:	9d01      	ldr	r5, [sp, #4]
 490:	fb00 3309 	mla	r3, r0, r9, r3
 494:	ebb8 0a02 	subs.w	sl, r8, r2
 498:	9a03      	ldr	r2, [sp, #12]
 49a:	fb01 3304 	mla	r3, r1, r4, r3
 49e:	f04f 0400 	mov.w	r4, #0
 4a2:	eb66 0903 	sbc.w	r9, r6, r3
 4a6:	ea41 0602 	orr.w	r6, r1, r2
 4aa:	9904      	ldr	r1, [sp, #16]
 4ac:	2300      	movs	r3, #0
 4ae:	4308      	orrs	r0, r1
 4b0:	2100      	movs	r1, #0
 4b2:	e0b9      	b.n	628 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x628>
 4b4:	4630      	mov	r0, r6
 4b6:	4671      	mov	r1, lr
 4b8:	4642      	mov	r2, r8
 4ba:	465b      	mov	r3, fp
 4bc:	46f2      	mov	sl, lr
 4be:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 4c2:	4603      	mov	r3, r0
 4c4:	460c      	mov	r4, r1
 4c6:	fba0 0108 	umull	r0, r1, r0, r8
 4ca:	fb03 110b 	mla	r1, r3, fp, r1
 4ce:	fb04 1208 	mla	r2, r4, r8, r1
 4d2:	1a31      	subs	r1, r6, r0
 4d4:	eb6a 0e02 	sbc.w	lr, sl, r2
 4d8:	f1bb 0f00 	cmp.w	fp, #0
 4dc:	d125      	bne.n	52a <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x52a>
 4de:	9303      	str	r3, [sp, #12]
 4e0:	4648      	mov	r0, r9
 4e2:	4642      	mov	r2, r8
 4e4:	465b      	mov	r3, fp
 4e6:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 4ea:	fb00 9618 	mls	r6, r0, r8, r9
 4ee:	f8dd a018 	ldr.w	sl, [sp, #24]
 4f2:	465b      	mov	r3, fp
 4f4:	9108      	str	r1, [sp, #32]
 4f6:	4683      	mov	fp, r0
 4f8:	4650      	mov	r0, sl
 4fa:	4642      	mov	r2, r8
 4fc:	4699      	mov	r9, r3
 4fe:	4631      	mov	r1, r6
 500:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 504:	fba0 2308 	umull	r2, r3, r0, r8
 508:	f04f 0e00 	mov.w	lr, #0
 50c:	fb00 3309 	mla	r3, r0, r9, r3
 510:	ebba 0a02 	subs.w	sl, sl, r2
 514:	fb01 3308 	mla	r3, r1, r8, r3
 518:	eb66 0903 	sbc.w	r9, r6, r3
 51c:	ea4b 0601 	orr.w	r6, fp, r1
 520:	9b03      	ldr	r3, [sp, #12]
 522:	9908      	ldr	r1, [sp, #32]
 524:	430b      	orrs	r3, r1
 526:	2100      	movs	r1, #0
 528:	e07e      	b.n	628 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x628>
 52a:	9806      	ldr	r0, [sp, #24]
 52c:	f8d7 a018 	ldr.w	sl, [r7, #24]
 530:	ebb0 0008 	subs.w	r0, r0, r8
 534:	eb79 000b 	sbcs.w	r0, r9, fp
 538:	eb71 000a 	sbcs.w	r0, r1, sl
 53c:	69f8      	ldr	r0, [r7, #28]
 53e:	eb7e 0000 	sbcs.w	r0, lr, r0
 542:	d204      	bcs.n	54e <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x54e>
 544:	2000      	movs	r0, #0
 546:	2600      	movs	r6, #0
 548:	f8dd a018 	ldr.w	sl, [sp, #24]
 54c:	e06c      	b.n	628 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x628>
 54e:	ea5f 025b 	movs.w	r2, fp, lsr #1
 552:	ea42 76ca 	orr.w	r6, r2, sl, lsl #31
 556:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 55a:	e9cd 5401 	strd	r5, r4, [sp, #4]
 55e:	9208      	str	r2, [sp, #32]
 560:	f04f 0200 	mov.w	r2, #0
 564:	9d06      	ldr	r5, [sp, #24]
 566:	ea4f 0038 	mov.w	r0, r8, rrx
 56a:	9204      	str	r2, [sp, #16]
 56c:	2200      	movs	r2, #0
 56e:	f8cd 9014 	str.w	r9, [sp, #20]
 572:	ea4f 74c8 	mov.w	r4, r8, lsl #31
 576:	9207      	str	r2, [sp, #28]
 578:	f04f 0900 	mov.w	r9, #0
 57c:	2200      	movs	r2, #0
 57e:	9303      	str	r3, [sp, #12]
 580:	e012      	b.n	5a8 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x5a8>
 582:	461e      	mov	r6, r3
 584:	9b08      	ldr	r3, [sp, #32]
 586:	ea5f 0353 	movs.w	r3, r3, lsr #1
 58a:	9308      	str	r3, [sp, #32]
 58c:	9b07      	ldr	r3, [sp, #28]
 58e:	ea4f 0333 	mov.w	r3, r3, rrx
 592:	9307      	str	r3, [sp, #28]
 594:	ea5f 035b 	movs.w	r3, fp, lsr #1
 598:	ea4f 0232 	mov.w	r2, r2, rrx
 59c:	ea5f 0656 	movs.w	r6, r6, lsr #1
 5a0:	ea43 74c0 	orr.w	r4, r3, r0, lsl #31
 5a4:	ea4f 0030 	mov.w	r0, r0, rrx
 5a8:	9b05      	ldr	r3, [sp, #20]
 5aa:	ebb5 0a02 	subs.w	sl, r5, r2
 5ae:	46a3      	mov	fp, r4
 5b0:	eb73 0404 	sbcs.w	r4, r3, r4
 5b4:	4633      	mov	r3, r6
 5b6:	eb71 0800 	sbcs.w	r8, r1, r0
 5ba:	eb6e 0c06 	sbc.w	ip, lr, r6
 5be:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
 5c2:	ddde      	ble.n	582 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x582>
 5c4:	9904      	ldr	r1, [sp, #16]
 5c6:	9e07      	ldr	r6, [sp, #28]
 5c8:	4331      	orrs	r1, r6
 5ca:	9104      	str	r1, [sp, #16]
 5cc:	9908      	ldr	r1, [sp, #32]
 5ce:	ea49 0901 	orr.w	r9, r9, r1
 5d2:	2101      	movs	r1, #1
 5d4:	ebb8 0101 	subs.w	r1, r8, r1
 5d8:	f17c 0100 	sbcs.w	r1, ip, #0
 5dc:	d304      	bcc.n	5e8 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x5e8>
 5de:	4655      	mov	r5, sl
 5e0:	9405      	str	r4, [sp, #20]
 5e2:	4641      	mov	r1, r8
 5e4:	46e6      	mov	lr, ip
 5e6:	e7cc      	b.n	582 <compiler_builtins::int::specialized_div_rem::u128_div_rem+0x582>
 5e8:	693d      	ldr	r5, [r7, #16]
 5ea:	4650      	mov	r0, sl
 5ec:	f8d7 8014 	ldr.w	r8, [r7, #20]
 5f0:	4621      	mov	r1, r4
 5f2:	462a      	mov	r2, r5
 5f4:	4643      	mov	r3, r8
 5f6:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 5fa:	fba0 2305 	umull	r2, r3, r0, r5
 5fe:	ea41 0609 	orr.w	r6, r1, r9
 602:	f04f 0e00 	mov.w	lr, #0
 606:	fb00 3308 	mla	r3, r0, r8, r3
 60a:	ebba 0a02 	subs.w	sl, sl, r2
 60e:	fb01 3305 	mla	r3, r1, r5, r3
 612:	9904      	ldr	r1, [sp, #16]
 614:	ea40 0001 	orr.w	r0, r0, r1
 618:	f04f 0100 	mov.w	r1, #0
 61c:	eb64 0203 	sbc.w	r2, r4, r3
 620:	9b03      	ldr	r3, [sp, #12]
 622:	e9dd 5401 	ldrd	r5, r4, [sp, #4]
 626:	4691      	mov	r9, r2
 628:	e9c5 0600 	strd	r0, r6, [r5]
 62c:	f105 0008 	add.w	r0, r5, #8
 630:	e880 0418 	stmia.w	r0, {r3, r4, sl}
 634:	e9c5 9105 	strd	r9, r1, [r5, #20]
 638:	f8c5 e01c 	str.w	lr, [r5, #28]
 63c:	b009      	add	sp, #36	; 0x24
 63e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 642:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::specialized_div_rem::u64_div_rem:

00000000 <compiler_builtins::int::specialized_div_rem::u64_div_rem>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	468e      	mov	lr, r1
   a:	4684      	mov	ip, r0
   c:	b112      	cbz	r2, 14 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x14>
   e:	2b00      	cmp	r3, #0
  10:	f000 8083 	beq.w	11a <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x11a>
  14:	2000      	movs	r0, #0
  16:	f1be 0f00 	cmp.w	lr, #0
  1a:	f000 80fa 	beq.w	212 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x212>
  1e:	ebbc 0102 	subs.w	r1, ip, r2
  22:	eb7e 0103 	sbcs.w	r1, lr, r3
  26:	f0c0 80f4 	bcc.w	212 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x212>
  2a:	fabe f08e 	clz	r0, lr
  2e:	fab3 f183 	clz	r1, r3
  32:	1a08      	subs	r0, r1, r0
  34:	f000 043f 	and.w	r4, r0, #63	; 0x3f
  38:	f000 001f 	and.w	r0, r0, #31
  3c:	f1c4 0520 	rsb	r5, r4, #32
  40:	fa03 f104 	lsl.w	r1, r3, r4
  44:	fa02 f904 	lsl.w	r9, r2, r4
  48:	fa22 f505 	lsr.w	r5, r2, r5
  4c:	ea45 0a01 	orr.w	sl, r5, r1
  50:	f1b4 0520 	subs.w	r5, r4, #32
  54:	bf58      	it	pl
  56:	fa02 fa05 	lslpl.w	sl, r2, r5
  5a:	f04f 0501 	mov.w	r5, #1
  5e:	bf58      	it	pl
  60:	f04f 0900 	movpl.w	r9, #0
  64:	fa05 f800 	lsl.w	r8, r5, r0
  68:	2000      	movs	r0, #0
  6a:	e009      	b.n	80 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x80>
  6c:	46b4      	mov	ip, r6
  6e:	46ae      	mov	lr, r5
  70:	ea4f 1119 	mov.w	r1, r9, lsr #4
  74:	ea41 790a 	orr.w	r9, r1, sl, lsl #28
  78:	ea4f 1818 	mov.w	r8, r8, lsr #4
  7c:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
  80:	ebbc 0509 	subs.w	r5, ip, r9
  84:	eb6e 060a 	sbc.w	r6, lr, sl
  88:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  8c:	dd08      	ble.n	a0 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0xa0>
  8e:	1aa9      	subs	r1, r5, r2
  90:	ea40 0008 	orr.w	r0, r0, r8
  94:	eb76 0103 	sbcs.w	r1, r6, r3
  98:	46ac      	mov	ip, r5
  9a:	46b6      	mov	lr, r6
  9c:	d202      	bcs.n	a4 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0xa4>
  9e:	e0b8      	b.n	212 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x212>
  a0:	4665      	mov	r5, ip
  a2:	4676      	mov	r6, lr
  a4:	ea5f 045a 	movs.w	r4, sl, lsr #1
  a8:	ea4f 0139 	mov.w	r1, r9, rrx
  ac:	ebb5 0c01 	subs.w	ip, r5, r1
  b0:	eb76 0e04 	sbcs.w	lr, r6, r4
  b4:	d407      	bmi.n	c6 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0xc6>
  b6:	ebbc 0102 	subs.w	r1, ip, r2
  ba:	ea40 0058 	orr.w	r0, r0, r8, lsr #1
  be:	eb7e 0103 	sbcs.w	r1, lr, r3
  c2:	d202      	bcs.n	ca <compiler_builtins::int::specialized_div_rem::u64_div_rem+0xca>
  c4:	e0a5      	b.n	212 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x212>
  c6:	46ac      	mov	ip, r5
  c8:	46b6      	mov	lr, r6
  ca:	ea4f 0199 	mov.w	r1, r9, lsr #2
  ce:	ea41 718a 	orr.w	r1, r1, sl, lsl #30
  d2:	ebbc 0601 	subs.w	r6, ip, r1
  d6:	eb6e 059a 	sbc.w	r5, lr, sl, lsr #2
  da:	2d00      	cmp	r5, #0
  dc:	d408      	bmi.n	f0 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0xf0>
  de:	1ab1      	subs	r1, r6, r2
  e0:	ea40 0098 	orr.w	r0, r0, r8, lsr #2
  e4:	eb75 0103 	sbcs.w	r1, r5, r3
  e8:	46b4      	mov	ip, r6
  ea:	46ae      	mov	lr, r5
  ec:	d202      	bcs.n	f4 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0xf4>
  ee:	e090      	b.n	212 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x212>
  f0:	4666      	mov	r6, ip
  f2:	4675      	mov	r5, lr
  f4:	ea4f 01d9 	mov.w	r1, r9, lsr #3
  f8:	ea41 714a 	orr.w	r1, r1, sl, lsl #29
  fc:	ebb6 0c01 	subs.w	ip, r6, r1
 100:	eb65 0eda 	sbc.w	lr, r5, sl, lsr #3
 104:	f1be 0f00 	cmp.w	lr, #0
 108:	d4b0      	bmi.n	6c <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x6c>
 10a:	ebbc 0102 	subs.w	r1, ip, r2
 10e:	ea40 00d8 	orr.w	r0, r0, r8, lsr #3
 112:	eb7e 0103 	sbcs.w	r1, lr, r3
 116:	d2ab      	bcs.n	70 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x70>
 118:	e07b      	b.n	212 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x212>
 11a:	f1be 0f00 	cmp.w	lr, #0
 11e:	d072      	beq.n	206 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x206>
 120:	4596      	cmp	lr, r2
 122:	d27c      	bcs.n	21e <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x21e>
 124:	fabe f08e 	clz	r0, lr
 128:	fab2 f182 	clz	r1, r2
 12c:	1a08      	subs	r0, r1, r0
 12e:	f100 0120 	add.w	r1, r0, #32
 132:	bf08      	it	eq
 134:	211f      	moveq	r1, #31
 136:	f001 043f 	and.w	r4, r1, #63	; 0x3f
 13a:	f001 011f 	and.w	r1, r1, #31
 13e:	fa03 f004 	lsl.w	r0, r3, r4
 142:	f1c4 0320 	rsb	r3, r4, #32
 146:	fa02 f904 	lsl.w	r9, r2, r4
 14a:	fa22 f303 	lsr.w	r3, r2, r3
 14e:	4318      	orrs	r0, r3
 150:	f1b4 0320 	subs.w	r3, r4, #32
 154:	f04f 0401 	mov.w	r4, #1
 158:	fa04 f801 	lsl.w	r8, r4, r1
 15c:	f04f 0100 	mov.w	r1, #0
 160:	bf58      	it	pl
 162:	fa02 f003 	lslpl.w	r0, r2, r3
 166:	bf58      	it	pl
 168:	f04f 0900 	movpl.w	r9, #0
 16c:	e008      	b.n	180 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x180>
 16e:	46ac      	mov	ip, r5
 170:	46b6      	mov	lr, r6
 172:	ea4f 1319 	mov.w	r3, r9, lsr #4
 176:	ea43 7900 	orr.w	r9, r3, r0, lsl #28
 17a:	ea4f 1818 	mov.w	r8, r8, lsr #4
 17e:	0900      	lsrs	r0, r0, #4
 180:	ebbc 0509 	subs.w	r5, ip, r9
 184:	eb6e 0600 	sbc.w	r6, lr, r0
 188:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 18c:	dd04      	ble.n	198 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x198>
 18e:	ea41 0108 	orr.w	r1, r1, r8
 192:	46ac      	mov	ip, r5
 194:	b916      	cbnz	r6, 19c <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x19c>
 196:	e030      	b.n	1fa <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1fa>
 198:	4665      	mov	r5, ip
 19a:	4676      	mov	r6, lr
 19c:	ea5f 0450 	movs.w	r4, r0, lsr #1
 1a0:	ea4f 0339 	mov.w	r3, r9, rrx
 1a4:	ebb5 0c03 	subs.w	ip, r5, r3
 1a8:	eb66 0404 	sbc.w	r4, r6, r4
 1ac:	2c00      	cmp	r4, #0
 1ae:	d403      	bmi.n	1b8 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1b8>
 1b0:	ea41 0158 	orr.w	r1, r1, r8, lsr #1
 1b4:	d102      	bne.n	1bc <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1bc>
 1b6:	e020      	b.n	1fa <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1fa>
 1b8:	46ac      	mov	ip, r5
 1ba:	4634      	mov	r4, r6
 1bc:	ea4f 0399 	mov.w	r3, r9, lsr #2
 1c0:	ea43 7380 	orr.w	r3, r3, r0, lsl #30
 1c4:	ebbc 0503 	subs.w	r5, ip, r3
 1c8:	eb64 0690 	sbc.w	r6, r4, r0, lsr #2
 1cc:	2e00      	cmp	r6, #0
 1ce:	d404      	bmi.n	1da <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1da>
 1d0:	ea41 0198 	orr.w	r1, r1, r8, lsr #2
 1d4:	46ac      	mov	ip, r5
 1d6:	d102      	bne.n	1de <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1de>
 1d8:	e00f      	b.n	1fa <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x1fa>
 1da:	4665      	mov	r5, ip
 1dc:	4626      	mov	r6, r4
 1de:	ea4f 03d9 	mov.w	r3, r9, lsr #3
 1e2:	ea43 7340 	orr.w	r3, r3, r0, lsl #29
 1e6:	ebb5 0c03 	subs.w	ip, r5, r3
 1ea:	eb66 0ed0 	sbc.w	lr, r6, r0, lsr #3
 1ee:	f1be 0f00 	cmp.w	lr, #0
 1f2:	d4bc      	bmi.n	16e <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x16e>
 1f4:	ea41 01d8 	orr.w	r1, r1, r8, lsr #3
 1f8:	d1bb      	bne.n	172 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x172>
 1fa:	fbbc f0f2 	udiv	r0, ip, r2
 1fe:	fb00 cc12 	mls	ip, r0, r2, ip
 202:	4308      	orrs	r0, r1
 204:	e003      	b.n	20e <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x20e>
 206:	fbbc f0f2 	udiv	r0, ip, r2
 20a:	fb00 cc12 	mls	ip, r0, r2, ip
 20e:	f04f 0e00 	mov.w	lr, #0
 212:	2100      	movs	r1, #0
 214:	4662      	mov	r2, ip
 216:	4673      	mov	r3, lr
 218:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 21e:	d10b      	bne.n	238 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x238>
 220:	fbbc f0fe 	udiv	r0, ip, lr
 224:	2101      	movs	r1, #1
 226:	fb00 cc1e 	mls	ip, r0, lr, ip
 22a:	f04f 0e00 	mov.w	lr, #0
 22e:	4662      	mov	r2, ip
 230:	4673      	mov	r3, lr
 232:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 238:	fbbe f1f2 	udiv	r1, lr, r2
 23c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 240:	fb01 ee12 	mls	lr, r1, r2, lr
 244:	d21a      	bcs.n	27c <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x27c>
 246:	ea4f 400e 	mov.w	r0, lr, lsl #16
 24a:	fa1f f68c 	uxth.w	r6, ip
 24e:	ea40 401c 	orr.w	r0, r0, ip, lsr #16
 252:	f04f 0e00 	mov.w	lr, #0
 256:	fbb0 f3f2 	udiv	r3, r0, r2
 25a:	fb03 0012 	mls	r0, r3, r2, r0
 25e:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 262:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
 266:	fbb0 f6f2 	udiv	r6, r0, r2
 26a:	fb06 0c12 	mls	ip, r6, r2, r0
 26e:	ea46 4003 	orr.w	r0, r6, r3, lsl #16
 272:	4662      	mov	r2, ip
 274:	4673      	mov	r3, lr
 276:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 27c:	ebbc 0002 	subs.w	r0, ip, r2
 280:	eb7e 0003 	sbcs.w	r0, lr, r3
 284:	d205      	bcs.n	292 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x292>
 286:	2000      	movs	r0, #0
 288:	4662      	mov	r2, ip
 28a:	4673      	mov	r3, lr
 28c:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 292:	07d8      	lsls	r0, r3, #31
 294:	ea40 0a52 	orr.w	sl, r0, r2, lsr #1
 298:	ea4f 79c2 	mov.w	r9, r2, lsl #31
 29c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 2a0:	2000      	movs	r0, #0
 2a2:	e009      	b.n	2b8 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2b8>
 2a4:	46b4      	mov	ip, r6
 2a6:	46a6      	mov	lr, r4
 2a8:	ea4f 1319 	mov.w	r3, r9, lsr #4
 2ac:	ea43 790a 	orr.w	r9, r3, sl, lsl #28
 2b0:	ea4f 1818 	mov.w	r8, r8, lsr #4
 2b4:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
 2b8:	ebbc 0609 	subs.w	r6, ip, r9
 2bc:	eb6e 040a 	sbc.w	r4, lr, sl
 2c0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 2c4:	dd04      	ble.n	2d0 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2d0>
 2c6:	ea40 0008 	orr.w	r0, r0, r8
 2ca:	46b4      	mov	ip, r6
 2cc:	b914      	cbnz	r4, 2d4 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2d4>
 2ce:	e030      	b.n	332 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x332>
 2d0:	4666      	mov	r6, ip
 2d2:	4674      	mov	r4, lr
 2d4:	ea5f 055a 	movs.w	r5, sl, lsr #1
 2d8:	ea4f 0339 	mov.w	r3, r9, rrx
 2dc:	ebb6 0c03 	subs.w	ip, r6, r3
 2e0:	eb64 0505 	sbc.w	r5, r4, r5
 2e4:	2d00      	cmp	r5, #0
 2e6:	d403      	bmi.n	2f0 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2f0>
 2e8:	ea40 0058 	orr.w	r0, r0, r8, lsr #1
 2ec:	d102      	bne.n	2f4 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2f4>
 2ee:	e020      	b.n	332 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x332>
 2f0:	46b4      	mov	ip, r6
 2f2:	4625      	mov	r5, r4
 2f4:	ea4f 0399 	mov.w	r3, r9, lsr #2
 2f8:	ea43 738a 	orr.w	r3, r3, sl, lsl #30
 2fc:	ebbc 0603 	subs.w	r6, ip, r3
 300:	eb65 049a 	sbc.w	r4, r5, sl, lsr #2
 304:	2c00      	cmp	r4, #0
 306:	d404      	bmi.n	312 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x312>
 308:	ea40 0098 	orr.w	r0, r0, r8, lsr #2
 30c:	46b4      	mov	ip, r6
 30e:	d102      	bne.n	316 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x316>
 310:	e00f      	b.n	332 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x332>
 312:	4666      	mov	r6, ip
 314:	462c      	mov	r4, r5
 316:	ea4f 03d9 	mov.w	r3, r9, lsr #3
 31a:	ea43 734a 	orr.w	r3, r3, sl, lsl #29
 31e:	ebb6 0c03 	subs.w	ip, r6, r3
 322:	eb64 0eda 	sbc.w	lr, r4, sl, lsr #3
 326:	f1be 0f00 	cmp.w	lr, #0
 32a:	d4bb      	bmi.n	2a4 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2a4>
 32c:	ea40 00d8 	orr.w	r0, r0, r8, lsr #3
 330:	d1ba      	bne.n	2a8 <compiler_builtins::int::specialized_div_rem::u64_div_rem+0x2a8>
 332:	fbbc f3f2 	udiv	r3, ip, r2
 336:	f04f 0e00 	mov.w	lr, #0
 33a:	fb03 cc12 	mls	ip, r3, r2, ip
 33e:	4318      	orrs	r0, r3
 340:	4662      	mov	r2, ip
 342:	4673      	mov	r3, lr
 344:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 348:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.154.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatuntidf:

00000000 <__floatuntidf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b084      	sub	sp, #16
   a:	fab2 f682 	clz	r6, r2
   e:	fab0 f580 	clz	r5, r0
  12:	3620      	adds	r6, #32
  14:	2b00      	cmp	r3, #0
  16:	bf18      	it	ne
  18:	fab3 f683 	clzne	r6, r3
  1c:	3520      	adds	r5, #32
  1e:	2900      	cmp	r1, #0
  20:	bf18      	it	ne
  22:	fab1 f581 	clzne	r5, r1
  26:	ea52 0403 	orrs.w	r4, r2, r3
  2a:	bf08      	it	eq
  2c:	f105 0640 	addeq.w	r6, r5, #64	; 0x40
  30:	ea41 0503 	orr.w	r5, r1, r3
  34:	ea40 0402 	orr.w	r4, r0, r2
  38:	4325      	orrs	r5, r4
  3a:	f04f 0800 	mov.w	r8, #0
  3e:	9303      	str	r3, [sp, #12]
  40:	d008      	beq.n	54 <__floatuntidf+0x54>
  42:	2500      	movs	r5, #0
  44:	f2c4 75d0 	movt	r5, #18384	; 0x47d0
  48:	eba5 5306 	sub.w	r3, r5, r6, lsl #20
  4c:	9302      	str	r3, [sp, #8]
  4e:	2300      	movs	r3, #0
  50:	9301      	str	r3, [sp, #4]
  52:	e003      	b.n	5c <__floatuntidf+0x5c>
  54:	2300      	movs	r3, #0
  56:	9301      	str	r3, [sp, #4]
  58:	2300      	movs	r3, #0
  5a:	9302      	str	r3, [sp, #8]
  5c:	f006 057f 	and.w	r5, r6, #127	; 0x7f
  60:	f1c5 0420 	rsb	r4, r5, #32
  64:	f1c5 0b40 	rsb	fp, r5, #64	; 0x40
  68:	fa01 fc05 	lsl.w	ip, r1, r5
  6c:	f1b5 0920 	subs.w	r9, r5, #32
  70:	fa20 f604 	lsr.w	r6, r0, r4
  74:	ea46 0e0c 	orr.w	lr, r6, ip
  78:	f1cb 0620 	rsb	r6, fp, #32
  7c:	bf58      	it	pl
  7e:	fa00 fe09 	lslpl.w	lr, r0, r9
  82:	2d40      	cmp	r5, #64	; 0x40
  84:	f1a5 0a40 	sub.w	sl, r5, #64	; 0x40
  88:	bf28      	it	cs
  8a:	46c6      	movcs	lr, r8
  8c:	fa01 fc06 	lsl.w	ip, r1, r6
  90:	fa20 f60b 	lsr.w	r6, r0, fp
  94:	ea46 080c 	orr.w	r8, r6, ip
  98:	2c00      	cmp	r4, #0
  9a:	bf58      	it	pl
  9c:	fa21 f804 	lsrpl.w	r8, r1, r4
  a0:	fa02 f605 	lsl.w	r6, r2, r5
  a4:	f1b9 0f00 	cmp.w	r9, #0
  a8:	fa00 fc0a 	lsl.w	ip, r0, sl
  ac:	bf58      	it	pl
  ae:	2600      	movpl	r6, #0
  b0:	f1b5 0360 	subs.w	r3, r5, #96	; 0x60
  b4:	bf58      	it	pl
  b6:	f04f 0c00 	movpl.w	ip, #0
  ba:	2d40      	cmp	r5, #64	; 0x40
  bc:	bf38      	it	cc
  be:	ea46 0c08 	orrcc.w	ip, r6, r8
  c2:	ea4f 26de 	mov.w	r6, lr, lsr #11
  c6:	2d00      	cmp	r5, #0
  c8:	bf08      	it	eq
  ca:	4694      	moveq	ip, r2
  cc:	ea46 564c 	orr.w	r6, r6, ip, lsl #21
  d0:	9600      	str	r6, [sp, #0]
  d2:	f1c5 0660 	rsb	r6, r5, #96	; 0x60
  d6:	fa01 f80a 	lsl.w	r8, r1, sl
  da:	2b00      	cmp	r3, #0
  dc:	fa20 f606 	lsr.w	r6, r0, r6
  e0:	ea48 0806 	orr.w	r8, r8, r6
  e4:	bf58      	it	pl
  e6:	fa00 f803 	lslpl.w	r8, r0, r3
  ea:	f8dd a00c 	ldr.w	sl, [sp, #12]
  ee:	fa22 f604 	lsr.w	r6, r2, r4
  f2:	f1b9 0f00 	cmp.w	r9, #0
  f6:	fa21 f10b 	lsr.w	r1, r1, fp
  fa:	fa00 f005 	lsl.w	r0, r0, r5
  fe:	fa0a f305 	lsl.w	r3, sl, r5
 102:	ea43 0306 	orr.w	r3, r3, r6
 106:	bf58      	it	pl
 108:	fa02 f309 	lslpl.w	r3, r2, r9
 10c:	2c00      	cmp	r4, #0
 10e:	bf58      	it	pl
 110:	2100      	movpl	r1, #0
 112:	2d40      	cmp	r5, #64	; 0x40
 114:	bf38      	it	cc
 116:	ea43 0801 	orrcc.w	r8, r3, r1
 11a:	2d00      	cmp	r5, #0
 11c:	ea4f 21dc 	mov.w	r1, ip, lsr #11
 120:	bf08      	it	eq
 122:	46d0      	moveq	r8, sl
 124:	ea41 5148 	orr.w	r1, r1, r8, lsl #21
 128:	9e00      	ldr	r6, [sp, #0]
 12a:	f1b9 0f00 	cmp.w	r9, #0
 12e:	bf58      	it	pl
 130:	2000      	movpl	r0, #0
 132:	2300      	movs	r3, #0
 134:	2d40      	cmp	r5, #64	; 0x40
 136:	bf28      	it	cs
 138:	4618      	movcs	r0, r3
 13a:	0ac3      	lsrs	r3, r0, #11
 13c:	43ca      	mvns	r2, r1
 13e:	ea43 534e 	orr.w	r3, r3, lr, lsl #21
 142:	ea02 72d6 	and.w	r2, r2, r6, lsr #31
 146:	4318      	orrs	r0, r3
 148:	1a80      	subs	r0, r0, r2
 14a:	ea4f 22d8 	mov.w	r2, r8, lsr #11
 14e:	f166 0000 	sbc.w	r0, r6, #0
 152:	eb11 70d0 	adds.w	r0, r1, r0, lsr #31
 156:	f142 0100 	adc.w	r1, r2, #0
 15a:	9a01      	ldr	r2, [sp, #4]
 15c:	1880      	adds	r0, r0, r2
 15e:	9a02      	ldr	r2, [sp, #8]
 160:	4151      	adcs	r1, r2
 162:	ec41 0b10 	vmov	d0, r0, r1
 166:	b004      	add	sp, #16
 168:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 16c:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.155.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::shift::__ashlsi3:

00000000 <compiler_builtins::int::shift::__ashlsi3>:
   0:	06ca      	lsls	r2, r1, #27
   2:	bf41      	itttt	mi
   4:	f001 010f 	andmi.w	r1, r1, #15
   8:	4088      	lslmi	r0, r1
   a:	0400      	lslmi	r0, r0, #16
   c:	4770      	bxmi	lr
   e:	2900      	cmp	r1, #0
  10:	bf08      	it	eq
  12:	4770      	bxeq	lr
  14:	f001 020f 	and.w	r2, r1, #15
  18:	4249      	negs	r1, r1
  1a:	0c03      	lsrs	r3, r0, #16
  1c:	f001 010f 	and.w	r1, r1, #15
  20:	fa03 fc02 	lsl.w	ip, r3, r2
  24:	b283      	uxth	r3, r0
  26:	fa23 f101 	lsr.w	r1, r3, r1
  2a:	4090      	lsls	r0, r2
  2c:	ea41 010c 	orr.w	r1, r1, ip
  30:	b280      	uxth	r0, r0
  32:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
  36:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::int::shift::__ashldi3:

00000000 <compiler_builtins::int::shift::__ashldi3>:
   0:	0693      	lsls	r3, r2, #26
   2:	bf41      	itttt	mi
   4:	f002 011f 	andmi.w	r1, r2, #31
   8:	fa00 f101 	lslmi.w	r1, r0, r1
   c:	2000      	movmi	r0, #0
   e:	4770      	bxmi	lr
  10:	2a00      	cmp	r2, #0
  12:	bf08      	it	eq
  14:	4770      	bxeq	lr
  16:	f002 031f 	and.w	r3, r2, #31
  1a:	4252      	negs	r2, r2
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	4099      	lsls	r1, r3
  22:	fa20 f202 	lsr.w	r2, r0, r2
  26:	4311      	orrs	r1, r2
  28:	4098      	lsls	r0, r3
  2a:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::int::shift::__ashlti3:

00000000 <compiler_builtins::int::shift::__ashlti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	68bd      	ldr	r5, [r7, #8]
   a:	066c      	lsls	r4, r5, #25
   c:	d43e      	bmi.n	8c <compiler_builtins::int::shift::__ashlti3+0x8c>
   e:	b3d5      	cbz	r5, 86 <compiler_builtins::int::shift::__ashlti3+0x86>
  10:	f005 0e3f 	and.w	lr, r5, #63	; 0x3f
  14:	426d      	negs	r5, r5
  16:	f1ce 0620 	rsb	r6, lr, #32
  1a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  1e:	fa01 fc0e 	lsl.w	ip, r1, lr
  22:	fa03 f30e 	lsl.w	r3, r3, lr
  26:	fa20 f406 	lsr.w	r4, r0, r6
  2a:	ea4c 0c04 	orr.w	ip, ip, r4
  2e:	f1be 0420 	subs.w	r4, lr, #32
  32:	fa22 f606 	lsr.w	r6, r2, r6
  36:	bf58      	it	pl
  38:	fa00 fc04 	lslpl.w	ip, r0, r4
  3c:	4333      	orrs	r3, r6
  3e:	2c00      	cmp	r4, #0
  40:	fa21 f605 	lsr.w	r6, r1, r5
  44:	bf58      	it	pl
  46:	fa02 f304 	lslpl.w	r3, r2, r4
  4a:	f1b5 0820 	subs.w	r8, r5, #32
  4e:	bf58      	it	pl
  50:	2600      	movpl	r6, #0
  52:	4333      	orrs	r3, r6
  54:	fa20 f605 	lsr.w	r6, r0, r5
  58:	f1c5 0520 	rsb	r5, r5, #32
  5c:	f1b8 0f00 	cmp.w	r8, #0
  60:	fa00 f00e 	lsl.w	r0, r0, lr
  64:	fa01 f505 	lsl.w	r5, r1, r5
  68:	ea45 0506 	orr.w	r5, r5, r6
  6c:	bf58      	it	pl
  6e:	fa21 f508 	lsrpl.w	r5, r1, r8
  72:	fa02 f10e 	lsl.w	r1, r2, lr
  76:	2c00      	cmp	r4, #0
  78:	bf58      	it	pl
  7a:	2100      	movpl	r1, #0
  7c:	ea41 0205 	orr.w	r2, r1, r5
  80:	4661      	mov	r1, ip
  82:	bf58      	it	pl
  84:	2000      	movpl	r0, #0
  86:	f85d 8b04 	ldr.w	r8, [sp], #4
  8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  8c:	f005 023f 	and.w	r2, r5, #63	; 0x3f
  90:	f1c2 0320 	rsb	r3, r2, #32
  94:	4091      	lsls	r1, r2
  96:	fa20 f303 	lsr.w	r3, r0, r3
  9a:	430b      	orrs	r3, r1
  9c:	f1b2 0120 	subs.w	r1, r2, #32
  a0:	fa00 f202 	lsl.w	r2, r0, r2
  a4:	bf58      	it	pl
  a6:	fa00 f301 	lslpl.w	r3, r0, r1
  aa:	bf58      	it	pl
  ac:	2200      	movpl	r2, #0
  ae:	2000      	movs	r0, #0
  b0:	2100      	movs	r1, #0
  b2:	f85d 8b04 	ldr.w	r8, [sp], #4
  b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::shift::__ashrsi3:

00000000 <compiler_builtins::int::shift::__ashrsi3>:
   0:	06ca      	lsls	r2, r1, #27
   2:	d40e      	bmi.n	22 <compiler_builtins::int::shift::__ashrsi3+0x22>
   4:	2900      	cmp	r1, #0
   6:	bf08      	it	eq
   8:	4770      	bxeq	lr
   a:	f001 020f 	and.w	r2, r1, #15
   e:	4249      	negs	r1, r1
  10:	f001 010f 	and.w	r1, r1, #15
  14:	b283      	uxth	r3, r0
  16:	0c00      	lsrs	r0, r0, #16
  18:	40d3      	lsrs	r3, r2
  1a:	fa00 f101 	lsl.w	r1, r0, r1
  1e:	4319      	orrs	r1, r3
  20:	e006      	b.n	30 <compiler_builtins::int::shift::__ashrsi3+0x30>
  22:	f001 010f 	and.w	r1, r1, #15
  26:	1402      	asrs	r2, r0, #16
  28:	0c00      	lsrs	r0, r0, #16
  2a:	fa42 f101 	asr.w	r1, r2, r1
  2e:	220f      	movs	r2, #15
  30:	b200      	sxth	r0, r0
  32:	b289      	uxth	r1, r1
  34:	4110      	asrs	r0, r2
  36:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
  3a:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::int::shift::__ashrdi3:

00000000 <compiler_builtins::int::shift::__ashrdi3>:
   0:	0693      	lsls	r3, r2, #26
   2:	d40d      	bmi.n	20 <compiler_builtins::int::shift::__ashrdi3+0x20>
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	4770      	bxeq	lr
   a:	f002 031f 	and.w	r3, r2, #31
   e:	4252      	negs	r2, r2
  10:	f002 021f 	and.w	r2, r2, #31
  14:	40d8      	lsrs	r0, r3
  16:	fa01 f202 	lsl.w	r2, r1, r2
  1a:	4310      	orrs	r0, r2
  1c:	4119      	asrs	r1, r3
  1e:	4770      	bx	lr
  20:	f002 001f 	and.w	r0, r2, #31
  24:	231f      	movs	r3, #31
  26:	fa41 f000 	asr.w	r0, r1, r0
  2a:	4119      	asrs	r1, r3
  2c:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::int::shift::__ashrti3:

00000000 <compiler_builtins::int::shift::__ashrti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f8d7 e008 	ldr.w	lr, [r7, #8]
   c:	ea5f 6c4e 	movs.w	ip, lr, lsl #25
  10:	d430      	bmi.n	74 <compiler_builtins::int::shift::__ashrti3+0x74>
  12:	f1be 0f00 	cmp.w	lr, #0
  16:	d058      	beq.n	ca <compiler_builtins::int::shift::__ashrti3+0xca>
  18:	f00e 0c3f 	and.w	ip, lr, #63	; 0x3f
  1c:	f1cc 0420 	rsb	r4, ip, #32
  20:	f1bc 0820 	subs.w	r8, ip, #32
  24:	fa20 f00c 	lsr.w	r0, r0, ip
  28:	fa01 f404 	lsl.w	r4, r1, r4
  2c:	ea40 0004 	orr.w	r0, r0, r4
  30:	f1ce 0400 	rsb	r4, lr, #0
  34:	bf58      	it	pl
  36:	fa21 f008 	lsrpl.w	r0, r1, r8
  3a:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  3e:	fa21 f10c 	lsr.w	r1, r1, ip
  42:	f1b4 0620 	subs.w	r6, r4, #32
  46:	fa02 f504 	lsl.w	r5, r2, r4
  4a:	bf58      	it	pl
  4c:	2500      	movpl	r5, #0
  4e:	4328      	orrs	r0, r5
  50:	fa03 f504 	lsl.w	r5, r3, r4
  54:	f1c4 0420 	rsb	r4, r4, #32
  58:	2e00      	cmp	r6, #0
  5a:	fa22 f404 	lsr.w	r4, r2, r4
  5e:	ea45 0504 	orr.w	r5, r5, r4
  62:	bf58      	it	pl
  64:	fa02 f506 	lslpl.w	r5, r2, r6
  68:	f1b8 0f00 	cmp.w	r8, #0
  6c:	bf58      	it	pl
  6e:	2100      	movpl	r1, #0
  70:	4329      	orrs	r1, r5
  72:	e014      	b.n	9e <compiler_builtins::int::shift::__ashrti3+0x9e>
  74:	f00e 0e3f 	and.w	lr, lr, #63	; 0x3f
  78:	f1ce 0020 	rsb	r0, lr, #32
  7c:	f1be 0120 	subs.w	r1, lr, #32
  80:	fa22 fc0e 	lsr.w	ip, r2, lr
  84:	fa03 f000 	lsl.w	r0, r3, r0
  88:	ea40 000c 	orr.w	r0, r0, ip
  8c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  90:	bf58      	it	pl
  92:	fa43 f001 	asrpl.w	r0, r3, r1
  96:	fa43 f10e 	asr.w	r1, r3, lr
  9a:	bf58      	it	pl
  9c:	17d9      	asrpl	r1, r3, #31
  9e:	fa22 fe0c 	lsr.w	lr, r2, ip
  a2:	f1cc 0220 	rsb	r2, ip, #32
  a6:	fa03 f202 	lsl.w	r2, r3, r2
  aa:	ea42 020e 	orr.w	r2, r2, lr
  ae:	f1bc 0e20 	subs.w	lr, ip, #32
  b2:	fa43 fc0c 	asr.w	ip, r3, ip
  b6:	bf58      	it	pl
  b8:	fa43 f20e 	asrpl.w	r2, r3, lr
  bc:	bf58      	it	pl
  be:	ea4f 7ce3 	movpl.w	ip, r3, asr #31
  c2:	4663      	mov	r3, ip
  c4:	f85d 8b04 	ldr.w	r8, [sp], #4
  c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ca:	469c      	mov	ip, r3
  cc:	4663      	mov	r3, ip
  ce:	f85d 8b04 	ldr.w	r8, [sp], #4
  d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::shift::__lshrsi3:

00000000 <compiler_builtins::int::shift::__lshrsi3>:
   0:	06ca      	lsls	r2, r1, #27
   2:	bf41      	itttt	mi
   4:	f001 010f 	andmi.w	r1, r1, #15
   8:	0c00      	lsrmi	r0, r0, #16
   a:	40c8      	lsrmi	r0, r1
   c:	4770      	bxmi	lr
   e:	2900      	cmp	r1, #0
  10:	bf08      	it	eq
  12:	4770      	bxeq	lr
  14:	f001 020f 	and.w	r2, r1, #15
  18:	4249      	negs	r1, r1
  1a:	f001 010f 	and.w	r1, r1, #15
  1e:	b283      	uxth	r3, r0
  20:	0c00      	lsrs	r0, r0, #16
  22:	40d3      	lsrs	r3, r2
  24:	fa00 f101 	lsl.w	r1, r0, r1
  28:	40d0      	lsrs	r0, r2
  2a:	4319      	orrs	r1, r3
  2c:	b289      	uxth	r1, r1
  2e:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
  32:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::int::shift::__lshrdi3:

00000000 <compiler_builtins::int::shift::__lshrdi3>:
   0:	0693      	lsls	r3, r2, #26
   2:	bf41      	itttt	mi
   4:	f002 001f 	andmi.w	r0, r2, #31
   8:	fa21 f000 	lsrmi.w	r0, r1, r0
   c:	2100      	movmi	r1, #0
   e:	4770      	bxmi	lr
  10:	2a00      	cmp	r2, #0
  12:	bf08      	it	eq
  14:	4770      	bxeq	lr
  16:	f002 031f 	and.w	r3, r2, #31
  1a:	4252      	negs	r2, r2
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	40d8      	lsrs	r0, r3
  22:	fa01 f202 	lsl.w	r2, r1, r2
  26:	4310      	orrs	r0, r2
  28:	40d9      	lsrs	r1, r3
  2a:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::int::shift::__lshrti3:

00000000 <compiler_builtins::int::shift::__lshrti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	68bd      	ldr	r5, [r7, #8]
   a:	066c      	lsls	r4, r5, #25
   c:	d43e      	bmi.n	8c <compiler_builtins::int::shift::__lshrti3+0x8c>
   e:	b3d5      	cbz	r5, 86 <compiler_builtins::int::shift::__lshrti3+0x86>
  10:	f005 0e3f 	and.w	lr, r5, #63	; 0x3f
  14:	426d      	negs	r5, r5
  16:	f1ce 0620 	rsb	r6, lr, #32
  1a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  1e:	fa22 fc0e 	lsr.w	ip, r2, lr
  22:	fa20 f00e 	lsr.w	r0, r0, lr
  26:	fa03 f406 	lsl.w	r4, r3, r6
  2a:	ea4c 0c04 	orr.w	ip, ip, r4
  2e:	f1be 0420 	subs.w	r4, lr, #32
  32:	fa01 f606 	lsl.w	r6, r1, r6
  36:	bf58      	it	pl
  38:	fa23 fc04 	lsrpl.w	ip, r3, r4
  3c:	4330      	orrs	r0, r6
  3e:	2c00      	cmp	r4, #0
  40:	fa02 f605 	lsl.w	r6, r2, r5
  44:	bf58      	it	pl
  46:	fa21 f004 	lsrpl.w	r0, r1, r4
  4a:	f1b5 0820 	subs.w	r8, r5, #32
  4e:	bf58      	it	pl
  50:	2600      	movpl	r6, #0
  52:	4330      	orrs	r0, r6
  54:	fa03 f605 	lsl.w	r6, r3, r5
  58:	f1c5 0520 	rsb	r5, r5, #32
  5c:	f1b8 0f00 	cmp.w	r8, #0
  60:	fa21 f10e 	lsr.w	r1, r1, lr
  64:	fa22 f505 	lsr.w	r5, r2, r5
  68:	fa23 f30e 	lsr.w	r3, r3, lr
  6c:	ea45 0506 	orr.w	r5, r5, r6
  70:	bf58      	it	pl
  72:	fa02 f508 	lslpl.w	r5, r2, r8
  76:	2c00      	cmp	r4, #0
  78:	bf58      	it	pl
  7a:	2100      	movpl	r1, #0
  7c:	4662      	mov	r2, ip
  7e:	ea41 0105 	orr.w	r1, r1, r5
  82:	bf58      	it	pl
  84:	2300      	movpl	r3, #0
  86:	f85d 8b04 	ldr.w	r8, [sp], #4
  8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  8c:	f005 013f 	and.w	r1, r5, #63	; 0x3f
  90:	fa22 f001 	lsr.w	r0, r2, r1
  94:	f1c1 0220 	rsb	r2, r1, #32
  98:	fa03 f202 	lsl.w	r2, r3, r2
  9c:	4310      	orrs	r0, r2
  9e:	f1b1 0220 	subs.w	r2, r1, #32
  a2:	fa23 f101 	lsr.w	r1, r3, r1
  a6:	bf58      	it	pl
  a8:	fa23 f002 	lsrpl.w	r0, r3, r2
  ac:	bf58      	it	pl
  ae:	2100      	movpl	r1, #0
  b0:	2200      	movs	r2, #0
  b2:	2300      	movs	r3, #0
  b4:	f85d 8b04 	ldr.w	r8, [sp], #4
  b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.156.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fcmpeq:

00000000 <__aeabi_fcmpeq>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	4684      	mov	ip, r0
   6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   a:	f04f 0000 	mov.w	r0, #0
   e:	bf9c      	itt	ls
  10:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  14:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  18:	d900      	bls.n	1c <__aeabi_fcmpeq+0x1c>
  1a:	4770      	bx	lr
  1c:	ea52 0003 	orrs.w	r0, r2, r3
  20:	bf04      	itt	eq
  22:	2001      	moveq	r0, #1
  24:	4770      	bxeq	lr
  26:	ebac 0001 	sub.w	r0, ip, r1
  2a:	fab0 f080 	clz	r0, r0
  2e:	0940      	lsrs	r0, r0, #5
  30:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.157.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__lshrdi3:

00000000 <__lshrdi3>:
   0:	0693      	lsls	r3, r2, #26
   2:	bf41      	itttt	mi
   4:	f002 001f 	andmi.w	r0, r2, #31
   8:	fa21 f000 	lsrmi.w	r0, r1, r0
   c:	2100      	movmi	r1, #0
   e:	4770      	bxmi	lr
  10:	2a00      	cmp	r2, #0
  12:	bf08      	it	eq
  14:	4770      	bxeq	lr
  16:	f002 031f 	and.w	r3, r2, #31
  1a:	4252      	negs	r2, r2
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	40d8      	lsrs	r0, r3
  22:	fa01 f202 	lsl.w	r2, r1, r2
  26:	4310      	orrs	r0, r2
  28:	40d9      	lsrs	r1, r3
  2a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.158.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_i128_subo:

00000000 <__rust_i128_subo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	e9d7 1c06 	ldrd	r1, ip, [r7, #24]
   e:	2500      	movs	r5, #0
  10:	e9d7 9e02 	ldrd	r9, lr, [r7, #8]
  14:	ea6f 040c 	mvn.w	r4, ip
  18:	e9d7 6804 	ldrd	r6, r8, [r7, #16]
  1c:	43c9      	mvns	r1, r1
  1e:	eb11 0a09 	adds.w	sl, r1, r9
  22:	eb44 0b0e 	adc.w	fp, r4, lr
  26:	4276      	negs	r6, r6
  28:	eb75 0108 	sbcs.w	r1, r5, r8
  2c:	f15a 0400 	adcs.w	r4, sl, #0
  30:	f14b 0800 	adc.w	r8, fp, #0
  34:	18b6      	adds	r6, r6, r2
  36:	4159      	adcs	r1, r3
  38:	f154 0400 	adcs.w	r4, r4, #0
  3c:	f148 0800 	adc.w	r8, r8, #0
  40:	1b92      	subs	r2, r2, r6
  42:	e9c0 6100 	strd	r6, r1, [r0]
  46:	eb73 0101 	sbcs.w	r1, r3, r1
  4a:	eb79 0104 	sbcs.w	r1, r9, r4
  4e:	e9c0 4802 	strd	r4, r8, [r0, #8]
  52:	eb7e 0108 	sbcs.w	r1, lr, r8
  56:	f04f 0100 	mov.w	r1, #0
  5a:	bfb8      	it	lt
  5c:	2101      	movlt	r1, #1
  5e:	f1bc 0f00 	cmp.w	ip, #0
  62:	bf48      	it	mi
  64:	2501      	movmi	r5, #1
  66:	4069      	eors	r1, r5
  68:	7401      	strb	r1, [r0, #16]
  6a:	b001      	add	sp, #4
  6c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  70:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.159.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__mulosi4:

00000000 <__mulosi4>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	f04f 0c00 	mov.w	ip, #0
   8:	b1e8      	cbz	r0, 46 <__mulosi4+0x46>
   a:	4603      	mov	r3, r0
   c:	2900      	cmp	r1, #0
   e:	f04f 0000 	mov.w	r0, #0
  12:	d03f      	beq.n	94 <__mulosi4+0x94>
  14:	468c      	mov	ip, r1
  16:	469e      	mov	lr, r3
  18:	bf48      	it	mi
  1a:	f1c1 0c00 	rsbmi	ip, r1, #0
  1e:	2b00      	cmp	r3, #0
  20:	ea81 0403 	eor.w	r4, r1, r3
  24:	bf48      	it	mi
  26:	f1c3 0e00 	rsbmi	lr, r3, #0
  2a:	ea5f 401e 	movs.w	r0, lr, lsr #16
  2e:	d00e      	beq.n	4e <__mulosi4+0x4e>
  30:	f5bc 3f80 	cmp.w	ip, #65536	; 0x10000
  34:	d220      	bcs.n	78 <__mulosi4+0x78>
  36:	fb0c f100 	mul.w	r1, ip, r0
  3a:	fa1f f08e 	uxth.w	r0, lr
  3e:	2300      	movs	r3, #0
  40:	fb0c f000 	mul.w	r0, ip, r0
  44:	e00f      	b.n	66 <__mulosi4+0x66>
  46:	2000      	movs	r0, #0
  48:	f8c2 c000 	str.w	ip, [r2]
  4c:	bdd0      	pop	{r4, r6, r7, pc}
  4e:	fa1f f08c 	uxth.w	r0, ip
  52:	2300      	movs	r3, #0
  54:	fb00 f00e 	mul.w	r0, r0, lr
  58:	f5bc 3f80 	cmp.w	ip, #65536	; 0x10000
  5c:	d30f      	bcc.n	7e <__mulosi4+0x7e>
  5e:	ea4f 411c 	mov.w	r1, ip, lsr #16
  62:	fb01 f10e 	mul.w	r1, r1, lr
  66:	eb10 4001 	adds.w	r0, r0, r1, lsl #16
  6a:	f143 0300 	adc.w	r3, r3, #0
  6e:	0c09      	lsrs	r1, r1, #16
  70:	bf18      	it	ne
  72:	2101      	movne	r1, #1
  74:	430b      	orrs	r3, r1
  76:	e002      	b.n	7e <__mulosi4+0x7e>
  78:	fb0c f00e 	mul.w	r0, ip, lr
  7c:	2301      	movs	r3, #1
  7e:	2c00      	cmp	r4, #0
  80:	bf48      	it	mi
  82:	4240      	negmi	r0, r0
  84:	ea90 0104 	eors.w	r1, r0, r4
  88:	f04f 0100 	mov.w	r1, #0
  8c:	bf48      	it	mi
  8e:	2101      	movmi	r1, #1
  90:	ea43 0c01 	orr.w	ip, r3, r1
  94:	f8c2 c000 	str.w	ip, [r2]
  98:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.16.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__mulodi4:

00000000 <__mulodi4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f8d7 8008 	ldr.w	r8, [r7, #8]
   c:	4684      	mov	ip, r0
   e:	4308      	orrs	r0, r1
  10:	f04f 0400 	mov.w	r4, #0
  14:	d027      	beq.n	66 <__mulodi4+0x66>
  16:	ea52 0003 	orrs.w	r0, r2, r3
  1a:	f04f 0e00 	mov.w	lr, #0
  1e:	f04f 0000 	mov.w	r0, #0
  22:	d023      	beq.n	6c <__mulodi4+0x6c>
  24:	ea82 70e3 	eor.w	r0, r2, r3, asr #31
  28:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
  2c:	ebb0 74e3 	subs.w	r4, r0, r3, asr #31
  30:	eb62 70e3 	sbc.w	r0, r2, r3, asr #31
  34:	ea8c 72e1 	eor.w	r2, ip, r1, asr #31
  38:	ebb2 75e1 	subs.w	r5, r2, r1, asr #31
  3c:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
  40:	eb62 76e1 	sbc.w	r6, r2, r1, asr #31
  44:	4059      	eors	r1, r3
  46:	fba4 2305 	umull	r2, r3, r4, r5
  4a:	b1ae      	cbz	r6, 78 <__mulodi4+0x78>
  4c:	bb30      	cbnz	r0, 9c <__mulodi4+0x9c>
  4e:	fba4 c406 	umull	ip, r4, r4, r6
  52:	fb00 3305 	mla	r3, r0, r5, r3
  56:	fb00 4006 	mla	r0, r0, r6, r4
  5a:	2600      	movs	r6, #0
  5c:	eb13 030c 	adds.w	r3, r3, ip
  60:	f146 0600 	adc.w	r6, r6, #0
  64:	e014      	b.n	90 <__mulodi4+0x90>
  66:	2000      	movs	r0, #0
  68:	f04f 0e00 	mov.w	lr, #0
  6c:	f8c8 4000 	str.w	r4, [r8]
  70:	4671      	mov	r1, lr
  72:	f85d 8b04 	ldr.w	r8, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  78:	fb04 3306 	mla	r3, r4, r6, r3
  7c:	2400      	movs	r4, #0
  7e:	b190      	cbz	r0, a6 <__mulodi4+0xa6>
  80:	fba0 c505 	umull	ip, r5, r0, r5
  84:	fb00 5006 	mla	r0, r0, r6, r5
  88:	eb13 030c 	adds.w	r3, r3, ip
  8c:	f144 0600 	adc.w	r6, r4, #0
  90:	2800      	cmp	r0, #0
  92:	bf18      	it	ne
  94:	2001      	movne	r0, #1
  96:	ea46 0400 	orr.w	r4, r6, r0
  9a:	e004      	b.n	a6 <__mulodi4+0xa6>
  9c:	fb04 3306 	mla	r3, r4, r6, r3
  a0:	2401      	movs	r4, #1
  a2:	fb00 3305 	mla	r3, r0, r5, r3
  a6:	4250      	negs	r0, r2
  a8:	f04f 0600 	mov.w	r6, #0
  ac:	eb66 0e03 	sbc.w	lr, r6, r3
  b0:	2900      	cmp	r1, #0
  b2:	bf5c      	itt	pl
  b4:	4610      	movpl	r0, r2
  b6:	469e      	movpl	lr, r3
  b8:	ea91 010e 	eors.w	r1, r1, lr
  bc:	bf48      	it	mi
  be:	2601      	movmi	r6, #1
  c0:	4334      	orrs	r4, r6
  c2:	f8c8 4000 	str.w	r4, [r8]
  c6:	4671      	mov	r1, lr
  c8:	f85d 8b04 	ldr.w	r8, [sp], #4
  cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.160.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fdiv:

00000000 <__aeabi_fdiv>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ee00 0a10 	vmov	s0, r0
   8:	ee00 1a90 	vmov	s1, r1
   c:	f7ff fffe 	bl	0 <compiler_builtins::float::div::__divsf3>
  10:	ee10 0a10 	vmov	r0, s0
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.161.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divti3:

00000000 <__divti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	b08e      	sub	sp, #56	; 0x38
   a:	461c      	mov	r4, r3
   c:	e9d7 3e02 	ldrd	r3, lr, [r7, #8]
  10:	e9d7 c804 	ldrd	ip, r8, [r7, #16]
  14:	ea80 70e4 	eor.w	r0, r0, r4, asr #31
  18:	ea83 73e8 	eor.w	r3, r3, r8, asr #31
  1c:	ea81 71e4 	eor.w	r1, r1, r4, asr #31
  20:	ebb3 73e8 	subs.w	r3, r3, r8, asr #31
  24:	9302      	str	r3, [sp, #8]
  26:	ea8e 73e8 	eor.w	r3, lr, r8, asr #31
  2a:	ea82 7ee4 	eor.w	lr, r2, r4, asr #31
  2e:	eb73 73e8 	sbcs.w	r3, r3, r8, asr #31
  32:	9303      	str	r3, [sp, #12]
  34:	ea8c 73e8 	eor.w	r3, ip, r8, asr #31
  38:	eb73 73e8 	sbcs.w	r3, r3, r8, asr #31
  3c:	9304      	str	r3, [sp, #16]
  3e:	ea88 73e8 	eor.w	r3, r8, r8, asr #31
  42:	eb63 7ce8 	sbc.w	ip, r3, r8, asr #31
  46:	ebb0 72e4 	subs.w	r2, r0, r4, asr #31
  4a:	eb71 73e4 	sbcs.w	r3, r1, r4, asr #31
  4e:	f8cd c014 	str.w	ip, [sp, #20]
  52:	eb7e 70e4 	sbcs.w	r0, lr, r4, asr #31
  56:	9000      	str	r0, [sp, #0]
  58:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
  5c:	eb60 70e4 	sbc.w	r0, r0, r4, asr #31
  60:	9001      	str	r0, [sp, #4]
  62:	a806      	add	r0, sp, #24
  64:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  68:	e9dd c506 	ldrd	ip, r5, [sp, #24]
  6c:	2300      	movs	r3, #0
  6e:	e9dd 6e08 	ldrd	r6, lr, [sp, #32]
  72:	f1dc 0000 	rsbs	r0, ip, #0
  76:	eb73 0105 	sbcs.w	r1, r3, r5
  7a:	eb73 0206 	sbcs.w	r2, r3, r6
  7e:	eb63 030e 	sbc.w	r3, r3, lr
  82:	ea94 0408 	eors.w	r4, r4, r8
  86:	bf5f      	itttt	pl
  88:	4629      	movpl	r1, r5
  8a:	4632      	movpl	r2, r6
  8c:	4673      	movpl	r3, lr
  8e:	4660      	movpl	r0, ip
  90:	b00e      	add	sp, #56	; 0x38
  92:	f85d 8b04 	ldr.w	r8, [sp], #4
  96:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.162.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__udivti3:

00000000 <__udivti3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b08e      	sub	sp, #56	; 0x38
   6:	4684      	mov	ip, r0
   8:	e9d7 0e02 	ldrd	r0, lr, [r7, #8]
   c:	e9cd 0e02 	strd	r0, lr, [sp, #8]
  10:	a806      	add	r0, sp, #24
  12:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  16:	e9cd 2300 	strd	r2, r3, [sp]
  1a:	4662      	mov	r2, ip
  1c:	460b      	mov	r3, r1
  1e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  22:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  26:	ab06      	add	r3, sp, #24
  28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  2a:	b00e      	add	sp, #56	; 0x38
  2c:	bdb0      	pop	{r4, r5, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.163.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::trunc::__truncdfsf2:

00000000 <compiler_builtins::float::trunc::__truncdfsf2>:
   0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   4:	f103 4230 	add.w	r2, r3, #2952790016	; 0xb0000000
   8:	f102 6c01 	add.w	ip, r2, #135266304	; 0x8100000
   c:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
  10:	f102 62fe 	add.w	r2, r2, #133169152	; 0x7f00000
  14:	4562      	cmp	r2, ip
  16:	d20e      	bcs.n	36 <compiler_builtins::float::trunc::__truncdfsf2+0x36>
  18:	0f42      	lsrs	r2, r0, #29
  1a:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
  1e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
  22:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
  26:	d919      	bls.n	5c <compiler_builtins::float::trunc::__truncdfsf2+0x5c>
  28:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
  2c:	3001      	adds	r0, #1
  2e:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  32:	4308      	orrs	r0, r1
  34:	4770      	bx	lr
  36:	f240 0c00 	movw	ip, #0
  3a:	4242      	negs	r2, r0
  3c:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
  40:	eb7c 0203 	sbcs.w	r2, ip, r3
  44:	d214      	bcs.n	70 <compiler_builtins::float::trunc::__truncdfsf2+0x70>
  46:	0f40      	lsrs	r0, r0, #29
  48:	f240 12ff 	movw	r2, #511	; 0x1ff
  4c:	ea40 00c1 	orr.w	r0, r0, r1, lsl #3
  50:	f362 509f 	bfi	r0, r2, #22, #10
  54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  58:	4308      	orrs	r0, r1
  5a:	4770      	bx	lr
  5c:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
  60:	d1e5      	bne.n	2e <compiler_builtins::float::trunc::__truncdfsf2+0x2e>
  62:	f002 0201 	and.w	r2, r2, #1
  66:	4410      	add	r0, r2
  68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  6c:	4308      	orrs	r0, r1
  6e:	4770      	bx	lr
  70:	2200      	movs	r2, #0
  72:	f2c4 72f0 	movt	r2, #18416	; 0x47f0
  76:	4293      	cmp	r3, r2
  78:	d20a      	bcs.n	90 <compiler_builtins::float::trunc::__truncdfsf2+0x90>
  7a:	f240 3281 	movw	r2, #897	; 0x381
  7e:	eba2 5213 	sub.w	r2, r2, r3, lsr #20
  82:	2a34      	cmp	r2, #52	; 0x34
  84:	d90a      	bls.n	9c <compiler_builtins::float::trunc::__truncdfsf2+0x9c>
  86:	2000      	movs	r0, #0
  88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  8c:	4308      	orrs	r0, r1
  8e:	4770      	bx	lr
  90:	f04f 40ff 	mov.w	r0, #2139095040	; 0x7f800000
  94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  98:	4308      	orrs	r0, r1
  9a:	4770      	bx	lr
  9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  9e:	af03      	add	r7, sp, #12
  a0:	f84d 8d04 	str.w	r8, [sp, #-4]!
  a4:	f04f 0e01 	mov.w	lr, #1
  a8:	460c      	mov	r4, r1
  aa:	ea4f 5c13 	mov.w	ip, r3, lsr #20
  ae:	f36e 541f 	bfi	r4, lr, #20, #12
  b2:	f1c2 0320 	rsb	r3, r2, #32
  b6:	fa20 f502 	lsr.w	r5, r0, r2
  ba:	f1b2 0e20 	subs.w	lr, r2, #32
  be:	fa24 f202 	lsr.w	r2, r4, r2
  c2:	fa04 f303 	lsl.w	r3, r4, r3
  c6:	ea45 0803 	orr.w	r8, r5, r3
  ca:	f1ac 0501 	sub.w	r5, ip, #1
  ce:	bf58      	it	pl
  d0:	fa24 f80e 	lsrpl.w	r8, r4, lr
  d4:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  d8:	f1c5 0320 	rsb	r3, r5, #32
  dc:	f1b5 0620 	subs.w	r6, r5, #32
  e0:	fa20 fc03 	lsr.w	ip, r0, r3
  e4:	fa04 f305 	lsl.w	r3, r4, r5
  e8:	ea43 030c 	orr.w	r3, r3, ip
  ec:	bf58      	it	pl
  ee:	fa00 f306 	lslpl.w	r3, r0, r6
  f2:	fa00 f005 	lsl.w	r0, r0, r5
  f6:	bf58      	it	pl
  f8:	2000      	movpl	r0, #0
  fa:	4318      	orrs	r0, r3
  fc:	bf18      	it	ne
  fe:	2001      	movne	r0, #1
 100:	f1be 0f00 	cmp.w	lr, #0
 104:	ea40 0008 	orr.w	r0, r0, r8
 108:	bf58      	it	pl
 10a:	2200      	movpl	r2, #0
 10c:	f020 4360 	bic.w	r3, r0, #3758096384	; 0xe0000000
 110:	ea4f 7058 	mov.w	r0, r8, lsr #29
 114:	ea40 00c2 	orr.w	r0, r0, r2, lsl #3
 118:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 11c:	f85d 8b04 	ldr.w	r8, [sp], #4
 120:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 124:	f63f af82 	bhi.w	2c <compiler_builtins::float::trunc::__truncdfsf2+0x2c>
 128:	f47f af81 	bne.w	2e <compiler_builtins::float::trunc::__truncdfsf2+0x2e>
 12c:	f000 0201 	and.w	r2, r0, #1
 130:	4410      	add	r0, r2
 132:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 136:	4308      	orrs	r0, r1
 138:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::trunc::__truncdfsf2vfp:

00000000 <compiler_builtins::float::trunc::__truncdfsf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	f7ff fffe 	bl	0 <__aeabi_d2f>
   c:	ee00 0a10 	vmov	s0, r0
  10:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.164.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixunsdfti:

00000000 <__fixunsdfti>:
   0:	ec51 2b10 	vmov	r2, r1, d0
   4:	2000      	movs	r0, #0
   6:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   a:	4281      	cmp	r1, r0
   c:	d204      	bcs.n	18 <__fixunsdfti+0x18>
   e:	2000      	movs	r0, #0
  10:	2100      	movs	r1, #0
  12:	2200      	movs	r2, #0
  14:	2300      	movs	r3, #0
  16:	4770      	bx	lr
  18:	2000      	movs	r0, #0
  1a:	f2c4 70f0 	movt	r0, #18416	; 0x47f0
  1e:	4281      	cmp	r1, r0
  20:	d265      	bcs.n	ee <__fixunsdfti+0xee>
  22:	b5f0      	push	{r4, r5, r6, r7, lr}
  24:	af03      	add	r7, sp, #12
  26:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
  2a:	02c8      	lsls	r0, r1, #11
  2c:	02d5      	lsls	r5, r2, #11
  2e:	ea40 5052 	orr.w	r0, r0, r2, lsr #21
  32:	f04f 0e00 	mov.w	lr, #0
  36:	f040 4300 	orr.w	r3, r0, #2147483648	; 0x80000000
  3a:	207e      	movs	r0, #126	; 0x7e
  3c:	eba0 5011 	sub.w	r0, r0, r1, lsr #20
  40:	f000 0c7f 	and.w	ip, r0, #127	; 0x7f
  44:	f1cc 0120 	rsb	r1, ip, #32
  48:	f1ac 0940 	sub.w	r9, ip, #64	; 0x40
  4c:	fa25 f20c 	lsr.w	r2, r5, ip
  50:	f1bc 0820 	subs.w	r8, ip, #32
  54:	fa03 f001 	lsl.w	r0, r3, r1
  58:	ea42 0200 	orr.w	r2, r2, r0
  5c:	f1cc 0060 	rsb	r0, ip, #96	; 0x60
  60:	f1cc 0640 	rsb	r6, ip, #64	; 0x40
  64:	bf58      	it	pl
  66:	fa23 f208 	lsrpl.w	r2, r3, r8
  6a:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  6e:	fa03 f000 	lsl.w	r0, r3, r0
  72:	fa25 f409 	lsr.w	r4, r5, r9
  76:	bf28      	it	cs
  78:	4672      	movcs	r2, lr
  7a:	4304      	orrs	r4, r0
  7c:	f1bc 0a60 	subs.w	sl, ip, #96	; 0x60
  80:	fa05 f006 	lsl.w	r0, r5, r6
  84:	bf58      	it	pl
  86:	fa23 f40a 	lsrpl.w	r4, r3, sl
  8a:	2900      	cmp	r1, #0
  8c:	bf58      	it	pl
  8e:	2000      	movpl	r0, #0
  90:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  94:	bf28      	it	cs
  96:	4620      	movcs	r0, r4
  98:	fa03 f406 	lsl.w	r4, r3, r6
  9c:	f1c6 0620 	rsb	r6, r6, #32
  a0:	f1bc 0f00 	cmp.w	ip, #0
  a4:	bf08      	it	eq
  a6:	4660      	moveq	r0, ip
  a8:	2900      	cmp	r1, #0
  aa:	fa25 f606 	lsr.w	r6, r5, r6
  ae:	ea44 0406 	orr.w	r4, r4, r6
  b2:	bf58      	it	pl
  b4:	fa05 f401 	lslpl.w	r4, r5, r1
  b8:	fa23 f109 	lsr.w	r1, r3, r9
  bc:	f1ba 0f00 	cmp.w	sl, #0
  c0:	bf58      	it	pl
  c2:	2100      	movpl	r1, #0
  c4:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  c8:	bf38      	it	cc
  ca:	4621      	movcc	r1, r4
  cc:	f1bc 0f00 	cmp.w	ip, #0
  d0:	fa23 f30c 	lsr.w	r3, r3, ip
  d4:	bf08      	it	eq
  d6:	4661      	moveq	r1, ip
  d8:	f1b8 0f00 	cmp.w	r8, #0
  dc:	bf58      	it	pl
  de:	2300      	movpl	r3, #0
  e0:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  e4:	bf28      	it	cs
  e6:	4673      	movcs	r3, lr
  e8:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ee:	2300      	movs	r3, #0
  f0:	2000      	movs	r0, #0
  f2:	3a01      	subs	r2, #1
  f4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  f8:	4199      	sbcs	r1, r3
  fa:	bf38      	it	cc
  fc:	2001      	movcc	r0, #1
  fe:	2800      	cmp	r0, #0
 100:	bf18      	it	ne
 102:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 106:	4601      	mov	r1, r0
 108:	4602      	mov	r2, r0
 10a:	4603      	mov	r3, r0
 10c:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.165.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_ui2d:

00000000 <__aeabi_ui2d>:
   0:	2800      	cmp	r0, #0
   2:	bf02      	ittt	eq
   4:	ed9f 0b10 	vldreq	d0, [pc, #64]	; 48 <__aeabi_ui2d+0x48>
   8:	ec51 0b10 	vmoveq	r0, r1, d0
   c:	4770      	bxeq	lr
   e:	fab0 f180 	clz	r1, r0
  12:	f240 421d 	movw	r2, #1053	; 0x41d
  16:	f1c1 030b 	rsb	r3, r1, #11
  1a:	1a52      	subs	r2, r2, r1
  1c:	f1b1 0c0b 	subs.w	ip, r1, #11
  20:	f101 0115 	add.w	r1, r1, #21
  24:	fa20 f303 	lsr.w	r3, r0, r3
  28:	bf58      	it	pl
  2a:	fa00 f30c 	lslpl.w	r3, r0, ip
  2e:	eb03 5202 	add.w	r2, r3, r2, lsl #20
  32:	4088      	lsls	r0, r1
  34:	f1bc 0f00 	cmp.w	ip, #0
  38:	bf58      	it	pl
  3a:	2000      	movpl	r0, #0
  3c:	ec42 0b10 	vmov	d0, r0, r2
  40:	ec51 0b10 	vmov	r0, r1, d0
  44:	4770      	bx	lr
  46:	bf00      	nop
	...

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.166.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_d2f:

00000000 <__aeabi_d2f>:
   0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   4:	f103 4230 	add.w	r2, r3, #2952790016	; 0xb0000000
   8:	f102 6c01 	add.w	ip, r2, #135266304	; 0x8100000
   c:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
  10:	f102 62fe 	add.w	r2, r2, #133169152	; 0x7f00000
  14:	4562      	cmp	r2, ip
  16:	d20e      	bcs.n	36 <__aeabi_d2f+0x36>
  18:	0f42      	lsrs	r2, r0, #29
  1a:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
  1e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
  22:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
  26:	d919      	bls.n	5c <__aeabi_d2f+0x5c>
  28:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
  2c:	3001      	adds	r0, #1
  2e:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  32:	4308      	orrs	r0, r1
  34:	4770      	bx	lr
  36:	f240 0c00 	movw	ip, #0
  3a:	4242      	negs	r2, r0
  3c:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
  40:	eb7c 0203 	sbcs.w	r2, ip, r3
  44:	d214      	bcs.n	70 <__aeabi_d2f+0x70>
  46:	0f40      	lsrs	r0, r0, #29
  48:	f240 12ff 	movw	r2, #511	; 0x1ff
  4c:	ea40 00c1 	orr.w	r0, r0, r1, lsl #3
  50:	f362 509f 	bfi	r0, r2, #22, #10
  54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  58:	4308      	orrs	r0, r1
  5a:	4770      	bx	lr
  5c:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
  60:	d1e5      	bne.n	2e <__aeabi_d2f+0x2e>
  62:	f002 0201 	and.w	r2, r2, #1
  66:	4410      	add	r0, r2
  68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  6c:	4308      	orrs	r0, r1
  6e:	4770      	bx	lr
  70:	2200      	movs	r2, #0
  72:	f2c4 72f0 	movt	r2, #18416	; 0x47f0
  76:	4293      	cmp	r3, r2
  78:	d20a      	bcs.n	90 <__aeabi_d2f+0x90>
  7a:	f240 3281 	movw	r2, #897	; 0x381
  7e:	eba2 5213 	sub.w	r2, r2, r3, lsr #20
  82:	2a34      	cmp	r2, #52	; 0x34
  84:	d90a      	bls.n	9c <__aeabi_d2f+0x9c>
  86:	2000      	movs	r0, #0
  88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  8c:	4308      	orrs	r0, r1
  8e:	4770      	bx	lr
  90:	f04f 40ff 	mov.w	r0, #2139095040	; 0x7f800000
  94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  98:	4308      	orrs	r0, r1
  9a:	4770      	bx	lr
  9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  9e:	af03      	add	r7, sp, #12
  a0:	f84d 8d04 	str.w	r8, [sp, #-4]!
  a4:	f04f 0e01 	mov.w	lr, #1
  a8:	460c      	mov	r4, r1
  aa:	ea4f 5c13 	mov.w	ip, r3, lsr #20
  ae:	f36e 541f 	bfi	r4, lr, #20, #12
  b2:	f1c2 0320 	rsb	r3, r2, #32
  b6:	fa20 f502 	lsr.w	r5, r0, r2
  ba:	f1b2 0e20 	subs.w	lr, r2, #32
  be:	fa24 f202 	lsr.w	r2, r4, r2
  c2:	fa04 f303 	lsl.w	r3, r4, r3
  c6:	ea45 0803 	orr.w	r8, r5, r3
  ca:	f1ac 0501 	sub.w	r5, ip, #1
  ce:	bf58      	it	pl
  d0:	fa24 f80e 	lsrpl.w	r8, r4, lr
  d4:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  d8:	f1c5 0320 	rsb	r3, r5, #32
  dc:	f1b5 0620 	subs.w	r6, r5, #32
  e0:	fa20 fc03 	lsr.w	ip, r0, r3
  e4:	fa04 f305 	lsl.w	r3, r4, r5
  e8:	ea43 030c 	orr.w	r3, r3, ip
  ec:	bf58      	it	pl
  ee:	fa00 f306 	lslpl.w	r3, r0, r6
  f2:	fa00 f005 	lsl.w	r0, r0, r5
  f6:	bf58      	it	pl
  f8:	2000      	movpl	r0, #0
  fa:	4318      	orrs	r0, r3
  fc:	bf18      	it	ne
  fe:	2001      	movne	r0, #1
 100:	f1be 0f00 	cmp.w	lr, #0
 104:	ea40 0008 	orr.w	r0, r0, r8
 108:	bf58      	it	pl
 10a:	2200      	movpl	r2, #0
 10c:	f020 4360 	bic.w	r3, r0, #3758096384	; 0xe0000000
 110:	ea4f 7058 	mov.w	r0, r8, lsr #29
 114:	ea40 00c2 	orr.w	r0, r0, r2, lsl #3
 118:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 11c:	f85d 8b04 	ldr.w	r8, [sp], #4
 120:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 124:	f63f af82 	bhi.w	2c <__aeabi_d2f+0x2c>
 128:	f47f af81 	bne.w	2e <__aeabi_d2f+0x2e>
 12c:	f000 0201 	and.w	r2, r0, #1
 130:	4410      	add	r0, r2
 132:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 136:	4308      	orrs	r0, r1
 138:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.167.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_u128_sub:

00000000 <__rust_u128_sub>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	f8d7 c014 	ldr.w	ip, [r7, #20]
  10:	e89e 4120 	ldmia.w	lr, {r5, r8, lr}
  14:	ea6f 060e 	mvn.w	r6, lr
  18:	1992      	adds	r2, r2, r6
  1a:	ea6f 040c 	mvn.w	r4, ip
  1e:	4163      	adcs	r3, r4
  20:	2600      	movs	r6, #0
  22:	426d      	negs	r5, r5
  24:	eb76 0608 	sbcs.w	r6, r6, r8
  28:	f152 0200 	adcs.w	r2, r2, #0
  2c:	f143 0300 	adc.w	r3, r3, #0
  30:	1940      	adds	r0, r0, r5
  32:	4171      	adcs	r1, r6
  34:	f152 0200 	adcs.w	r2, r2, #0
  38:	f143 0300 	adc.w	r3, r3, #0
  3c:	f85d 8b04 	ldr.w	r8, [sp], #4
  40:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.168.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memcpy:

00000000 <__aeabi_memcpy>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memcpy>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.169.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::conv::__floatunsisf:

00000000 <compiler_builtins::float::conv::__floatunsisf>:
   0:	2800      	cmp	r0, #0
   2:	bf04      	itt	eq
   4:	ed9f 0a0a 	vldreq	s0, [pc, #40]	; 30 <compiler_builtins::float::conv::__floatunsisf+0x30>
   8:	4770      	bxeq	lr
   a:	fab0 f180 	clz	r1, r0
   e:	4088      	lsls	r0, r1
  10:	f3c0 12c0 	ubfx	r2, r0, #7, #1
  14:	ea22 2210 	bic.w	r2, r2, r0, lsr #8
  18:	ebc2 6200 	rsb	r2, r2, r0, lsl #24
  1c:	0a00      	lsrs	r0, r0, #8
  1e:	eba0 50c1 	sub.w	r0, r0, r1, lsl #23
  22:	eb00 70d2 	add.w	r0, r0, r2, lsr #31
  26:	f100 409d 	add.w	r0, r0, #1317011456	; 0x4e800000
  2a:	ee00 0a10 	vmov	s0, r0
  2e:	4770      	bx	lr
  30:	00000000 	.word	0x00000000

Disassembly of section .text.compiler_builtins::float::conv::__floatunsidf:

00000000 <compiler_builtins::float::conv::__floatunsidf>:
   0:	2800      	cmp	r0, #0
   2:	bf04      	itt	eq
   4:	ed9f 0b0e 	vldreq	d0, [pc, #56]	; 40 <compiler_builtins::float::conv::__floatunsidf+0x40>
   8:	4770      	bxeq	lr
   a:	fab0 f180 	clz	r1, r0
   e:	f240 421d 	movw	r2, #1053	; 0x41d
  12:	f1c1 030b 	rsb	r3, r1, #11
  16:	1a52      	subs	r2, r2, r1
  18:	f1b1 0c0b 	subs.w	ip, r1, #11
  1c:	f101 0115 	add.w	r1, r1, #21
  20:	fa20 f303 	lsr.w	r3, r0, r3
  24:	bf58      	it	pl
  26:	fa00 f30c 	lslpl.w	r3, r0, ip
  2a:	eb03 5202 	add.w	r2, r3, r2, lsl #20
  2e:	4088      	lsls	r0, r1
  30:	f1bc 0f00 	cmp.w	ip, #0
  34:	bf58      	it	pl
  36:	2000      	movpl	r0, #0
  38:	ec42 0b10 	vmov	d0, r0, r2
  3c:	4770      	bx	lr
  3e:	bf00      	nop
	...

Disassembly of section .text.compiler_builtins::float::conv::__floatundisf:

00000000 <compiler_builtins::float::conv::__floatundisf>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	fab0 f280 	clz	r2, r0
   8:	2900      	cmp	r1, #0
   a:	f102 0e20 	add.w	lr, r2, #32
   e:	bf18      	it	ne
  10:	fab1 fe81 	clzne	lr, r1
  14:	f00e 043f 	and.w	r4, lr, #63	; 0x3f
  18:	f1c4 0220 	rsb	r2, r4, #32
  1c:	f1b4 0320 	subs.w	r3, r4, #32
  20:	fa01 fc04 	lsl.w	ip, r1, r4
  24:	fa20 f202 	lsr.w	r2, r0, r2
  28:	ea42 020c 	orr.w	r2, r2, ip
  2c:	bf58      	it	pl
  2e:	fa00 f203 	lslpl.w	r2, r0, r3
  32:	fa00 f304 	lsl.w	r3, r0, r4
  36:	bf58      	it	pl
  38:	2300      	movpl	r3, #0
  3a:	0a1c      	lsrs	r4, r3, #8
  3c:	ea44 6402 	orr.w	r4, r4, r2, lsl #24
  40:	b29b      	uxth	r3, r3
  42:	4323      	orrs	r3, r4
  44:	4308      	orrs	r0, r1
  46:	ea4f 74d3 	mov.w	r4, r3, lsr #31
  4a:	ea24 2412 	bic.w	r4, r4, r2, lsr #8
  4e:	eba3 0304 	sub.w	r3, r3, r4
  52:	ea4f 2412 	mov.w	r4, r2, lsr #8
  56:	eba4 54ce 	sub.w	r4, r4, lr, lsl #23
  5a:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  5e:	bf08      	it	eq
  60:	0a14      	lsreq	r4, r2, #8
  62:	eb04 70d3 	add.w	r0, r4, r3, lsr #31
  66:	ee00 0a10 	vmov	s0, r0
  6a:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__floatundidf:

00000000 <compiler_builtins::float::conv::__floatundidf>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ea50 0201 	orrs.w	r2, r0, r1
   8:	d02d      	beq.n	66 <compiler_builtins::float::conv::__floatundidf+0x66>
   a:	fab0 f280 	clz	r2, r0
   e:	2900      	cmp	r1, #0
  10:	f102 0220 	add.w	r2, r2, #32
  14:	bf18      	it	ne
  16:	fab1 f281 	clzne	r2, r1
  1a:	f1c2 0320 	rsb	r3, r2, #32
  1e:	4091      	lsls	r1, r2
  20:	fa20 f303 	lsr.w	r3, r0, r3
  24:	4319      	orrs	r1, r3
  26:	f1b2 0320 	subs.w	r3, r2, #32
  2a:	bf58      	it	pl
  2c:	fa00 f103 	lslpl.w	r1, r0, r3
  30:	fa00 f002 	lsl.w	r0, r0, r2
  34:	bf58      	it	pl
  36:	2000      	movpl	r0, #0
  38:	0ac3      	lsrs	r3, r0, #11
  3a:	ea43 5e41 	orr.w	lr, r3, r1, lsl #21
  3e:	0540      	lsls	r0, r0, #21
  40:	0ac9      	lsrs	r1, r1, #11
  42:	ea6f 0c0e 	mvn.w	ip, lr
  46:	ea0c 73d0 	and.w	r3, ip, r0, lsr #31
  4a:	425b      	negs	r3, r3
  4c:	eba1 5102 	sub.w	r1, r1, r2, lsl #20
  50:	f160 0000 	sbc.w	r0, r0, #0
  54:	2200      	movs	r2, #0
  56:	f2c4 32d0 	movt	r2, #17360	; 0x43d0
  5a:	eb1e 70d0 	adds.w	r0, lr, r0, lsr #31
  5e:	4151      	adcs	r1, r2
  60:	ec41 0b10 	vmov	d0, r0, r1
  64:	bd80      	pop	{r7, pc}
  66:	ed9f 0b02 	vldr	d0, [pc, #8]	; 70 <compiler_builtins::float::conv::__floatundidf+0x70>
  6a:	bd80      	pop	{r7, pc}
  6c:	bf00      	nop
  6e:	bf00      	nop
	...

Disassembly of section .text.compiler_builtins::float::conv::__floatuntisf:

00000000 <compiler_builtins::float::conv::__floatuntisf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	4694      	mov	ip, r2
   c:	fabc f68c 	clz	r6, ip
  10:	f106 0820 	add.w	r8, r6, #32
  14:	fab0 f680 	clz	r6, r0
  18:	2b00      	cmp	r3, #0
  1a:	460a      	mov	r2, r1
  1c:	bf18      	it	ne
  1e:	fab3 f883 	clzne	r8, r3
  22:	3620      	adds	r6, #32
  24:	2a00      	cmp	r2, #0
  26:	bf18      	it	ne
  28:	fab2 f682 	clzne	r6, r2
  2c:	ea5c 0503 	orrs.w	r5, ip, r3
  30:	bf08      	it	eq
  32:	f106 0840 	addeq.w	r8, r6, #64	; 0x40
  36:	f008 0e7f 	and.w	lr, r8, #127	; 0x7f
  3a:	4601      	mov	r1, r0
  3c:	f1ce 0040 	rsb	r0, lr, #64	; 0x40
  40:	469a      	mov	sl, r3
  42:	f1c0 0420 	rsb	r4, r0, #32
  46:	f1de 0b20 	rsbs	fp, lr, #32
  4a:	fa21 f500 	lsr.w	r5, r1, r0
  4e:	f1ae 0340 	sub.w	r3, lr, #64	; 0x40
  52:	fa02 f404 	lsl.w	r4, r2, r4
  56:	ea45 0504 	orr.w	r5, r5, r4
  5a:	9002      	str	r0, [sp, #8]
  5c:	bf58      	it	pl
  5e:	fa22 f50b 	lsrpl.w	r5, r2, fp
  62:	fa0c f00e 	lsl.w	r0, ip, lr
  66:	f1be 0620 	subs.w	r6, lr, #32
  6a:	bf58      	it	pl
  6c:	2000      	movpl	r0, #0
  6e:	9300      	str	r3, [sp, #0]
  70:	fa01 f403 	lsl.w	r4, r1, r3
  74:	f1be 0360 	subs.w	r3, lr, #96	; 0x60
  78:	9301      	str	r3, [sp, #4]
  7a:	bf58      	it	pl
  7c:	2400      	movpl	r4, #0
  7e:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  82:	bf38      	it	cc
  84:	ea40 0405 	orrcc.w	r4, r0, r5
  88:	f1be 0f00 	cmp.w	lr, #0
  8c:	fa01 f00e 	lsl.w	r0, r1, lr
  90:	bf08      	it	eq
  92:	4664      	moveq	r4, ip
  94:	2e00      	cmp	r6, #0
  96:	bf58      	it	pl
  98:	2000      	movpl	r0, #0
  9a:	4625      	mov	r5, r4
  9c:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  a0:	bf38      	it	cc
  a2:	4305      	orrcc	r5, r0
  a4:	fa02 f00e 	lsl.w	r0, r2, lr
  a8:	fa21 f90b 	lsr.w	r9, r1, fp
  ac:	ea40 0009 	orr.w	r0, r0, r9
  b0:	2e00      	cmp	r6, #0
  b2:	bf58      	it	pl
  b4:	fa01 f006 	lslpl.w	r0, r1, r6
  b8:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  bc:	bf38      	it	cc
  be:	4305      	orrcc	r5, r0
  c0:	fa0a f00e 	lsl.w	r0, sl, lr
  c4:	fa2c f30b 	lsr.w	r3, ip, fp
  c8:	4318      	orrs	r0, r3
  ca:	2e00      	cmp	r6, #0
  cc:	bf58      	it	pl
  ce:	fa0c f006 	lslpl.w	r0, ip, r6
  d2:	9b02      	ldr	r3, [sp, #8]
  d4:	f1bb 0f00 	cmp.w	fp, #0
  d8:	fa22 f303 	lsr.w	r3, r2, r3
  dc:	bf58      	it	pl
  de:	2300      	movpl	r3, #0
  e0:	9e00      	ldr	r6, [sp, #0]
  e2:	fa02 f906 	lsl.w	r9, r2, r6
  e6:	f1ce 0660 	rsb	r6, lr, #96	; 0x60
  ea:	ea42 020a 	orr.w	r2, r2, sl
  ee:	fa21 f606 	lsr.w	r6, r1, r6
  f2:	ea46 0609 	orr.w	r6, r6, r9
  f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  fa:	f1b9 0f00 	cmp.w	r9, #0
  fe:	bf58      	it	pl
 100:	fa01 f609 	lslpl.w	r6, r1, r9
 104:	f1be 0f40 	cmp.w	lr, #64	; 0x40
 108:	bf38      	it	cc
 10a:	ea40 0603 	orrcc.w	r6, r0, r3
 10e:	0a20      	lsrs	r0, r4, #8
 110:	f1be 0f00 	cmp.w	lr, #0
 114:	bf08      	it	eq
 116:	4656      	moveq	r6, sl
 118:	ea40 6006 	orr.w	r0, r0, r6, lsl #24
 11c:	2d00      	cmp	r5, #0
 11e:	ea41 010c 	orr.w	r1, r1, ip
 122:	ea4f 73d0 	mov.w	r3, r0, lsr #31
 126:	bf18      	it	ne
 128:	f040 0001 	orrne.w	r0, r0, #1
 12c:	ea23 2316 	bic.w	r3, r3, r6, lsr #8
 130:	4311      	orrs	r1, r2
 132:	eba0 0003 	sub.w	r0, r0, r3
 136:	ea4f 2316 	mov.w	r3, r6, lsr #8
 13a:	eba3 53c8 	sub.w	r3, r3, r8, lsl #23
 13e:	f103 43fd 	add.w	r3, r3, #2122317824	; 0x7e800000
 142:	bf08      	it	eq
 144:	0a33      	lsreq	r3, r6, #8
 146:	eb03 70d0 	add.w	r0, r3, r0, lsr #31
 14a:	ee00 0a10 	vmov	s0, r0
 14e:	b003      	add	sp, #12
 150:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 154:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__floatuntidf:

00000000 <compiler_builtins::float::conv::__floatuntidf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b084      	sub	sp, #16
   a:	fab2 f682 	clz	r6, r2
   e:	fab0 f580 	clz	r5, r0
  12:	3620      	adds	r6, #32
  14:	2b00      	cmp	r3, #0
  16:	bf18      	it	ne
  18:	fab3 f683 	clzne	r6, r3
  1c:	3520      	adds	r5, #32
  1e:	2900      	cmp	r1, #0
  20:	bf18      	it	ne
  22:	fab1 f581 	clzne	r5, r1
  26:	ea52 0403 	orrs.w	r4, r2, r3
  2a:	bf08      	it	eq
  2c:	f105 0640 	addeq.w	r6, r5, #64	; 0x40
  30:	ea41 0503 	orr.w	r5, r1, r3
  34:	ea40 0402 	orr.w	r4, r0, r2
  38:	4325      	orrs	r5, r4
  3a:	f04f 0800 	mov.w	r8, #0
  3e:	9303      	str	r3, [sp, #12]
  40:	d008      	beq.n	54 <compiler_builtins::float::conv::__floatuntidf+0x54>
  42:	2500      	movs	r5, #0
  44:	f2c4 75d0 	movt	r5, #18384	; 0x47d0
  48:	eba5 5306 	sub.w	r3, r5, r6, lsl #20
  4c:	9302      	str	r3, [sp, #8]
  4e:	2300      	movs	r3, #0
  50:	9301      	str	r3, [sp, #4]
  52:	e003      	b.n	5c <compiler_builtins::float::conv::__floatuntidf+0x5c>
  54:	2300      	movs	r3, #0
  56:	9301      	str	r3, [sp, #4]
  58:	2300      	movs	r3, #0
  5a:	9302      	str	r3, [sp, #8]
  5c:	f006 057f 	and.w	r5, r6, #127	; 0x7f
  60:	f1c5 0420 	rsb	r4, r5, #32
  64:	f1c5 0b40 	rsb	fp, r5, #64	; 0x40
  68:	fa01 fc05 	lsl.w	ip, r1, r5
  6c:	f1b5 0920 	subs.w	r9, r5, #32
  70:	fa20 f604 	lsr.w	r6, r0, r4
  74:	ea46 0e0c 	orr.w	lr, r6, ip
  78:	f1cb 0620 	rsb	r6, fp, #32
  7c:	bf58      	it	pl
  7e:	fa00 fe09 	lslpl.w	lr, r0, r9
  82:	2d40      	cmp	r5, #64	; 0x40
  84:	f1a5 0a40 	sub.w	sl, r5, #64	; 0x40
  88:	bf28      	it	cs
  8a:	46c6      	movcs	lr, r8
  8c:	fa01 fc06 	lsl.w	ip, r1, r6
  90:	fa20 f60b 	lsr.w	r6, r0, fp
  94:	ea46 080c 	orr.w	r8, r6, ip
  98:	2c00      	cmp	r4, #0
  9a:	bf58      	it	pl
  9c:	fa21 f804 	lsrpl.w	r8, r1, r4
  a0:	fa02 f605 	lsl.w	r6, r2, r5
  a4:	f1b9 0f00 	cmp.w	r9, #0
  a8:	fa00 fc0a 	lsl.w	ip, r0, sl
  ac:	bf58      	it	pl
  ae:	2600      	movpl	r6, #0
  b0:	f1b5 0360 	subs.w	r3, r5, #96	; 0x60
  b4:	bf58      	it	pl
  b6:	f04f 0c00 	movpl.w	ip, #0
  ba:	2d40      	cmp	r5, #64	; 0x40
  bc:	bf38      	it	cc
  be:	ea46 0c08 	orrcc.w	ip, r6, r8
  c2:	ea4f 26de 	mov.w	r6, lr, lsr #11
  c6:	2d00      	cmp	r5, #0
  c8:	bf08      	it	eq
  ca:	4694      	moveq	ip, r2
  cc:	ea46 564c 	orr.w	r6, r6, ip, lsl #21
  d0:	9600      	str	r6, [sp, #0]
  d2:	f1c5 0660 	rsb	r6, r5, #96	; 0x60
  d6:	fa01 f80a 	lsl.w	r8, r1, sl
  da:	2b00      	cmp	r3, #0
  dc:	fa20 f606 	lsr.w	r6, r0, r6
  e0:	ea48 0806 	orr.w	r8, r8, r6
  e4:	bf58      	it	pl
  e6:	fa00 f803 	lslpl.w	r8, r0, r3
  ea:	f8dd a00c 	ldr.w	sl, [sp, #12]
  ee:	fa22 f604 	lsr.w	r6, r2, r4
  f2:	f1b9 0f00 	cmp.w	r9, #0
  f6:	fa21 f10b 	lsr.w	r1, r1, fp
  fa:	fa00 f005 	lsl.w	r0, r0, r5
  fe:	fa0a f305 	lsl.w	r3, sl, r5
 102:	ea43 0306 	orr.w	r3, r3, r6
 106:	bf58      	it	pl
 108:	fa02 f309 	lslpl.w	r3, r2, r9
 10c:	2c00      	cmp	r4, #0
 10e:	bf58      	it	pl
 110:	2100      	movpl	r1, #0
 112:	2d40      	cmp	r5, #64	; 0x40
 114:	bf38      	it	cc
 116:	ea43 0801 	orrcc.w	r8, r3, r1
 11a:	2d00      	cmp	r5, #0
 11c:	ea4f 21dc 	mov.w	r1, ip, lsr #11
 120:	bf08      	it	eq
 122:	46d0      	moveq	r8, sl
 124:	ea41 5148 	orr.w	r1, r1, r8, lsl #21
 128:	9e00      	ldr	r6, [sp, #0]
 12a:	f1b9 0f00 	cmp.w	r9, #0
 12e:	bf58      	it	pl
 130:	2000      	movpl	r0, #0
 132:	2300      	movs	r3, #0
 134:	2d40      	cmp	r5, #64	; 0x40
 136:	bf28      	it	cs
 138:	4618      	movcs	r0, r3
 13a:	0ac3      	lsrs	r3, r0, #11
 13c:	43ca      	mvns	r2, r1
 13e:	ea43 534e 	orr.w	r3, r3, lr, lsl #21
 142:	ea02 72d6 	and.w	r2, r2, r6, lsr #31
 146:	4318      	orrs	r0, r3
 148:	1a80      	subs	r0, r0, r2
 14a:	ea4f 22d8 	mov.w	r2, r8, lsr #11
 14e:	f166 0000 	sbc.w	r0, r6, #0
 152:	eb11 70d0 	adds.w	r0, r1, r0, lsr #31
 156:	f142 0100 	adc.w	r1, r2, #0
 15a:	9a01      	ldr	r2, [sp, #4]
 15c:	1880      	adds	r0, r0, r2
 15e:	9a02      	ldr	r2, [sp, #8]
 160:	4151      	adcs	r1, r2
 162:	ec41 0b10 	vmov	d0, r0, r1
 166:	b004      	add	sp, #16
 168:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 16c:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__floatsisf:

00000000 <compiler_builtins::float::conv::__floatsisf>:
   0:	2800      	cmp	r0, #0
   2:	d018      	beq.n	36 <compiler_builtins::float::conv::__floatsisf+0x36>
   4:	4601      	mov	r1, r0
   6:	bf48      	it	mi
   8:	4241      	negmi	r1, r0
   a:	fab1 f281 	clz	r2, r1
   e:	4091      	lsls	r1, r2
  10:	f3c1 13c0 	ubfx	r3, r1, #7, #1
  14:	ea23 2311 	bic.w	r3, r3, r1, lsr #8
  18:	ebc3 6301 	rsb	r3, r3, r1, lsl #24
  1c:	0a09      	lsrs	r1, r1, #8
  1e:	eba1 51c2 	sub.w	r1, r1, r2, lsl #23
  22:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
  26:	f101 419d 	add.w	r1, r1, #1317011456	; 0x4e800000
  2a:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  2e:	4308      	orrs	r0, r1
  30:	ee00 0a10 	vmov	s0, r0
  34:	4770      	bx	lr
  36:	2100      	movs	r1, #0
  38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  3c:	4308      	orrs	r0, r1
  3e:	ee00 0a10 	vmov	s0, r0
  42:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__floatsidf:

00000000 <compiler_builtins::float::conv::__floatsidf>:
   0:	2800      	cmp	r0, #0
   2:	d026      	beq.n	52 <compiler_builtins::float::conv::__floatsidf+0x52>
   4:	4601      	mov	r1, r0
   6:	bf48      	it	mi
   8:	4241      	negmi	r1, r0
   a:	b580      	push	{r7, lr}
   c:	466f      	mov	r7, sp
   e:	fab1 f381 	clz	r3, r1
  12:	f1c3 020b 	rsb	r2, r3, #11
  16:	f1b3 0e0b 	subs.w	lr, r3, #11
  1a:	fa21 fc02 	lsr.w	ip, r1, r2
  1e:	f240 421d 	movw	r2, #1053	; 0x41d
  22:	eba2 0203 	sub.w	r2, r2, r3
  26:	bf58      	it	pl
  28:	fa01 fc0e 	lslpl.w	ip, r1, lr
  2c:	f1be 0f00 	cmp.w	lr, #0
  30:	eb0c 5c02 	add.w	ip, ip, r2, lsl #20
  34:	f103 0215 	add.w	r2, r3, #21
  38:	fa01 f102 	lsl.w	r1, r1, r2
  3c:	bf58      	it	pl
  3e:	2100      	movpl	r1, #0
  40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  48:	ea40 000c 	orr.w	r0, r0, ip
  4c:	ec40 1b10 	vmov	d0, r1, r0
  50:	4770      	bx	lr
  52:	2100      	movs	r1, #0
  54:	f04f 0c00 	mov.w	ip, #0
  58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  5c:	ea40 000c 	orr.w	r0, r0, ip
  60:	ec40 1b10 	vmov	d0, r1, r0
  64:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__floatdisf:

00000000 <compiler_builtins::float::conv::__floatdisf>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	ea80 72e1 	eor.w	r2, r0, r1, asr #31
   8:	ebb2 7ee1 	subs.w	lr, r2, r1, asr #31
   c:	fabe f38e 	clz	r3, lr
  10:	f103 0c20 	add.w	ip, r3, #32
  14:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
  18:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
  1c:	2b00      	cmp	r3, #0
  1e:	bf18      	it	ne
  20:	fab3 fc83 	clzne	ip, r3
  24:	f00c 023f 	and.w	r2, ip, #63	; 0x3f
  28:	f1c2 0420 	rsb	r4, r2, #32
  2c:	4093      	lsls	r3, r2
  2e:	fa2e f404 	lsr.w	r4, lr, r4
  32:	4323      	orrs	r3, r4
  34:	f1b2 0420 	subs.w	r4, r2, #32
  38:	fa0e f202 	lsl.w	r2, lr, r2
  3c:	bf58      	it	pl
  3e:	fa0e f304 	lslpl.w	r3, lr, r4
  42:	bf58      	it	pl
  44:	2200      	movpl	r2, #0
  46:	0a14      	lsrs	r4, r2, #8
  48:	b292      	uxth	r2, r2
  4a:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  4e:	4308      	orrs	r0, r1
  50:	ea42 0204 	orr.w	r2, r2, r4
  54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  58:	ea4f 74d2 	mov.w	r4, r2, lsr #31
  5c:	ea24 2413 	bic.w	r4, r4, r3, lsr #8
  60:	eba2 0204 	sub.w	r2, r2, r4
  64:	ea4f 2413 	mov.w	r4, r3, lsr #8
  68:	eba4 54cc 	sub.w	r4, r4, ip, lsl #23
  6c:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  70:	bf08      	it	eq
  72:	0a1c      	lsreq	r4, r3, #8
  74:	eb04 70d2 	add.w	r0, r4, r2, lsr #31
  78:	4308      	orrs	r0, r1
  7a:	ee00 0a10 	vmov	s0, r0
  7e:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__floatdidf:

00000000 <compiler_builtins::float::conv::__floatdidf>:
   0:	ea50 0201 	orrs.w	r2, r0, r1
   4:	d03e      	beq.n	84 <compiler_builtins::float::conv::__floatdidf+0x84>
   6:	b5d0      	push	{r4, r6, r7, lr}
   8:	af02      	add	r7, sp, #8
   a:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   e:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
  12:	ebb0 7ee1 	subs.w	lr, r0, r1, asr #31
  16:	fabe f28e 	clz	r2, lr
  1a:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
  1e:	3220      	adds	r2, #32
  20:	2b00      	cmp	r3, #0
  22:	bf18      	it	ne
  24:	fab3 f283 	clzne	r2, r3
  28:	fa03 fc02 	lsl.w	ip, r3, r2
  2c:	f1c2 0320 	rsb	r3, r2, #32
  30:	f1b2 0020 	subs.w	r0, r2, #32
  34:	fa2e f303 	lsr.w	r3, lr, r3
  38:	ea4c 0c03 	orr.w	ip, ip, r3
  3c:	bf58      	it	pl
  3e:	fa0e fc00 	lslpl.w	ip, lr, r0
  42:	fa0e f002 	lsl.w	r0, lr, r2
  46:	bf58      	it	pl
  48:	2000      	movpl	r0, #0
  4a:	0ac3      	lsrs	r3, r0, #11
  4c:	ea43 544c 	orr.w	r4, r3, ip, lsl #21
  50:	0540      	lsls	r0, r0, #21
  52:	ea6f 0e04 	mvn.w	lr, r4
  56:	ea0e 73d0 	and.w	r3, lr, r0, lsr #31
  5a:	425b      	negs	r3, r3
  5c:	f160 0000 	sbc.w	r0, r0, #0
  60:	ea4f 23dc 	mov.w	r3, ip, lsr #11
  64:	eba3 5202 	sub.w	r2, r3, r2, lsl #20
  68:	2300      	movs	r3, #0
  6a:	eb14 70d0 	adds.w	r0, r4, r0, lsr #31
  6e:	f2c4 33d0 	movt	r3, #17360	; 0x43d0
  72:	415a      	adcs	r2, r3
  74:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
  78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  7c:	4311      	orrs	r1, r2
  7e:	ec41 0b10 	vmov	d0, r0, r1
  82:	4770      	bx	lr
  84:	2000      	movs	r0, #0
  86:	2200      	movs	r2, #0
  88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  8c:	4311      	orrs	r1, r2
  8e:	ec41 0b10 	vmov	d0, r0, r1
  92:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__floattisf:

00000000 <compiler_builtins::float::conv::__floattisf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b087      	sub	sp, #28
   a:	9205      	str	r2, [sp, #20]
   c:	ea82 76e3 	eor.w	r6, r2, r3, asr #31
  10:	ea80 72e3 	eor.w	r2, r0, r3, asr #31
  14:	ea81 75e3 	eor.w	r5, r1, r3, asr #31
  18:	ebb2 7ee3 	subs.w	lr, r2, r3, asr #31
  1c:	469c      	mov	ip, r3
  1e:	eb75 73e3 	sbcs.w	r3, r5, r3, asr #31
  22:	e9cd 1003 	strd	r1, r0, [sp, #12]
  26:	eb76 79ec 	sbcs.w	r9, r6, ip, asr #31
  2a:	fab9 f089 	clz	r0, r9
  2e:	f100 0820 	add.w	r8, r0, #32
  32:	ea8c 70ec 	eor.w	r0, ip, ip, asr #31
  36:	eb60 71ec 	sbc.w	r1, r0, ip, asr #31
  3a:	fabe f08e 	clz	r0, lr
  3e:	2900      	cmp	r1, #0
  40:	9106      	str	r1, [sp, #24]
  42:	bf18      	it	ne
  44:	fab1 f881 	clzne	r8, r1
  48:	3020      	adds	r0, #32
  4a:	2b00      	cmp	r3, #0
  4c:	bf18      	it	ne
  4e:	fab3 f083 	clzne	r0, r3
  52:	ea51 0109 	orrs.w	r1, r1, r9
  56:	bf08      	it	eq
  58:	f100 0840 	addeq.w	r8, r0, #64	; 0x40
  5c:	f008 047f 	and.w	r4, r8, #127	; 0x7f
  60:	f1c4 0140 	rsb	r1, r4, #64	; 0x40
  64:	9102      	str	r1, [sp, #8]
  66:	f1c1 0020 	rsb	r0, r1, #32
  6a:	f1d4 0b20 	rsbs	fp, r4, #32
  6e:	fa2e f101 	lsr.w	r1, lr, r1
  72:	f1a4 0540 	sub.w	r5, r4, #64	; 0x40
  76:	fa03 f000 	lsl.w	r0, r3, r0
  7a:	ea41 0100 	orr.w	r1, r1, r0
  7e:	bf58      	it	pl
  80:	fa23 f10b 	lsrpl.w	r1, r3, fp
  84:	fa09 f004 	lsl.w	r0, r9, r4
  88:	f1b4 0220 	subs.w	r2, r4, #32
  8c:	bf58      	it	pl
  8e:	2000      	movpl	r0, #0
  90:	9500      	str	r5, [sp, #0]
  92:	fa0e f605 	lsl.w	r6, lr, r5
  96:	f1b4 0560 	subs.w	r5, r4, #96	; 0x60
  9a:	9501      	str	r5, [sp, #4]
  9c:	bf58      	it	pl
  9e:	2600      	movpl	r6, #0
  a0:	2c40      	cmp	r4, #64	; 0x40
  a2:	bf38      	it	cc
  a4:	ea40 0601 	orrcc.w	r6, r0, r1
  a8:	2c00      	cmp	r4, #0
  aa:	fa0e f004 	lsl.w	r0, lr, r4
  ae:	bf08      	it	eq
  b0:	464e      	moveq	r6, r9
  b2:	2a00      	cmp	r2, #0
  b4:	bf58      	it	pl
  b6:	2000      	movpl	r0, #0
  b8:	4631      	mov	r1, r6
  ba:	2c40      	cmp	r4, #64	; 0x40
  bc:	bf38      	it	cc
  be:	4301      	orrcc	r1, r0
  c0:	fa03 f004 	lsl.w	r0, r3, r4
  c4:	fa2e fa0b 	lsr.w	sl, lr, fp
  c8:	ea40 000a 	orr.w	r0, r0, sl
  cc:	2a00      	cmp	r2, #0
  ce:	bf58      	it	pl
  d0:	fa0e f002 	lslpl.w	r0, lr, r2
  d4:	2c40      	cmp	r4, #64	; 0x40
  d6:	bf38      	it	cc
  d8:	4301      	orrcc	r1, r0
  da:	9806      	ldr	r0, [sp, #24]
  dc:	2a00      	cmp	r2, #0
  de:	f1c4 0560 	rsb	r5, r4, #96	; 0x60
  e2:	fa00 fa04 	lsl.w	sl, r0, r4
  e6:	fa29 f00b 	lsr.w	r0, r9, fp
  ea:	ea4a 0a00 	orr.w	sl, sl, r0
  ee:	fa2e f505 	lsr.w	r5, lr, r5
  f2:	bf58      	it	pl
  f4:	fa09 fa02 	lslpl.w	sl, r9, r2
  f8:	9a02      	ldr	r2, [sp, #8]
  fa:	f1bb 0f00 	cmp.w	fp, #0
  fe:	fa23 f202 	lsr.w	r2, r3, r2
 102:	bf58      	it	pl
 104:	2200      	movpl	r2, #0
 106:	9800      	ldr	r0, [sp, #0]
 108:	fa03 f900 	lsl.w	r9, r3, r0
 10c:	9801      	ldr	r0, [sp, #4]
 10e:	ea45 0509 	orr.w	r5, r5, r9
 112:	2800      	cmp	r0, #0
 114:	bf58      	it	pl
 116:	fa0e f500 	lslpl.w	r5, lr, r0
 11a:	2c40      	cmp	r4, #64	; 0x40
 11c:	bf38      	it	cc
 11e:	ea4a 0502 	orrcc.w	r5, sl, r2
 122:	9806      	ldr	r0, [sp, #24]
 124:	2c00      	cmp	r4, #0
 126:	bf08      	it	eq
 128:	4605      	moveq	r5, r0
 12a:	0a30      	lsrs	r0, r6, #8
 12c:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 130:	2900      	cmp	r1, #0
 132:	ea4f 71d0 	mov.w	r1, r0, lsr #31
 136:	bf18      	it	ne
 138:	f040 0001 	orrne.w	r0, r0, #1
 13c:	ea21 2115 	bic.w	r1, r1, r5, lsr #8
 140:	e9dd 4604 	ldrd	r4, r6, [sp, #16]
 144:	9a03      	ldr	r2, [sp, #12]
 146:	1a40      	subs	r0, r0, r1
 148:	0a29      	lsrs	r1, r5, #8
 14a:	4326      	orrs	r6, r4
 14c:	eba1 51c8 	sub.w	r1, r1, r8, lsl #23
 150:	ea42 020c 	orr.w	r2, r2, ip
 154:	f101 41fd 	add.w	r1, r1, #2122317824	; 0x7e800000
 158:	4332      	orrs	r2, r6
 15a:	bf08      	it	eq
 15c:	0a29      	lsreq	r1, r5, #8
 15e:	eb01 70d0 	add.w	r0, r1, r0, lsr #31
 162:	f00c 4100 	and.w	r1, ip, #2147483648	; 0x80000000
 166:	4308      	orrs	r0, r1
 168:	ee00 0a10 	vmov	s0, r0
 16c:	b007      	add	sp, #28
 16e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 172:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__floattidf:

00000000 <compiler_builtins::float::conv::__floattidf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b085      	sub	sp, #20
   a:	ea80 74e3 	eor.w	r4, r0, r3, asr #31
   e:	ea81 75e3 	eor.w	r5, r1, r3, asr #31
  12:	ebb4 7ce3 	subs.w	ip, r4, r3, asr #31
  16:	ea82 76e3 	eor.w	r6, r2, r3, asr #31
  1a:	eb75 7ee3 	sbcs.w	lr, r5, r3, asr #31
  1e:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
  22:	eb76 78e3 	sbcs.w	r8, r6, r3, asr #31
  26:	ea41 0103 	orr.w	r1, r1, r3
  2a:	eb65 74e3 	sbc.w	r4, r5, r3, asr #31
  2e:	fab8 f688 	clz	r6, r8
  32:	fabc f58c 	clz	r5, ip
  36:	3620      	adds	r6, #32
  38:	2c00      	cmp	r4, #0
  3a:	bf18      	it	ne
  3c:	fab4 f684 	clzne	r6, r4
  40:	3520      	adds	r5, #32
  42:	f1be 0f00 	cmp.w	lr, #0
  46:	bf18      	it	ne
  48:	fabe f58e 	clzne	r5, lr
  4c:	9404      	str	r4, [sp, #16]
  4e:	ea54 0408 	orrs.w	r4, r4, r8
  52:	ea40 0002 	orr.w	r0, r0, r2
  56:	bf08      	it	eq
  58:	f105 0640 	addeq.w	r6, r5, #64	; 0x40
  5c:	4308      	orrs	r0, r1
  5e:	f04f 0400 	mov.w	r4, #0
  62:	d008      	beq.n	76 <compiler_builtins::float::conv::__floattidf+0x76>
  64:	2000      	movs	r0, #0
  66:	f2c4 70d0 	movt	r0, #18384	; 0x47d0
  6a:	eba0 5006 	sub.w	r0, r0, r6, lsl #20
  6e:	9003      	str	r0, [sp, #12]
  70:	2000      	movs	r0, #0
  72:	9002      	str	r0, [sp, #8]
  74:	e003      	b.n	7e <compiler_builtins::float::conv::__floattidf+0x7e>
  76:	2000      	movs	r0, #0
  78:	9002      	str	r0, [sp, #8]
  7a:	2000      	movs	r0, #0
  7c:	9003      	str	r0, [sp, #12]
  7e:	f006 067f 	and.w	r6, r6, #127	; 0x7f
  82:	f1c6 0120 	rsb	r1, r6, #32
  86:	f1c6 0540 	rsb	r5, r6, #64	; 0x40
  8a:	fa0e f006 	lsl.w	r0, lr, r6
  8e:	f1a6 0940 	sub.w	r9, r6, #64	; 0x40
  92:	fa2c f201 	lsr.w	r2, ip, r1
  96:	4302      	orrs	r2, r0
  98:	f1b6 0020 	subs.w	r0, r6, #32
  9c:	bf58      	it	pl
  9e:	fa0c f200 	lslpl.w	r2, ip, r0
  a2:	2e40      	cmp	r6, #64	; 0x40
  a4:	bf28      	it	cs
  a6:	4622      	movcs	r2, r4
  a8:	f1c5 0420 	rsb	r4, r5, #32
  ac:	9501      	str	r5, [sp, #4]
  ae:	fa2c f505 	lsr.w	r5, ip, r5
  b2:	fa0e f404 	lsl.w	r4, lr, r4
  b6:	2900      	cmp	r1, #0
  b8:	ea44 0405 	orr.w	r4, r4, r5
  bc:	fa08 f506 	lsl.w	r5, r8, r6
  c0:	bf58      	it	pl
  c2:	fa2e f401 	lsrpl.w	r4, lr, r1
  c6:	2800      	cmp	r0, #0
  c8:	fa0c fa09 	lsl.w	sl, ip, r9
  cc:	bf58      	it	pl
  ce:	2500      	movpl	r5, #0
  d0:	f1b6 0b60 	subs.w	fp, r6, #96	; 0x60
  d4:	bf58      	it	pl
  d6:	f04f 0a00 	movpl.w	sl, #0
  da:	2e40      	cmp	r6, #64	; 0x40
  dc:	bf38      	it	cc
  de:	ea45 0a04 	orrcc.w	sl, r5, r4
  e2:	f1c6 0560 	rsb	r5, r6, #96	; 0x60
  e6:	0ad4      	lsrs	r4, r2, #11
  e8:	2e00      	cmp	r6, #0
  ea:	bf08      	it	eq
  ec:	46c2      	moveq	sl, r8
  ee:	ea44 544a 	orr.w	r4, r4, sl, lsl #21
  f2:	9400      	str	r4, [sp, #0]
  f4:	fa0e f409 	lsl.w	r4, lr, r9
  f8:	fa2c f505 	lsr.w	r5, ip, r5
  fc:	ea45 0904 	orr.w	r9, r5, r4
 100:	f1bb 0f00 	cmp.w	fp, #0
 104:	bf58      	it	pl
 106:	fa0c f90b 	lslpl.w	r9, ip, fp
 10a:	f8dd b010 	ldr.w	fp, [sp, #16]
 10e:	fa28 f501 	lsr.w	r5, r8, r1
 112:	2800      	cmp	r0, #0
 114:	fa0b f406 	lsl.w	r4, fp, r6
 118:	ea44 0405 	orr.w	r4, r4, r5
 11c:	bf58      	it	pl
 11e:	fa08 f400 	lslpl.w	r4, r8, r0
 122:	9d01      	ldr	r5, [sp, #4]
 124:	2900      	cmp	r1, #0
 126:	ea4f 21da 	mov.w	r1, sl, lsr #11
 12a:	fa2e f505 	lsr.w	r5, lr, r5
 12e:	bf58      	it	pl
 130:	2500      	movpl	r5, #0
 132:	2e40      	cmp	r6, #64	; 0x40
 134:	bf38      	it	cc
 136:	ea44 0905 	orrcc.w	r9, r4, r5
 13a:	2e00      	cmp	r6, #0
 13c:	fa0c f406 	lsl.w	r4, ip, r6
 140:	bf08      	it	eq
 142:	46d9      	moveq	r9, fp
 144:	ea41 5e49 	orr.w	lr, r1, r9, lsl #21
 148:	2800      	cmp	r0, #0
 14a:	9900      	ldr	r1, [sp, #0]
 14c:	bf58      	it	pl
 14e:	2400      	movpl	r4, #0
 150:	2000      	movs	r0, #0
 152:	2e40      	cmp	r6, #64	; 0x40
 154:	bf28      	it	cs
 156:	4604      	movcs	r4, r0
 158:	0ae0      	lsrs	r0, r4, #11
 15a:	ea40 5042 	orr.w	r0, r0, r2, lsl #21
 15e:	ea6f 050e 	mvn.w	r5, lr
 162:	ea05 75d1 	and.w	r5, r5, r1, lsr #31
 166:	4320      	orrs	r0, r4
 168:	1b40      	subs	r0, r0, r5
 16a:	ea4f 22d9 	mov.w	r2, r9, lsr #11
 16e:	f161 0000 	sbc.w	r0, r1, #0
 172:	eb1e 70d0 	adds.w	r0, lr, r0, lsr #31
 176:	f142 0100 	adc.w	r1, r2, #0
 17a:	9a02      	ldr	r2, [sp, #8]
 17c:	1880      	adds	r0, r0, r2
 17e:	9a03      	ldr	r2, [sp, #12]
 180:	4151      	adcs	r1, r2
 182:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 186:	4311      	orrs	r1, r2
 188:	ec41 0b10 	vmov	d0, r0, r1
 18c:	b005      	add	sp, #20
 18e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 192:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__fixunssfsi:

00000000 <compiler_builtins::float::conv::__fixunssfsi>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
   8:	bf3c      	itt	cc
   a:	2000      	movcc	r0, #0
   c:	4770      	bxcc	lr
   e:	f1b1 4f9f 	cmp.w	r1, #1333788672	; 0x4f800000
  12:	d20a      	bcs.n	2a <compiler_builtins::float::conv::__fixunssfsi+0x2a>
  14:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  18:	221e      	movs	r2, #30
  1a:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  1e:	eba2 51d1 	sub.w	r1, r2, r1, lsr #23
  22:	f001 011f 	and.w	r1, r1, #31
  26:	40c8      	lsrs	r0, r1
  28:	4770      	bx	lr
  2a:	2000      	movs	r0, #0
  2c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  30:	bf98      	it	ls
  32:	f04f 30ff 	movls.w	r0, #4294967295	; 0xffffffff
  36:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixunssfdi:

00000000 <compiler_builtins::float::conv::__fixunssfdi>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
   8:	bf3e      	ittt	cc
   a:	2000      	movcc	r0, #0
   c:	2100      	movcc	r1, #0
   e:	4770      	bxcc	lr
  10:	f1b1 4fbf 	cmp.w	r1, #1602224128	; 0x5f800000
  14:	d216      	bcs.n	44 <compiler_builtins::float::conv::__fixunssfdi+0x44>
  16:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  1a:	ea40 2201 	orr.w	r2, r0, r1, lsl #8
  1e:	203e      	movs	r0, #62	; 0x3e
  20:	eba0 50d1 	sub.w	r0, r0, r1, lsr #23
  24:	f000 013f 	and.w	r1, r0, #63	; 0x3f
  28:	f1c1 0020 	rsb	r0, r1, #32
  2c:	f1b1 0320 	subs.w	r3, r1, #32
  30:	fa22 f101 	lsr.w	r1, r2, r1
  34:	fa02 f000 	lsl.w	r0, r2, r0
  38:	bf58      	it	pl
  3a:	fa22 f003 	lsrpl.w	r0, r2, r3
  3e:	bf58      	it	pl
  40:	2100      	movpl	r1, #0
  42:	4770      	bx	lr
  44:	2000      	movs	r0, #0
  46:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  4a:	bf98      	it	ls
  4c:	f04f 30ff 	movls.w	r0, #4294967295	; 0xffffffff
  50:	4601      	mov	r1, r0
  52:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixunssfti:

00000000 <compiler_builtins::float::conv::__fixunssfti>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   8:	d204      	bcs.n	14 <compiler_builtins::float::conv::__fixunssfti+0x14>
   a:	2000      	movs	r0, #0
   c:	2100      	movs	r1, #0
   e:	2200      	movs	r2, #0
  10:	2300      	movs	r3, #0
  12:	4770      	bx	lr
  14:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  18:	d253      	bcs.n	c2 <compiler_builtins::float::conv::__fixunssfti+0xc2>
  1a:	b5f0      	push	{r4, r5, r6, r7, lr}
  1c:	af03      	add	r7, sp, #12
  1e:	f84d bd04 	str.w	fp, [sp, #-4]!
  22:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  26:	ea41 2300 	orr.w	r3, r1, r0, lsl #8
  2a:	217e      	movs	r1, #126	; 0x7e
  2c:	eba1 50d0 	sub.w	r0, r1, r0, lsr #23
  30:	f000 0c7f 	and.w	ip, r0, #127	; 0x7f
  34:	2400      	movs	r4, #0
  36:	f1cc 0020 	rsb	r0, ip, #32
  3a:	f1cc 0140 	rsb	r1, ip, #64	; 0x40
  3e:	f1bc 0e20 	subs.w	lr, ip, #32
  42:	fa03 f200 	lsl.w	r2, r3, r0
  46:	fa03 f501 	lsl.w	r5, r3, r1
  4a:	f1ac 0140 	sub.w	r1, ip, #64	; 0x40
  4e:	bf58      	it	pl
  50:	fa23 f20e 	lsrpl.w	r2, r3, lr
  54:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  58:	bf28      	it	cs
  5a:	4622      	movcs	r2, r4
  5c:	2800      	cmp	r0, #0
  5e:	fa23 f101 	lsr.w	r1, r3, r1
  62:	bf58      	it	pl
  64:	2500      	movpl	r5, #0
  66:	f1bc 0660 	subs.w	r6, ip, #96	; 0x60
  6a:	bf58      	it	pl
  6c:	2100      	movpl	r1, #0
  6e:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  72:	bf38      	it	cc
  74:	4629      	movcc	r1, r5
  76:	f1cc 0560 	rsb	r5, ip, #96	; 0x60
  7a:	f1bc 0f00 	cmp.w	ip, #0
  7e:	bf08      	it	eq
  80:	4661      	moveq	r1, ip
  82:	fa03 f505 	lsl.w	r5, r3, r5
  86:	2e00      	cmp	r6, #0
  88:	bf58      	it	pl
  8a:	fa23 f506 	lsrpl.w	r5, r3, r6
  8e:	2800      	cmp	r0, #0
  90:	f04f 0000 	mov.w	r0, #0
  94:	fa23 f30c 	lsr.w	r3, r3, ip
  98:	bf58      	it	pl
  9a:	2000      	movpl	r0, #0
  9c:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  a0:	bf28      	it	cs
  a2:	4628      	movcs	r0, r5
  a4:	f1bc 0f00 	cmp.w	ip, #0
  a8:	bf08      	it	eq
  aa:	4660      	moveq	r0, ip
  ac:	f1be 0f00 	cmp.w	lr, #0
  b0:	bf58      	it	pl
  b2:	2300      	movpl	r3, #0
  b4:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  b8:	bf28      	it	cs
  ba:	4623      	movcs	r3, r4
  bc:	f85d bb04 	ldr.w	fp, [sp], #4
  c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  c2:	f04f 0000 	mov.w	r0, #0
  c6:	bf08      	it	eq
  c8:	f04f 30ff 	moveq.w	r0, #4294967295	; 0xffffffff
  cc:	4601      	mov	r1, r0
  ce:	4602      	mov	r2, r0
  d0:	4603      	mov	r3, r0
  d2:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixunsdfsi:

00000000 <compiler_builtins::float::conv::__fixunsdfsi>:
   0:	ec51 2b10 	vmov	r2, r1, d0
   4:	2000      	movs	r0, #0
   6:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   a:	4281      	cmp	r1, r0
   c:	bf3c      	itt	cc
   e:	2000      	movcc	r0, #0
  10:	4770      	bxcc	lr
  12:	2000      	movs	r0, #0
  14:	f2c4 10f0 	movt	r0, #16880	; 0x41f0
  18:	4281      	cmp	r1, r0
  1a:	d20c      	bcs.n	36 <compiler_builtins::float::conv::__fixunsdfsi+0x36>
  1c:	201e      	movs	r0, #30
  1e:	0d52      	lsrs	r2, r2, #21
  20:	eba0 5011 	sub.w	r0, r0, r1, lsr #20
  24:	ea42 21c1 	orr.w	r1, r2, r1, lsl #11
  28:	f000 001f 	and.w	r0, r0, #31
  2c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  30:	fa21 f000 	lsr.w	r0, r1, r0
  34:	4770      	bx	lr
  36:	2300      	movs	r3, #0
  38:	2000      	movs	r0, #0
  3a:	3a01      	subs	r2, #1
  3c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  40:	4199      	sbcs	r1, r3
  42:	bf38      	it	cc
  44:	2001      	movcc	r0, #1
  46:	2800      	cmp	r0, #0
  48:	bf18      	it	ne
  4a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  4e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixunsdfdi:

00000000 <compiler_builtins::float::conv::__fixunsdfdi>:
   0:	ec52 1b10 	vmov	r1, r2, d0
   4:	2000      	movs	r0, #0
   6:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   a:	4282      	cmp	r2, r0
   c:	bf3e      	ittt	cc
   e:	2000      	movcc	r0, #0
  10:	2100      	movcc	r1, #0
  12:	4770      	bxcc	lr
  14:	2000      	movs	r0, #0
  16:	f2c4 30f0 	movt	r0, #17392	; 0x43f0
  1a:	4282      	cmp	r2, r0
  1c:	d21a      	bcs.n	54 <compiler_builtins::float::conv::__fixunsdfdi+0x54>
  1e:	02d0      	lsls	r0, r2, #11
  20:	ea40 5051 	orr.w	r0, r0, r1, lsr #21
  24:	02c9      	lsls	r1, r1, #11
  26:	f040 4300 	orr.w	r3, r0, #2147483648	; 0x80000000
  2a:	203e      	movs	r0, #62	; 0x3e
  2c:	eba0 5012 	sub.w	r0, r0, r2, lsr #20
  30:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  34:	f1c2 0020 	rsb	r0, r2, #32
  38:	40d1      	lsrs	r1, r2
  3a:	fa03 f000 	lsl.w	r0, r3, r0
  3e:	4308      	orrs	r0, r1
  40:	f1b2 0120 	subs.w	r1, r2, #32
  44:	bf58      	it	pl
  46:	fa23 f001 	lsrpl.w	r0, r3, r1
  4a:	fa23 f102 	lsr.w	r1, r3, r2
  4e:	bf58      	it	pl
  50:	2100      	movpl	r1, #0
  52:	4770      	bx	lr
  54:	2300      	movs	r3, #0
  56:	2000      	movs	r0, #0
  58:	3901      	subs	r1, #1
  5a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  5e:	eb72 0103 	sbcs.w	r1, r2, r3
  62:	bf38      	it	cc
  64:	2001      	movcc	r0, #1
  66:	2800      	cmp	r0, #0
  68:	bf18      	it	ne
  6a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  6e:	4601      	mov	r1, r0
  70:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixunsdfti:

00000000 <compiler_builtins::float::conv::__fixunsdfti>:
   0:	ec51 2b10 	vmov	r2, r1, d0
   4:	2000      	movs	r0, #0
   6:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   a:	4281      	cmp	r1, r0
   c:	d204      	bcs.n	18 <compiler_builtins::float::conv::__fixunsdfti+0x18>
   e:	2000      	movs	r0, #0
  10:	2100      	movs	r1, #0
  12:	2200      	movs	r2, #0
  14:	2300      	movs	r3, #0
  16:	4770      	bx	lr
  18:	2000      	movs	r0, #0
  1a:	f2c4 70f0 	movt	r0, #18416	; 0x47f0
  1e:	4281      	cmp	r1, r0
  20:	d265      	bcs.n	ee <compiler_builtins::float::conv::__fixunsdfti+0xee>
  22:	b5f0      	push	{r4, r5, r6, r7, lr}
  24:	af03      	add	r7, sp, #12
  26:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
  2a:	02c8      	lsls	r0, r1, #11
  2c:	02d5      	lsls	r5, r2, #11
  2e:	ea40 5052 	orr.w	r0, r0, r2, lsr #21
  32:	f04f 0e00 	mov.w	lr, #0
  36:	f040 4300 	orr.w	r3, r0, #2147483648	; 0x80000000
  3a:	207e      	movs	r0, #126	; 0x7e
  3c:	eba0 5011 	sub.w	r0, r0, r1, lsr #20
  40:	f000 0c7f 	and.w	ip, r0, #127	; 0x7f
  44:	f1cc 0120 	rsb	r1, ip, #32
  48:	f1ac 0940 	sub.w	r9, ip, #64	; 0x40
  4c:	fa25 f20c 	lsr.w	r2, r5, ip
  50:	f1bc 0820 	subs.w	r8, ip, #32
  54:	fa03 f001 	lsl.w	r0, r3, r1
  58:	ea42 0200 	orr.w	r2, r2, r0
  5c:	f1cc 0060 	rsb	r0, ip, #96	; 0x60
  60:	f1cc 0640 	rsb	r6, ip, #64	; 0x40
  64:	bf58      	it	pl
  66:	fa23 f208 	lsrpl.w	r2, r3, r8
  6a:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  6e:	fa03 f000 	lsl.w	r0, r3, r0
  72:	fa25 f409 	lsr.w	r4, r5, r9
  76:	bf28      	it	cs
  78:	4672      	movcs	r2, lr
  7a:	4304      	orrs	r4, r0
  7c:	f1bc 0a60 	subs.w	sl, ip, #96	; 0x60
  80:	fa05 f006 	lsl.w	r0, r5, r6
  84:	bf58      	it	pl
  86:	fa23 f40a 	lsrpl.w	r4, r3, sl
  8a:	2900      	cmp	r1, #0
  8c:	bf58      	it	pl
  8e:	2000      	movpl	r0, #0
  90:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  94:	bf28      	it	cs
  96:	4620      	movcs	r0, r4
  98:	fa03 f406 	lsl.w	r4, r3, r6
  9c:	f1c6 0620 	rsb	r6, r6, #32
  a0:	f1bc 0f00 	cmp.w	ip, #0
  a4:	bf08      	it	eq
  a6:	4660      	moveq	r0, ip
  a8:	2900      	cmp	r1, #0
  aa:	fa25 f606 	lsr.w	r6, r5, r6
  ae:	ea44 0406 	orr.w	r4, r4, r6
  b2:	bf58      	it	pl
  b4:	fa05 f401 	lslpl.w	r4, r5, r1
  b8:	fa23 f109 	lsr.w	r1, r3, r9
  bc:	f1ba 0f00 	cmp.w	sl, #0
  c0:	bf58      	it	pl
  c2:	2100      	movpl	r1, #0
  c4:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  c8:	bf38      	it	cc
  ca:	4621      	movcc	r1, r4
  cc:	f1bc 0f00 	cmp.w	ip, #0
  d0:	fa23 f30c 	lsr.w	r3, r3, ip
  d4:	bf08      	it	eq
  d6:	4661      	moveq	r1, ip
  d8:	f1b8 0f00 	cmp.w	r8, #0
  dc:	bf58      	it	pl
  de:	2300      	movpl	r3, #0
  e0:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  e4:	bf28      	it	cs
  e6:	4673      	movcs	r3, lr
  e8:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ee:	2300      	movs	r3, #0
  f0:	2000      	movs	r0, #0
  f2:	3a01      	subs	r2, #1
  f4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  f8:	4199      	sbcs	r1, r3
  fa:	bf38      	it	cc
  fc:	2001      	movcc	r0, #1
  fe:	2800      	cmp	r0, #0
 100:	bf18      	it	ne
 102:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 106:	4601      	mov	r1, r0
 108:	4602      	mov	r2, r0
 10a:	4603      	mov	r3, r0
 10c:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixsfsi:

00000000 <compiler_builtins::float::conv::__fixsfsi>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
   8:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   c:	d319      	bcc.n	42 <compiler_builtins::float::conv::__fixsfsi+0x42>
   e:	f1b0 4f9e 	cmp.w	r0, #1325400064	; 0x4f000000
  12:	d20e      	bcs.n	32 <compiler_builtins::float::conv::__fixsfsi+0x32>
  14:	221e      	movs	r2, #30
  16:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  1a:	eba2 52d1 	sub.w	r2, r2, r1, lsr #23
  1e:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  22:	f002 021f 	and.w	r2, r2, #31
  26:	2900      	cmp	r1, #0
  28:	fa20 f002 	lsr.w	r0, r0, r2
  2c:	bf48      	it	mi
  2e:	4240      	negmi	r0, r0
  30:	4770      	bx	lr
  32:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  36:	bf9e      	ittt	ls
  38:	f06f 4000 	mvnls.w	r0, #2147483648	; 0x80000000
  3c:	ea80 70e1 	eorls.w	r0, r0, r1, asr #31
  40:	4770      	bxls	lr
  42:	2000      	movs	r0, #0
  44:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixsfdi:

00000000 <compiler_builtins::float::conv::__fixsfdi>:
   0:	ee10 2a10 	vmov	r2, s0
   4:	f022 4000 	bic.w	r0, r2, #2147483648	; 0x80000000
   8:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   c:	d32d      	bcc.n	6a <compiler_builtins::float::conv::__fixsfdi+0x6a>
   e:	f1b0 4fbe 	cmp.w	r0, #1593835520	; 0x5f000000
  12:	d220      	bcs.n	56 <compiler_builtins::float::conv::__fixsfdi+0x56>
  14:	b580      	push	{r7, lr}
  16:	466f      	mov	r7, sp
  18:	213e      	movs	r1, #62	; 0x3e
  1a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  1e:	eba1 51d2 	sub.w	r1, r1, r2, lsr #23
  22:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
  26:	f001 013f 	and.w	r1, r1, #63	; 0x3f
  2a:	f1c1 0320 	rsb	r3, r1, #32
  2e:	f1b1 0c20 	subs.w	ip, r1, #32
  32:	fa00 fe03 	lsl.w	lr, r0, r3
  36:	fa20 f301 	lsr.w	r3, r0, r1
  3a:	bf58      	it	pl
  3c:	fa20 fe0c 	lsrpl.w	lr, r0, ip
  40:	bf58      	it	pl
  42:	2300      	movpl	r3, #0
  44:	2100      	movs	r1, #0
  46:	f1de 0000 	rsbs	r0, lr, #0
  4a:	4199      	sbcs	r1, r3
  4c:	2a00      	cmp	r2, #0
  4e:	bf5c      	itt	pl
  50:	4670      	movpl	r0, lr
  52:	4619      	movpl	r1, r3
  54:	bd80      	pop	{r7, pc}
  56:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  5a:	bf9f      	itttt	ls
  5c:	f06f 4000 	mvnls.w	r0, #2147483648	; 0x80000000
  60:	ea80 71e2 	eorls.w	r1, r0, r2, asr #31
  64:	ea6f 70e2 	mvnls.w	r0, r2, asr #31
  68:	4770      	bxls	lr
  6a:	2000      	movs	r0, #0
  6c:	2100      	movs	r1, #0
  6e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixsfti:

00000000 <compiler_builtins::float::conv::__fixsfti>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	ee10 ca10 	vmov	ip, s0
   c:	f02c 4000 	bic.w	r0, ip, #2147483648	; 0x80000000
  10:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
  14:	d204      	bcs.n	20 <compiler_builtins::float::conv::__fixsfti+0x20>
  16:	2000      	movs	r0, #0
  18:	2100      	movs	r1, #0
  1a:	2200      	movs	r2, #0
  1c:	2300      	movs	r3, #0
  1e:	e04d      	b.n	bc <compiler_builtins::float::conv::__fixsfti+0xbc>
  20:	f1b0 4ffe 	cmp.w	r0, #2130706432	; 0x7f000000
  24:	d24d      	bcs.n	c2 <compiler_builtins::float::conv::__fixsfti+0xc2>
  26:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  2a:	ea40 230c 	orr.w	r3, r0, ip, lsl #8
  2e:	207e      	movs	r0, #126	; 0x7e
  30:	f04f 0e00 	mov.w	lr, #0
  34:	eba0 50dc 	sub.w	r0, r0, ip, lsr #23
  38:	f000 047f 	and.w	r4, r0, #127	; 0x7f
  3c:	f1c4 0020 	rsb	r0, r4, #32
  40:	f1c4 0140 	rsb	r1, r4, #64	; 0x40
  44:	f1b4 0820 	subs.w	r8, r4, #32
  48:	fa03 f200 	lsl.w	r2, r3, r0
  4c:	fa03 f601 	lsl.w	r6, r3, r1
  50:	f1a4 0140 	sub.w	r1, r4, #64	; 0x40
  54:	bf58      	it	pl
  56:	fa23 f208 	lsrpl.w	r2, r3, r8
  5a:	2c40      	cmp	r4, #64	; 0x40
  5c:	bf28      	it	cs
  5e:	4672      	movcs	r2, lr
  60:	2800      	cmp	r0, #0
  62:	fa23 f101 	lsr.w	r1, r3, r1
  66:	bf58      	it	pl
  68:	2600      	movpl	r6, #0
  6a:	f1b4 0560 	subs.w	r5, r4, #96	; 0x60
  6e:	bf58      	it	pl
  70:	2100      	movpl	r1, #0
  72:	2c40      	cmp	r4, #64	; 0x40
  74:	bf38      	it	cc
  76:	4631      	movcc	r1, r6
  78:	f1c4 0660 	rsb	r6, r4, #96	; 0x60
  7c:	2c00      	cmp	r4, #0
  7e:	bf08      	it	eq
  80:	4621      	moveq	r1, r4
  82:	fa03 f606 	lsl.w	r6, r3, r6
  86:	2d00      	cmp	r5, #0
  88:	bf58      	it	pl
  8a:	fa23 f605 	lsrpl.w	r6, r3, r5
  8e:	2800      	cmp	r0, #0
  90:	f04f 0000 	mov.w	r0, #0
  94:	fa23 f304 	lsr.w	r3, r3, r4
  98:	bf58      	it	pl
  9a:	2000      	movpl	r0, #0
  9c:	2c40      	cmp	r4, #64	; 0x40
  9e:	bf28      	it	cs
  a0:	4630      	movcs	r0, r6
  a2:	2c00      	cmp	r4, #0
  a4:	bf08      	it	eq
  a6:	4620      	moveq	r0, r4
  a8:	f1b8 0f00 	cmp.w	r8, #0
  ac:	bf58      	it	pl
  ae:	2300      	movpl	r3, #0
  b0:	2c40      	cmp	r4, #64	; 0x40
  b2:	bf28      	it	cs
  b4:	4673      	movcs	r3, lr
  b6:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
  ba:	dd10      	ble.n	de <compiler_builtins::float::conv::__fixsfti+0xde>
  bc:	f85d 8b04 	ldr.w	r8, [sp], #4
  c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  c2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  c6:	d8a6      	bhi.n	16 <compiler_builtins::float::conv::__fixsfti+0x16>
  c8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
  cc:	ea80 73ec 	eor.w	r3, r0, ip, asr #31
  d0:	ea6f 70ec 	mvn.w	r0, ip, asr #31
  d4:	4601      	mov	r1, r0
  d6:	4602      	mov	r2, r0
  d8:	f85d 8b04 	ldr.w	r8, [sp], #4
  dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  de:	4240      	negs	r0, r0
  e0:	eb7e 0101 	sbcs.w	r1, lr, r1
  e4:	eb7e 0202 	sbcs.w	r2, lr, r2
  e8:	eb6e 0303 	sbc.w	r3, lr, r3
  ec:	f85d 8b04 	ldr.w	r8, [sp], #4
  f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::__fixdfsi:

00000000 <compiler_builtins::float::conv::__fixdfsi>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	2300      	movs	r3, #0
   6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   e:	429a      	cmp	r2, r3
  10:	d320      	bcc.n	54 <compiler_builtins::float::conv::__fixdfsi+0x54>
  12:	2300      	movs	r3, #0
  14:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
  18:	429a      	cmp	r2, r3
  1a:	d20f      	bcs.n	3c <compiler_builtins::float::conv::__fixdfsi+0x3c>
  1c:	221e      	movs	r2, #30
  1e:	0d40      	lsrs	r0, r0, #21
  20:	eba2 5211 	sub.w	r2, r2, r1, lsr #20
  24:	ea40 20c1 	orr.w	r0, r0, r1, lsl #11
  28:	f002 021f 	and.w	r2, r2, #31
  2c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
  30:	2900      	cmp	r1, #0
  32:	fa20 f002 	lsr.w	r0, r0, r2
  36:	bf48      	it	mi
  38:	4240      	negmi	r0, r0
  3a:	4770      	bx	lr
  3c:	2300      	movs	r3, #0
  3e:	3801      	subs	r0, #1
  40:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  44:	eb72 0003 	sbcs.w	r0, r2, r3
  48:	bf3e      	ittt	cc
  4a:	f06f 4000 	mvncc.w	r0, #2147483648	; 0x80000000
  4e:	ea80 70e1 	eorcc.w	r0, r0, r1, asr #31
  52:	4770      	bxcc	lr
  54:	2000      	movs	r0, #0
  56:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixdfdi:

00000000 <compiler_builtins::float::conv::__fixdfdi>:
   0:	ec52 0b10 	vmov	r0, r2, d0
   4:	2300      	movs	r3, #0
   6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   a:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
   e:	4299      	cmp	r1, r3
  10:	d338      	bcc.n	84 <compiler_builtins::float::conv::__fixdfdi+0x84>
  12:	2300      	movs	r3, #0
  14:	f2c4 33e0 	movt	r3, #17376	; 0x43e0
  18:	4299      	cmp	r1, r3
  1a:	d225      	bcs.n	68 <compiler_builtins::float::conv::__fixdfdi+0x68>
  1c:	b580      	push	{r7, lr}
  1e:	466f      	mov	r7, sp
  20:	233e      	movs	r3, #62	; 0x3e
  22:	02d1      	lsls	r1, r2, #11
  24:	eba3 5312 	sub.w	r3, r3, r2, lsr #20
  28:	ea41 5150 	orr.w	r1, r1, r0, lsr #21
  2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  30:	02c0      	lsls	r0, r0, #11
  32:	f041 4c00 	orr.w	ip, r1, #2147483648	; 0x80000000
  36:	f1c3 0120 	rsb	r1, r3, #32
  3a:	40d8      	lsrs	r0, r3
  3c:	fa0c f101 	lsl.w	r1, ip, r1
  40:	ea40 0e01 	orr.w	lr, r0, r1
  44:	f1b3 0020 	subs.w	r0, r3, #32
  48:	fa2c f303 	lsr.w	r3, ip, r3
  4c:	bf58      	it	pl
  4e:	fa2c fe00 	lsrpl.w	lr, ip, r0
  52:	bf58      	it	pl
  54:	2300      	movpl	r3, #0
  56:	2100      	movs	r1, #0
  58:	f1de 0000 	rsbs	r0, lr, #0
  5c:	4199      	sbcs	r1, r3
  5e:	2a00      	cmp	r2, #0
  60:	bf5c      	itt	pl
  62:	4670      	movpl	r0, lr
  64:	4619      	movpl	r1, r3
  66:	bd80      	pop	{r7, pc}
  68:	2300      	movs	r3, #0
  6a:	3801      	subs	r0, #1
  6c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  70:	eb71 0003 	sbcs.w	r0, r1, r3
  74:	bf3f      	itttt	cc
  76:	f06f 4000 	mvncc.w	r0, #2147483648	; 0x80000000
  7a:	ea80 71e2 	eorcc.w	r1, r0, r2, asr #31
  7e:	ea6f 70e2 	mvncc.w	r0, r2, asr #31
  82:	4770      	bxcc	lr
  84:	2000      	movs	r0, #0
  86:	2100      	movs	r1, #0
  88:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::__fixdfti:

00000000 <compiler_builtins::float::conv::__fixdfti>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	ec5c 0b10 	vmov	r0, ip, d0
   c:	2200      	movs	r2, #0
   e:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
  12:	f02c 4100 	bic.w	r1, ip, #2147483648	; 0x80000000
  16:	4291      	cmp	r1, r2
  18:	d204      	bcs.n	24 <compiler_builtins::float::conv::__fixdfti+0x24>
  1a:	2000      	movs	r0, #0
  1c:	2100      	movs	r1, #0
  1e:	2200      	movs	r2, #0
  20:	2300      	movs	r3, #0
  22:	e067      	b.n	f4 <compiler_builtins::float::conv::__fixdfti+0xf4>
  24:	2200      	movs	r2, #0
  26:	f2c4 72e0 	movt	r2, #18400	; 0x47e0
  2a:	4291      	cmp	r1, r2
  2c:	d265      	bcs.n	fa <compiler_builtins::float::conv::__fixdfti+0xfa>
  2e:	ea4f 21cc 	mov.w	r1, ip, lsl #11
  32:	02c6      	lsls	r6, r0, #11
  34:	ea41 5150 	orr.w	r1, r1, r0, lsr #21
  38:	f04f 0800 	mov.w	r8, #0
  3c:	f041 4300 	orr.w	r3, r1, #2147483648	; 0x80000000
  40:	217e      	movs	r1, #126	; 0x7e
  42:	eba1 511c 	sub.w	r1, r1, ip, lsr #20
  46:	f001 0e7f 	and.w	lr, r1, #127	; 0x7f
  4a:	f1ce 0120 	rsb	r1, lr, #32
  4e:	f1ae 0a40 	sub.w	sl, lr, #64	; 0x40
  52:	fa26 f00e 	lsr.w	r0, r6, lr
  56:	f1be 0920 	subs.w	r9, lr, #32
  5a:	fa03 f201 	lsl.w	r2, r3, r1
  5e:	f1ce 0440 	rsb	r4, lr, #64	; 0x40
  62:	ea42 0200 	orr.w	r2, r2, r0
  66:	f1ce 0060 	rsb	r0, lr, #96	; 0x60
  6a:	bf58      	it	pl
  6c:	fa23 f209 	lsrpl.w	r2, r3, r9
  70:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  74:	fa03 f000 	lsl.w	r0, r3, r0
  78:	fa26 f50a 	lsr.w	r5, r6, sl
  7c:	bf28      	it	cs
  7e:	4642      	movcs	r2, r8
  80:	4305      	orrs	r5, r0
  82:	f1be 0b60 	subs.w	fp, lr, #96	; 0x60
  86:	fa06 f004 	lsl.w	r0, r6, r4
  8a:	bf58      	it	pl
  8c:	fa23 f50b 	lsrpl.w	r5, r3, fp
  90:	2900      	cmp	r1, #0
  92:	bf58      	it	pl
  94:	2000      	movpl	r0, #0
  96:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  9a:	bf28      	it	cs
  9c:	4628      	movcs	r0, r5
  9e:	fa03 f504 	lsl.w	r5, r3, r4
  a2:	f1c4 0420 	rsb	r4, r4, #32
  a6:	f1be 0f00 	cmp.w	lr, #0
  aa:	bf08      	it	eq
  ac:	4670      	moveq	r0, lr
  ae:	2900      	cmp	r1, #0
  b0:	fa26 f404 	lsr.w	r4, r6, r4
  b4:	ea44 0405 	orr.w	r4, r4, r5
  b8:	bf58      	it	pl
  ba:	fa06 f401 	lslpl.w	r4, r6, r1
  be:	fa23 f10a 	lsr.w	r1, r3, sl
  c2:	f1bb 0f00 	cmp.w	fp, #0
  c6:	bf58      	it	pl
  c8:	2100      	movpl	r1, #0
  ca:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  ce:	bf38      	it	cc
  d0:	4621      	movcc	r1, r4
  d2:	f1be 0f00 	cmp.w	lr, #0
  d6:	bf08      	it	eq
  d8:	4671      	moveq	r1, lr
  da:	fa23 f30e 	lsr.w	r3, r3, lr
  de:	f1b9 0f00 	cmp.w	r9, #0
  e2:	bf58      	it	pl
  e4:	2300      	movpl	r3, #0
  e6:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  ea:	bf28      	it	cs
  ec:	4643      	movcs	r3, r8
  ee:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
  f2:	dd14      	ble.n	11e <compiler_builtins::float::conv::__fixdfti+0x11e>
  f4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  fa:	2200      	movs	r2, #0
  fc:	3801      	subs	r0, #1
  fe:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 102:	eb71 0002 	sbcs.w	r0, r1, r2
 106:	d288      	bcs.n	1a <compiler_builtins::float::conv::__fixdfti+0x1a>
 108:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 10c:	ea80 73ec 	eor.w	r3, r0, ip, asr #31
 110:	ea6f 70ec 	mvn.w	r0, ip, asr #31
 114:	4601      	mov	r1, r0
 116:	4602      	mov	r2, r0
 118:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 11c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 11e:	4240      	negs	r0, r0
 120:	eb78 0101 	sbcs.w	r1, r8, r1
 124:	eb78 0202 	sbcs.w	r2, r8, r2
 128:	eb68 0303 	sbc.w	r3, r8, r3
 12c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 130:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.17.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::leading_zeros::__clzsi2:

00000000 <compiler_builtins::int::leading_zeros::__clzsi2>:
   0:	f7ff bffe 	b.w	0 <__clzsi2>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.170.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_ul2f:

00000000 <__aeabi_ul2f>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	fab0 f280 	clz	r2, r0
   8:	2900      	cmp	r1, #0
   a:	f102 0e20 	add.w	lr, r2, #32
   e:	bf18      	it	ne
  10:	fab1 fe81 	clzne	lr, r1
  14:	f00e 043f 	and.w	r4, lr, #63	; 0x3f
  18:	f1c4 0220 	rsb	r2, r4, #32
  1c:	f1b4 0320 	subs.w	r3, r4, #32
  20:	fa01 fc04 	lsl.w	ip, r1, r4
  24:	fa20 f202 	lsr.w	r2, r0, r2
  28:	ea42 020c 	orr.w	r2, r2, ip
  2c:	bf58      	it	pl
  2e:	fa00 f203 	lslpl.w	r2, r0, r3
  32:	fa00 f304 	lsl.w	r3, r0, r4
  36:	bf58      	it	pl
  38:	2300      	movpl	r3, #0
  3a:	0a1c      	lsrs	r4, r3, #8
  3c:	ea44 6402 	orr.w	r4, r4, r2, lsl #24
  40:	b29b      	uxth	r3, r3
  42:	4323      	orrs	r3, r4
  44:	4308      	orrs	r0, r1
  46:	ea4f 74d3 	mov.w	r4, r3, lsr #31
  4a:	ea24 2412 	bic.w	r4, r4, r2, lsr #8
  4e:	eba3 0304 	sub.w	r3, r3, r4
  52:	ea4f 2412 	mov.w	r4, r2, lsr #8
  56:	eba4 54ce 	sub.w	r4, r4, lr, lsl #23
  5a:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  5e:	bf08      	it	eq
  60:	0a14      	lsreq	r4, r2, #8
  62:	eb04 70d3 	add.w	r0, r4, r3, lsr #31
  66:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.171.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__extendsfdf2vfp:

00000000 <__extendsfdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ee10 0a10 	vmov	r0, s0
   8:	f7ff fffe 	bl	0 <__aeabi_f2d>
   c:	ec41 0b10 	vmov	d0, r0, r1
  10:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.172.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_i128_addo:

00000000 <__rust_i128_addo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	e9d7 c902 	ldrd	ip, r9, [r7, #8]
   c:	e9d7 e806 	ldrd	lr, r8, [r7, #24]
  10:	693d      	ldr	r5, [r7, #16]
  12:	eb1e 040c 	adds.w	r4, lr, ip
  16:	6979      	ldr	r1, [r7, #20]
  18:	eb48 0609 	adc.w	r6, r8, r9
  1c:	18ad      	adds	r5, r5, r2
  1e:	4159      	adcs	r1, r3
  20:	f154 0400 	adcs.w	r4, r4, #0
  24:	f146 0600 	adc.w	r6, r6, #0
  28:	1aaa      	subs	r2, r5, r2
  2a:	e9c0 5100 	strd	r5, r1, [r0]
  2e:	4199      	sbcs	r1, r3
  30:	eb74 010c 	sbcs.w	r1, r4, ip
  34:	e9c0 4602 	strd	r4, r6, [r0, #8]
  38:	eb76 0109 	sbcs.w	r1, r6, r9
  3c:	f04f 0200 	mov.w	r2, #0
  40:	f04f 0100 	mov.w	r1, #0
  44:	bfb8      	it	lt
  46:	2101      	movlt	r1, #1
  48:	f1b8 0f00 	cmp.w	r8, #0
  4c:	bf48      	it	mi
  4e:	2201      	movmi	r2, #1
  50:	4051      	eors	r1, r2
  52:	7401      	strb	r1, [r0, #16]
  54:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  58:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.173.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::mul::UMulo::mulo:

00000000 <compiler_builtins::int::mul::UMulo::mulo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	e9d7 4e02 	ldrd	r4, lr, [r7, #8]
   e:	2601      	movs	r6, #1
  10:	e9d7 8c06 	ldrd	r8, ip, [r7, #24]
  14:	e9d7 b504 	ldrd	fp, r5, [r7, #16]
  18:	1e61      	subs	r1, r4, #1
  1a:	f17e 0100 	sbcs.w	r1, lr, #0
  1e:	d263      	bcs.n	e8 <compiler_builtins::int::mul::UMulo::mulo+0xe8>
  20:	fbab 1902 	umull	r1, r9, fp, r2
  24:	f04f 0c00 	mov.w	ip, #0
  28:	9001      	str	r0, [sp, #4]
  2a:	4658      	mov	r0, fp
  2c:	fbe5 9c02 	umlal	r9, ip, r5, r2
  30:	f04f 0a00 	mov.w	sl, #0
  34:	9102      	str	r1, [sp, #8]
  36:	4671      	mov	r1, lr
  38:	fbab 8e03 	umull	r8, lr, fp, r3
  3c:	46a3      	mov	fp, r4
  3e:	eb18 0409 	adds.w	r4, r8, r9
  42:	46a8      	mov	r8, r5
  44:	4664      	mov	r4, ip
  46:	eb5c 060e 	adcs.w	r6, ip, lr
  4a:	fbe0 9403 	umlal	r9, r4, r0, r3
  4e:	f14a 0600 	adc.w	r6, sl, #0
  52:	468e      	mov	lr, r1
  54:	f8d7 c01c 	ldr.w	ip, [r7, #28]
  58:	fbe5 4603 	umlal	r4, r6, r5, r3
  5c:	fbab 5100 	umull	r5, r1, fp, r0
  60:	fb0b 1108 	mla	r1, fp, r8, r1
  64:	1964      	adds	r4, r4, r5
  66:	69bd      	ldr	r5, [r7, #24]
  68:	fb0e 1100 	mla	r1, lr, r0, r1
  6c:	f04f 0001 	mov.w	r0, #1
  70:	414e      	adcs	r6, r1
  72:	1a29      	subs	r1, r5, r0
  74:	f17c 0100 	sbcs.w	r1, ip, #0
  78:	d333      	bcc.n	e2 <compiler_builtins::int::mul::UMulo::mulo+0xe2>
  7a:	fba5 e102 	umull	lr, r1, r5, r2
  7e:	4628      	mov	r0, r5
  80:	2500      	movs	r5, #0
  82:	46e3      	mov	fp, ip
  84:	fbec 1502 	umlal	r1, r5, ip, r2
  88:	4684      	mov	ip, r0
  8a:	fba0 2803 	umull	r2, r8, r0, r3
  8e:	1852      	adds	r2, r2, r1
  90:	462a      	mov	r2, r5
  92:	eb55 0508 	adcs.w	r5, r5, r8
  96:	fbe0 1203 	umlal	r1, r2, r0, r3
  9a:	68b8      	ldr	r0, [r7, #8]
  9c:	f14a 0500 	adc.w	r5, sl, #0
  a0:	fbeb 2503 	umlal	r2, r5, fp, r3
  a4:	fba0 830c 	umull	r8, r3, r0, ip
  a8:	fb00 330b 	mla	r3, r0, fp, r3
  ac:	68f8      	ldr	r0, [r7, #12]
  ae:	eb12 0208 	adds.w	r2, r2, r8
  b2:	fb00 330c 	mla	r3, r0, ip, r3
  b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  ba:	416b      	adcs	r3, r5
  bc:	ebb0 050e 	subs.w	r5, r0, lr
  c0:	eb70 0501 	sbcs.w	r5, r0, r1
  c4:	eb7a 0202 	sbcs.w	r2, sl, r2
  c8:	eb7a 0203 	sbcs.w	r2, sl, r3
  cc:	f04f 0200 	mov.w	r2, #0
  d0:	bf38      	it	cc
  d2:	2201      	movcc	r2, #1
  d4:	eb14 040e 	adds.w	r4, r4, lr
  d8:	414e      	adcs	r6, r1
  da:	f14a 0100 	adc.w	r1, sl, #0
  de:	ea41 0a02 	orr.w	sl, r1, r2
  e2:	e9dd 0c01 	ldrd	r0, ip, [sp, #4]
  e6:	e085      	b.n	1f4 <compiler_builtins::int::mul::UMulo::mulo+0x1f4>
  e8:	ebb8 0106 	subs.w	r1, r8, r6
  ec:	f17c 0100 	sbcs.w	r1, ip, #0
  f0:	d253      	bcs.n	19a <compiler_builtins::int::mul::UMulo::mulo+0x19a>
  f2:	fba2 190b 	umull	r1, r9, r2, fp
  f6:	46aa      	mov	sl, r5
  f8:	2500      	movs	r5, #0
  fa:	fbe3 950b 	umlal	r9, r5, r3, fp
  fe:	9102      	str	r1, [sp, #8]
 100:	fba2 640a 	umull	r6, r4, r2, sl
 104:	4629      	mov	r1, r5
 106:	eb16 0609 	adds.w	r6, r6, r9
 10a:	fbe2 910a 	umlal	r9, r1, r2, sl
 10e:	eb55 0604 	adcs.w	r6, r5, r4
 112:	f04f 0400 	mov.w	r4, #0
 116:	f144 0600 	adc.w	r6, r4, #0
 11a:	fba8 5402 	umull	r5, r4, r8, r2
 11e:	fbe3 160a 	umlal	r1, r6, r3, sl
 122:	fb08 4303 	mla	r3, r8, r3, r4
 126:	1949      	adds	r1, r1, r5
 128:	f04f 0500 	mov.w	r5, #0
 12c:	fb0c 3202 	mla	r2, ip, r2, r3
 130:	68bb      	ldr	r3, [r7, #8]
 132:	9101      	str	r1, [sp, #4]
 134:	fba3 410a 	umull	r4, r1, r3, sl
 138:	eb46 0802 	adc.w	r8, r6, r2
 13c:	fba3 c60b 	umull	ip, r6, r3, fp
 140:	fbee 650b 	umlal	r6, r5, lr, fp
 144:	f04f 0b00 	mov.w	fp, #0
 148:	19a4      	adds	r4, r4, r6
 14a:	462c      	mov	r4, r5
 14c:	4169      	adcs	r1, r5
 14e:	fbe3 640a 	umlal	r6, r4, r3, sl
 152:	69bd      	ldr	r5, [r7, #24]
 154:	f14b 0100 	adc.w	r1, fp, #0
 158:	fbee 410a 	umlal	r4, r1, lr, sl
 15c:	fba5 a203 	umull	sl, r2, r5, r3
 160:	fb05 220e 	mla	r2, r5, lr, r2
 164:	69fd      	ldr	r5, [r7, #28]
 166:	eb14 040a 	adds.w	r4, r4, sl
 16a:	fb05 2203 	mla	r2, r5, r3, r2
 16e:	4151      	adcs	r1, r2
 170:	4262      	negs	r2, r4
 172:	eb7b 0101 	sbcs.w	r1, fp, r1
 176:	f04f 0200 	mov.w	r2, #0
 17a:	f04f 0100 	mov.w	r1, #0
 17e:	bf38      	it	cc
 180:	2101      	movcc	r1, #1
 182:	9b01      	ldr	r3, [sp, #4]
 184:	eb13 040c 	adds.w	r4, r3, ip
 188:	f8dd c008 	ldr.w	ip, [sp, #8]
 18c:	eb56 0608 	adcs.w	r6, r6, r8
 190:	f142 0200 	adc.w	r2, r2, #0
 194:	ea42 0a01 	orr.w	sl, r2, r1
 198:	e02c      	b.n	1f4 <compiler_builtins::int::mul::UMulo::mulo+0x1f4>
 19a:	fbab c902 	umull	ip, r9, fp, r2
 19e:	2600      	movs	r6, #0
 1a0:	46aa      	mov	sl, r5
 1a2:	2100      	movs	r1, #0
 1a4:	fbe5 9602 	umlal	r9, r6, r5, r2
 1a8:	fbab 5403 	umull	r5, r4, fp, r3
 1ac:	eb15 0509 	adds.w	r5, r5, r9
 1b0:	eb56 0504 	adcs.w	r5, r6, r4
 1b4:	fbeb 9603 	umlal	r9, r6, fp, r3
 1b8:	f141 0100 	adc.w	r1, r1, #0
 1bc:	fbea 6103 	umlal	r6, r1, sl, r3
 1c0:	f8d7 a01c 	ldr.w	sl, [r7, #28]
 1c4:	fba2 5408 	umull	r5, r4, r2, r8
 1c8:	fb02 420a 	mla	r2, r2, sl, r4
 1cc:	f04f 0a01 	mov.w	sl, #1
 1d0:	9502      	str	r5, [sp, #8]
 1d2:	697d      	ldr	r5, [r7, #20]
 1d4:	fb03 2208 	mla	r2, r3, r8, r2
 1d8:	f8d7 8008 	ldr.w	r8, [r7, #8]
 1dc:	fba8 340b 	umull	r3, r4, r8, fp
 1e0:	fb08 4405 	mla	r4, r8, r5, r4
 1e4:	9d02      	ldr	r5, [sp, #8]
 1e6:	195b      	adds	r3, r3, r5
 1e8:	fb0e 440b 	mla	r4, lr, fp, r4
 1ec:	4162      	adcs	r2, r4
 1ee:	18f4      	adds	r4, r6, r3
 1f0:	eb41 0602 	adc.w	r6, r1, r2
 1f4:	f8c0 c000 	str.w	ip, [r0]
 1f8:	f880 a010 	strb.w	sl, [r0, #16]
 1fc:	e9c0 9401 	strd	r9, r4, [r0, #4]
 200:	60c6      	str	r6, [r0, #12]
 202:	b003      	add	sp, #12
 204:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 208:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__muldi3:

00000000 <compiler_builtins::int::mul::__muldi3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4351      	muls	r1, r2
   a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   e:	fa1f fc80 	uxth.w	ip, r0
  12:	0c05      	lsrs	r5, r0, #16
  14:	b292      	uxth	r2, r2
  16:	fb02 f605 	mul.w	r6, r2, r5
  1a:	fb0e f40c 	mul.w	r4, lr, ip
  1e:	fb02 f20c 	mul.w	r2, r2, ip
  22:	f04f 0c00 	mov.w	ip, #0
  26:	fb03 1100 	mla	r1, r3, r0, r1
  2a:	1930      	adds	r0, r6, r4
  2c:	fb0e f505 	mul.w	r5, lr, r5
  30:	f14c 0300 	adc.w	r3, ip, #0
  34:	041b      	lsls	r3, r3, #16
  36:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
  3a:	eb12 4000 	adds.w	r0, r2, r0, lsl #16
  3e:	eb45 0203 	adc.w	r2, r5, r3
  42:	4411      	add	r1, r2
  44:	f85d bb04 	ldr.w	fp, [sp], #4
  48:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__multi3:

00000000 <compiler_builtins::int::mul::__multi3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	e9d7 9802 	ldrd	r9, r8, [r7, #8]
   e:	f04f 0e00 	mov.w	lr, #0
  12:	fba8 6400 	umull	r6, r4, r8, r0
  16:	fba9 5c01 	umull	r5, ip, r9, r1
  1a:	19ad      	adds	r5, r5, r6
  1c:	4625      	mov	r5, r4
  1e:	eb54 040c 	adcs.w	r4, r4, ip
  22:	fbe9 6501 	umlal	r6, r5, r9, r1
  26:	f14e 0a00 	adc.w	sl, lr, #0
  2a:	fba9 c400 	umull	ip, r4, r9, r0
  2e:	eb14 0e06 	adds.w	lr, r4, r6
  32:	fba8 4601 	umull	r4, r6, r8, r1
  36:	eb54 0b05 	adcs.w	fp, r4, r5
  3a:	eb4a 0a06 	adc.w	sl, sl, r6
  3e:	fba9 6402 	umull	r6, r4, r9, r2
  42:	fb09 4303 	mla	r3, r9, r3, r4
  46:	fb08 3202 	mla	r2, r8, r2, r3
  4a:	693b      	ldr	r3, [r7, #16]
  4c:	fba3 4500 	umull	r4, r5, r3, r0
  50:	fb03 5101 	mla	r1, r3, r1, r5
  54:	697b      	ldr	r3, [r7, #20]
  56:	fb03 1000 	mla	r0, r3, r0, r1
  5a:	19a1      	adds	r1, r4, r6
  5c:	4150      	adcs	r0, r2
  5e:	eb1b 0201 	adds.w	r2, fp, r1
  62:	eb4a 0300 	adc.w	r3, sl, r0
  66:	4660      	mov	r0, ip
  68:	4671      	mov	r1, lr
  6a:	b001      	add	sp, #4
  6c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  70:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__mulosi4:

00000000 <compiler_builtins::int::mul::__mulosi4>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	f04f 0c00 	mov.w	ip, #0
   8:	b1e8      	cbz	r0, 46 <compiler_builtins::int::mul::__mulosi4+0x46>
   a:	4603      	mov	r3, r0
   c:	2900      	cmp	r1, #0
   e:	f04f 0000 	mov.w	r0, #0
  12:	d03f      	beq.n	94 <compiler_builtins::int::mul::__mulosi4+0x94>
  14:	468c      	mov	ip, r1
  16:	469e      	mov	lr, r3
  18:	bf48      	it	mi
  1a:	f1c1 0c00 	rsbmi	ip, r1, #0
  1e:	2b00      	cmp	r3, #0
  20:	ea81 0403 	eor.w	r4, r1, r3
  24:	bf48      	it	mi
  26:	f1c3 0e00 	rsbmi	lr, r3, #0
  2a:	ea5f 401e 	movs.w	r0, lr, lsr #16
  2e:	d00e      	beq.n	4e <compiler_builtins::int::mul::__mulosi4+0x4e>
  30:	f5bc 3f80 	cmp.w	ip, #65536	; 0x10000
  34:	d220      	bcs.n	78 <compiler_builtins::int::mul::__mulosi4+0x78>
  36:	fb0c f100 	mul.w	r1, ip, r0
  3a:	fa1f f08e 	uxth.w	r0, lr
  3e:	2300      	movs	r3, #0
  40:	fb0c f000 	mul.w	r0, ip, r0
  44:	e00f      	b.n	66 <compiler_builtins::int::mul::__mulosi4+0x66>
  46:	2000      	movs	r0, #0
  48:	f8c2 c000 	str.w	ip, [r2]
  4c:	bdd0      	pop	{r4, r6, r7, pc}
  4e:	fa1f f08c 	uxth.w	r0, ip
  52:	2300      	movs	r3, #0
  54:	fb00 f00e 	mul.w	r0, r0, lr
  58:	f5bc 3f80 	cmp.w	ip, #65536	; 0x10000
  5c:	d30f      	bcc.n	7e <compiler_builtins::int::mul::__mulosi4+0x7e>
  5e:	ea4f 411c 	mov.w	r1, ip, lsr #16
  62:	fb01 f10e 	mul.w	r1, r1, lr
  66:	eb10 4001 	adds.w	r0, r0, r1, lsl #16
  6a:	f143 0300 	adc.w	r3, r3, #0
  6e:	0c09      	lsrs	r1, r1, #16
  70:	bf18      	it	ne
  72:	2101      	movne	r1, #1
  74:	430b      	orrs	r3, r1
  76:	e002      	b.n	7e <compiler_builtins::int::mul::__mulosi4+0x7e>
  78:	fb0c f00e 	mul.w	r0, ip, lr
  7c:	2301      	movs	r3, #1
  7e:	2c00      	cmp	r4, #0
  80:	bf48      	it	mi
  82:	4240      	negmi	r0, r0
  84:	ea90 0104 	eors.w	r1, r0, r4
  88:	f04f 0100 	mov.w	r1, #0
  8c:	bf48      	it	mi
  8e:	2101      	movmi	r1, #1
  90:	ea43 0c01 	orr.w	ip, r3, r1
  94:	f8c2 c000 	str.w	ip, [r2]
  98:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__mulodi4:

00000000 <compiler_builtins::int::mul::__mulodi4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f8d7 8008 	ldr.w	r8, [r7, #8]
   c:	4684      	mov	ip, r0
   e:	4308      	orrs	r0, r1
  10:	f04f 0400 	mov.w	r4, #0
  14:	d027      	beq.n	66 <compiler_builtins::int::mul::__mulodi4+0x66>
  16:	ea52 0003 	orrs.w	r0, r2, r3
  1a:	f04f 0e00 	mov.w	lr, #0
  1e:	f04f 0000 	mov.w	r0, #0
  22:	d023      	beq.n	6c <compiler_builtins::int::mul::__mulodi4+0x6c>
  24:	ea82 70e3 	eor.w	r0, r2, r3, asr #31
  28:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
  2c:	ebb0 74e3 	subs.w	r4, r0, r3, asr #31
  30:	eb62 70e3 	sbc.w	r0, r2, r3, asr #31
  34:	ea8c 72e1 	eor.w	r2, ip, r1, asr #31
  38:	ebb2 75e1 	subs.w	r5, r2, r1, asr #31
  3c:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
  40:	eb62 76e1 	sbc.w	r6, r2, r1, asr #31
  44:	4059      	eors	r1, r3
  46:	fba4 2305 	umull	r2, r3, r4, r5
  4a:	b1ae      	cbz	r6, 78 <compiler_builtins::int::mul::__mulodi4+0x78>
  4c:	bb30      	cbnz	r0, 9c <compiler_builtins::int::mul::__mulodi4+0x9c>
  4e:	fba4 c406 	umull	ip, r4, r4, r6
  52:	fb00 3305 	mla	r3, r0, r5, r3
  56:	fb00 4006 	mla	r0, r0, r6, r4
  5a:	2600      	movs	r6, #0
  5c:	eb13 030c 	adds.w	r3, r3, ip
  60:	f146 0600 	adc.w	r6, r6, #0
  64:	e014      	b.n	90 <compiler_builtins::int::mul::__mulodi4+0x90>
  66:	2000      	movs	r0, #0
  68:	f04f 0e00 	mov.w	lr, #0
  6c:	f8c8 4000 	str.w	r4, [r8]
  70:	4671      	mov	r1, lr
  72:	f85d 8b04 	ldr.w	r8, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  78:	fb04 3306 	mla	r3, r4, r6, r3
  7c:	2400      	movs	r4, #0
  7e:	b190      	cbz	r0, a6 <compiler_builtins::int::mul::__mulodi4+0xa6>
  80:	fba0 c505 	umull	ip, r5, r0, r5
  84:	fb00 5006 	mla	r0, r0, r6, r5
  88:	eb13 030c 	adds.w	r3, r3, ip
  8c:	f144 0600 	adc.w	r6, r4, #0
  90:	2800      	cmp	r0, #0
  92:	bf18      	it	ne
  94:	2001      	movne	r0, #1
  96:	ea46 0400 	orr.w	r4, r6, r0
  9a:	e004      	b.n	a6 <compiler_builtins::int::mul::__mulodi4+0xa6>
  9c:	fb04 3306 	mla	r3, r4, r6, r3
  a0:	2401      	movs	r4, #1
  a2:	fb00 3305 	mla	r3, r0, r5, r3
  a6:	4250      	negs	r0, r2
  a8:	f04f 0600 	mov.w	r6, #0
  ac:	eb66 0e03 	sbc.w	lr, r6, r3
  b0:	2900      	cmp	r1, #0
  b2:	bf5c      	itt	pl
  b4:	4610      	movpl	r0, r2
  b6:	469e      	movpl	lr, r3
  b8:	ea91 010e 	eors.w	r1, r1, lr
  bc:	bf48      	it	mi
  be:	2601      	movmi	r6, #1
  c0:	4334      	orrs	r4, r6
  c2:	f8c8 4000 	str.w	r4, [r8]
  c6:	4671      	mov	r1, lr
  c8:	f85d 8b04 	ldr.w	r8, [sp], #4
  cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__muloti4:

00000000 <compiler_builtins::int::mul::__muloti4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	4686      	mov	lr, r0
   c:	460c      	mov	r4, r1
   e:	ea41 0003 	orr.w	r0, r1, r3
  12:	ea4e 0102 	orr.w	r1, lr, r2
  16:	4308      	orrs	r0, r1
  18:	f04f 0800 	mov.w	r8, #0
  1c:	d063      	beq.n	e6 <compiler_builtins::int::mul::__muloti4+0xe6>
  1e:	f107 0b08 	add.w	fp, r7, #8
  22:	697e      	ldr	r6, [r7, #20]
  24:	4615      	mov	r5, r2
  26:	2200      	movs	r2, #0
  28:	e89b 0e00 	ldmia.w	fp, {r9, sl, fp}
  2c:	ea4a 0106 	orr.w	r1, sl, r6
  30:	f04f 0c00 	mov.w	ip, #0
  34:	ea49 000b 	orr.w	r0, r9, fp
  38:	4308      	orrs	r0, r1
  3a:	f04f 0100 	mov.w	r1, #0
  3e:	f04f 0000 	mov.w	r0, #0
  42:	f000 8123 	beq.w	28c <compiler_builtins::int::mul::__muloti4+0x28c>
  46:	ea89 70e6 	eor.w	r0, r9, r6, asr #31
  4a:	ea8a 72e6 	eor.w	r2, sl, r6, asr #31
  4e:	ebb0 70e6 	subs.w	r0, r0, r6, asr #31
  52:	ea8b 71e6 	eor.w	r1, fp, r6, asr #31
  56:	eb72 79e6 	sbcs.w	r9, r2, r6, asr #31
  5a:	ea85 72e3 	eor.w	r2, r5, r3, asr #31
  5e:	eb71 7be6 	sbcs.w	fp, r1, r6, asr #31
  62:	ea86 71e6 	eor.w	r1, r6, r6, asr #31
  66:	ea8e 75e3 	eor.w	r5, lr, r3, asr #31
  6a:	eb61 7ae6 	sbc.w	sl, r1, r6, asr #31
  6e:	ebb5 78e3 	subs.w	r8, r5, r3, asr #31
  72:	ea84 71e3 	eor.w	r1, r4, r3, asr #31
  76:	eb71 71e3 	sbcs.w	r1, r1, r3, asr #31
  7a:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
  7e:	eb72 72e3 	sbcs.w	r2, r2, r3, asr #31
  82:	eb65 7ce3 	sbc.w	ip, r5, r3, asr #31
  86:	4073      	eors	r3, r6
  88:	9302      	str	r3, [sp, #8]
  8a:	1e53      	subs	r3, r2, #1
  8c:	f04f 0601 	mov.w	r6, #1
  90:	f17c 0300 	sbcs.w	r3, ip, #0
  94:	d22d      	bcs.n	f2 <compiler_builtins::int::mul::__muloti4+0xf2>
  96:	fba0 3408 	umull	r3, r4, r0, r8
  9a:	2500      	movs	r5, #0
  9c:	fba0 6e01 	umull	r6, lr, r0, r1
  a0:	9301      	str	r3, [sp, #4]
  a2:	2300      	movs	r3, #0
  a4:	fbe9 4308 	umlal	r4, r3, r9, r8
  a8:	1936      	adds	r6, r6, r4
  aa:	461e      	mov	r6, r3
  ac:	eb53 030e 	adcs.w	r3, r3, lr
  b0:	f145 0300 	adc.w	r3, r5, #0
  b4:	fba2 e500 	umull	lr, r5, r2, r0
  b8:	fbe0 4601 	umlal	r4, r6, r0, r1
  bc:	fb02 5509 	mla	r5, r2, r9, r5
  c0:	fbe9 6301 	umlal	r6, r3, r9, r1
  c4:	fb0c 5000 	mla	r0, ip, r0, r5
  c8:	eb16 060e 	adds.w	r6, r6, lr
  cc:	eb43 0e00 	adc.w	lr, r3, r0
  d0:	2001      	movs	r0, #1
  d2:	ebbb 0000 	subs.w	r0, fp, r0
  d6:	f17a 0000 	sbcs.w	r0, sl, #0
  da:	d25d      	bcs.n	198 <compiler_builtins::int::mul::__muloti4+0x198>
  dc:	f8dd 9004 	ldr.w	r9, [sp, #4]
  e0:	f04f 0800 	mov.w	r8, #0
  e4:	e0bb      	b.n	25e <compiler_builtins::int::mul::__muloti4+0x25e>
  e6:	2000      	movs	r0, #0
  e8:	2100      	movs	r1, #0
  ea:	2200      	movs	r2, #0
  ec:	f04f 0c00 	mov.w	ip, #0
  f0:	e0cc      	b.n	28c <compiler_builtins::int::mul::__muloti4+0x28c>
  f2:	ebbb 0306 	subs.w	r3, fp, r6
  f6:	f17a 0300 	sbcs.w	r3, sl, #0
  fa:	f080 8087 	bcs.w	20c <compiler_builtins::int::mul::__muloti4+0x20c>
  fe:	fba8 3400 	umull	r3, r4, r8, r0
 102:	2500      	movs	r5, #0
 104:	fbe1 4500 	umlal	r4, r5, r1, r0
 108:	9301      	str	r3, [sp, #4]
 10a:	fba8 6e09 	umull	r6, lr, r8, r9
 10e:	462b      	mov	r3, r5
 110:	1936      	adds	r6, r6, r4
 112:	fbe8 4309 	umlal	r4, r3, r8, r9
 116:	eb55 060e 	adcs.w	r6, r5, lr
 11a:	f04f 0600 	mov.w	r6, #0
 11e:	fbab e508 	umull	lr, r5, fp, r8
 122:	f146 0600 	adc.w	r6, r6, #0
 126:	fbe1 3609 	umlal	r3, r6, r1, r9
 12a:	fb0b 5101 	mla	r1, fp, r1, r5
 12e:	fb0a 1108 	mla	r1, sl, r8, r1
 132:	eb13 080e 	adds.w	r8, r3, lr
 136:	fba2 e500 	umull	lr, r5, r2, r0
 13a:	4171      	adcs	r1, r6
 13c:	9100      	str	r1, [sp, #0]
 13e:	2100      	movs	r1, #0
 140:	fbec 5100 	umlal	r5, r1, ip, r0
 144:	fba2 0309 	umull	r0, r3, r2, r9
 148:	1940      	adds	r0, r0, r5
 14a:	4608      	mov	r0, r1
 14c:	4159      	adcs	r1, r3
 14e:	fbab 3602 	umull	r3, r6, fp, r2
 152:	f04f 0100 	mov.w	r1, #0
 156:	f141 0100 	adc.w	r1, r1, #0
 15a:	fbe2 5009 	umlal	r5, r0, r2, r9
 15e:	fb0b 660c 	mla	r6, fp, ip, r6
 162:	fbec 0109 	umlal	r0, r1, ip, r9
 166:	f8dd 9004 	ldr.w	r9, [sp, #4]
 16a:	fb0a 6202 	mla	r2, sl, r2, r6
 16e:	18c0      	adds	r0, r0, r3
 170:	4151      	adcs	r1, r2
 172:	4240      	negs	r0, r0
 174:	f04f 0200 	mov.w	r2, #0
 178:	eb72 0001 	sbcs.w	r0, r2, r1
 17c:	f04f 0000 	mov.w	r0, #0
 180:	bf38      	it	cc
 182:	2001      	movcc	r0, #1
 184:	9900      	ldr	r1, [sp, #0]
 186:	eb18 060e 	adds.w	r6, r8, lr
 18a:	eb51 0e05 	adcs.w	lr, r1, r5
 18e:	f142 0100 	adc.w	r1, r2, #0
 192:	ea41 0800 	orr.w	r8, r1, r0
 196:	e062      	b.n	25e <compiler_builtins::int::mul::__muloti4+0x25e>
 198:	fbab 9008 	umull	r9, r0, fp, r8
 19c:	4653      	mov	r3, sl
 19e:	2500      	movs	r5, #0
 1a0:	fbe3 0508 	umlal	r0, r5, r3, r8
 1a4:	fbab 3801 	umull	r3, r8, fp, r1
 1a8:	181b      	adds	r3, r3, r0
 1aa:	462b      	mov	r3, r5
 1ac:	eb55 0508 	adcs.w	r5, r5, r8
 1b0:	fbeb 0301 	umlal	r0, r3, fp, r1
 1b4:	f04f 0500 	mov.w	r5, #0
 1b8:	f145 0500 	adc.w	r5, r5, #0
 1bc:	fbea 3501 	umlal	r3, r5, sl, r1
 1c0:	fba2 810b 	umull	r8, r1, r2, fp
 1c4:	fb02 110a 	mla	r1, r2, sl, r1
 1c8:	eb13 0208 	adds.w	r2, r3, r8
 1cc:	fb0c 110b 	mla	r1, ip, fp, r1
 1d0:	4169      	adcs	r1, r5
 1d2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 1d6:	ebb5 0309 	subs.w	r3, r5, r9
 1da:	eb75 0300 	sbcs.w	r3, r5, r0
 1de:	f04f 0300 	mov.w	r3, #0
 1e2:	eb73 0202 	sbcs.w	r2, r3, r2
 1e6:	eb73 0101 	sbcs.w	r1, r3, r1
 1ea:	f04f 0200 	mov.w	r2, #0
 1ee:	f04f 0100 	mov.w	r1, #0
 1f2:	bf38      	it	cc
 1f4:	2101      	movcc	r1, #1
 1f6:	eb16 0609 	adds.w	r6, r6, r9
 1fa:	eb5e 0e00 	adcs.w	lr, lr, r0
 1fe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 202:	f142 0000 	adc.w	r0, r2, #0
 206:	ea40 0801 	orr.w	r8, r0, r1
 20a:	e028      	b.n	25e <compiler_builtins::int::mul::__muloti4+0x25e>
 20c:	fba0 3408 	umull	r3, r4, r0, r8
 210:	2600      	movs	r6, #0
 212:	f04f 0e00 	mov.w	lr, #0
 216:	fbe9 4608 	umlal	r4, r6, r9, r8
 21a:	9301      	str	r3, [sp, #4]
 21c:	fba0 5301 	umull	r5, r3, r0, r1
 220:	192d      	adds	r5, r5, r4
 222:	4173      	adcs	r3, r6
 224:	fbe0 4601 	umlal	r4, r6, r0, r1
 228:	f14e 0300 	adc.w	r3, lr, #0
 22c:	fba8 e50b 	umull	lr, r5, r8, fp
 230:	fb08 550a 	mla	r5, r8, sl, r5
 234:	fbe9 6301 	umlal	r6, r3, r9, r1
 238:	fb01 580b 	mla	r8, r1, fp, r5
 23c:	fba2 5100 	umull	r5, r1, r2, r0
 240:	fb02 1109 	mla	r1, r2, r9, r1
 244:	f8dd 9004 	ldr.w	r9, [sp, #4]
 248:	fb0c 1000 	mla	r0, ip, r0, r1
 24c:	eb15 010e 	adds.w	r1, r5, lr
 250:	eb40 0008 	adc.w	r0, r0, r8
 254:	1876      	adds	r6, r6, r1
 256:	eb43 0e00 	adc.w	lr, r3, r0
 25a:	f04f 0801 	mov.w	r8, #1
 25e:	f1d9 0000 	rsbs	r0, r9, #0
 262:	f04f 0300 	mov.w	r3, #0
 266:	eb73 0104 	sbcs.w	r1, r3, r4
 26a:	9d02      	ldr	r5, [sp, #8]
 26c:	eb73 0206 	sbcs.w	r2, r3, r6
 270:	eb63 0c0e 	sbc.w	ip, r3, lr
 274:	2d00      	cmp	r5, #0
 276:	bf5f      	itttt	pl
 278:	4621      	movpl	r1, r4
 27a:	4632      	movpl	r2, r6
 27c:	4648      	movpl	r0, r9
 27e:	46f4      	movpl	ip, lr
 280:	ea9c 0605 	eors.w	r6, ip, r5
 284:	bf48      	it	mi
 286:	2301      	movmi	r3, #1
 288:	ea48 0803 	orr.w	r8, r8, r3
 28c:	69bb      	ldr	r3, [r7, #24]
 28e:	f8c3 8000 	str.w	r8, [r3]
 292:	4663      	mov	r3, ip
 294:	b003      	add	sp, #12
 296:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 29a:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__rust_i128_mulo:

00000000 <compiler_builtins::int::mul::__rust_i128_mulo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b085      	sub	sp, #20
   a:	9004      	str	r0, [sp, #16]
   c:	f04f 0c00 	mov.w	ip, #0
  10:	e9d7 0802 	ldrd	r0, r8, [r7, #8]
  14:	ea43 0108 	orr.w	r1, r3, r8
  18:	ea42 0600 	orr.w	r6, r2, r0
  1c:	4331      	orrs	r1, r6
  1e:	d064      	beq.n	ea <compiler_builtins::int::mul::__rust_i128_mulo+0xea>
  20:	f107 0e10 	add.w	lr, r7, #16
  24:	69f9      	ldr	r1, [r7, #28]
  26:	f04f 0a00 	mov.w	sl, #0
  2a:	2600      	movs	r6, #0
  2c:	e89e 4a00 	ldmia.w	lr, {r9, fp, lr}
  30:	ea4b 0501 	orr.w	r5, fp, r1
  34:	ea49 040e 	orr.w	r4, r9, lr
  38:	432c      	orrs	r4, r5
  3a:	f04f 0500 	mov.w	r5, #0
  3e:	f04f 0400 	mov.w	r4, #0
  42:	f000 811e 	beq.w	282 <compiler_builtins::int::mul::__rust_i128_mulo+0x282>
  46:	ea89 75e1 	eor.w	r5, r9, r1, asr #31
  4a:	ea8b 74e1 	eor.w	r4, fp, r1, asr #31
  4e:	ebb5 75e1 	subs.w	r5, r5, r1, asr #31
  52:	ea8e 76e1 	eor.w	r6, lr, r1, asr #31
  56:	eb74 74e1 	sbcs.w	r4, r4, r1, asr #31
  5a:	ea82 72e8 	eor.w	r2, r2, r8, asr #31
  5e:	eb76 7be1 	sbcs.w	fp, r6, r1, asr #31
  62:	ea81 76e1 	eor.w	r6, r1, r1, asr #31
  66:	eb66 79e1 	sbc.w	r9, r6, r1, asr #31
  6a:	ea83 73e8 	eor.w	r3, r3, r8, asr #31
  6e:	ebb2 7ce8 	subs.w	ip, r2, r8, asr #31
  72:	ea80 70e8 	eor.w	r0, r0, r8, asr #31
  76:	eb73 76e8 	sbcs.w	r6, r3, r8, asr #31
  7a:	eb70 7ee8 	sbcs.w	lr, r0, r8, asr #31
  7e:	ea88 70e8 	eor.w	r0, r8, r8, asr #31
  82:	eb60 7ae8 	sbc.w	sl, r0, r8, asr #31
  86:	ea81 0008 	eor.w	r0, r1, r8
  8a:	9003      	str	r0, [sp, #12]
  8c:	f1be 0001 	subs.w	r0, lr, #1
  90:	f04f 0101 	mov.w	r1, #1
  94:	f17a 0000 	sbcs.w	r0, sl, #0
  98:	d22d      	bcs.n	f6 <compiler_builtins::int::mul::__rust_i128_mulo+0xf6>
  9a:	fba5 030c 	umull	r0, r3, r5, ip
  9e:	f04f 0800 	mov.w	r8, #0
  a2:	fba5 2106 	umull	r2, r1, r5, r6
  a6:	9002      	str	r0, [sp, #8]
  a8:	2000      	movs	r0, #0
  aa:	fbe4 300c 	umlal	r3, r0, r4, ip
  ae:	18d2      	adds	r2, r2, r3
  b0:	4602      	mov	r2, r0
  b2:	4148      	adcs	r0, r1
  b4:	f148 0000 	adc.w	r0, r8, #0
  b8:	fbae 8105 	umull	r8, r1, lr, r5
  bc:	fbe5 3206 	umlal	r3, r2, r5, r6
  c0:	fb0e 1104 	mla	r1, lr, r4, r1
  c4:	fbe4 2006 	umlal	r2, r0, r4, r6
  c8:	fb0a 1105 	mla	r1, sl, r5, r1
  cc:	eb12 0208 	adds.w	r2, r2, r8
  d0:	eb40 0801 	adc.w	r8, r0, r1
  d4:	2001      	movs	r0, #1
  d6:	ebbb 0000 	subs.w	r0, fp, r0
  da:	f179 0000 	sbcs.w	r0, r9, #0
  de:	d25b      	bcs.n	198 <compiler_builtins::int::mul::__rust_i128_mulo+0x198>
  e0:	f8dd e008 	ldr.w	lr, [sp, #8]
  e4:	f04f 0c00 	mov.w	ip, #0
  e8:	e0b5      	b.n	256 <compiler_builtins::int::mul::__rust_i128_mulo+0x256>
  ea:	f04f 0a00 	mov.w	sl, #0
  ee:	2600      	movs	r6, #0
  f0:	2400      	movs	r4, #0
  f2:	2500      	movs	r5, #0
  f4:	e0c5      	b.n	282 <compiler_builtins::int::mul::__rust_i128_mulo+0x282>
  f6:	ebbb 0001 	subs.w	r0, fp, r1
  fa:	f179 0000 	sbcs.w	r0, r9, #0
  fe:	f080 8081 	bcs.w	204 <compiler_builtins::int::mul::__rust_i128_mulo+0x204>
 102:	fbac 0305 	umull	r0, r3, ip, r5
 106:	f04f 0800 	mov.w	r8, #0
 10a:	fbac 1204 	umull	r1, r2, ip, r4
 10e:	9002      	str	r0, [sp, #8]
 110:	2000      	movs	r0, #0
 112:	fbe6 3005 	umlal	r3, r0, r6, r5
 116:	18c9      	adds	r1, r1, r3
 118:	4601      	mov	r1, r0
 11a:	4150      	adcs	r0, r2
 11c:	f148 0000 	adc.w	r0, r8, #0
 120:	fbab 820c 	umull	r8, r2, fp, ip
 124:	fbec 3104 	umlal	r3, r1, ip, r4
 128:	fb0b 2206 	mla	r2, fp, r6, r2
 12c:	fbe6 1004 	umlal	r1, r0, r6, r4
 130:	fb09 220c 	mla	r2, r9, ip, r2
 134:	eb18 0801 	adds.w	r8, r8, r1
 138:	eb40 0c02 	adc.w	ip, r0, r2
 13c:	fbae 2605 	umull	r2, r6, lr, r5
 140:	2000      	movs	r0, #0
 142:	fbea 6005 	umlal	r6, r0, sl, r5
 146:	fbae 5104 	umull	r5, r1, lr, r4
 14a:	19ad      	adds	r5, r5, r6
 14c:	4605      	mov	r5, r0
 14e:	4148      	adcs	r0, r1
 150:	fbee 6504 	umlal	r6, r5, lr, r4
 154:	f04f 0000 	mov.w	r0, #0
 158:	f140 0000 	adc.w	r0, r0, #0
 15c:	fbea 5004 	umlal	r5, r0, sl, r4
 160:	fbab 140e 	umull	r1, r4, fp, lr
 164:	fb0b 440a 	mla	r4, fp, sl, r4
 168:	1949      	adds	r1, r1, r5
 16a:	fb09 440e 	mla	r4, r9, lr, r4
 16e:	f8dd e008 	ldr.w	lr, [sp, #8]
 172:	4160      	adcs	r0, r4
 174:	4249      	negs	r1, r1
 176:	f04f 0100 	mov.w	r1, #0
 17a:	eb71 0000 	sbcs.w	r0, r1, r0
 17e:	f04f 0000 	mov.w	r0, #0
 182:	bf38      	it	cc
 184:	2001      	movcc	r0, #1
 186:	eb12 0208 	adds.w	r2, r2, r8
 18a:	eb5c 0806 	adcs.w	r8, ip, r6
 18e:	f141 0100 	adc.w	r1, r1, #0
 192:	ea41 0c00 	orr.w	ip, r1, r0
 196:	e05e      	b.n	256 <compiler_builtins::int::mul::__rust_i128_mulo+0x256>
 198:	fbab 040c 	umull	r0, r4, fp, ip
 19c:	4649      	mov	r1, r9
 19e:	2500      	movs	r5, #0
 1a0:	fbe1 450c 	umlal	r4, r5, r1, ip
 1a4:	9001      	str	r0, [sp, #4]
 1a6:	fbab 0c06 	umull	r0, ip, fp, r6
 1aa:	1900      	adds	r0, r0, r4
 1ac:	4628      	mov	r0, r5
 1ae:	eb55 050c 	adcs.w	r5, r5, ip
 1b2:	fbeb 4006 	umlal	r4, r0, fp, r6
 1b6:	f04f 0c00 	mov.w	ip, #0
 1ba:	f14c 0500 	adc.w	r5, ip, #0
 1be:	fbe1 0506 	umlal	r0, r5, r1, r6
 1c2:	fbae 610b 	umull	r6, r1, lr, fp
 1c6:	fb0e 1109 	mla	r1, lr, r9, r1
 1ca:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 1ce:	1980      	adds	r0, r0, r6
 1d0:	fb0a 110b 	mla	r1, sl, fp, r1
 1d4:	4169      	adcs	r1, r5
 1d6:	9d01      	ldr	r5, [sp, #4]
 1d8:	ebbe 0605 	subs.w	r6, lr, r5
 1dc:	eb7e 0604 	sbcs.w	r6, lr, r4
 1e0:	eb7c 0000 	sbcs.w	r0, ip, r0
 1e4:	eb7c 0001 	sbcs.w	r0, ip, r1
 1e8:	f04f 0000 	mov.w	r0, #0
 1ec:	bf38      	it	cc
 1ee:	2001      	movcc	r0, #1
 1f0:	1952      	adds	r2, r2, r5
 1f2:	eb58 0804 	adcs.w	r8, r8, r4
 1f6:	f8dd e008 	ldr.w	lr, [sp, #8]
 1fa:	f14c 0100 	adc.w	r1, ip, #0
 1fe:	ea41 0c00 	orr.w	ip, r1, r0
 202:	e028      	b.n	256 <compiler_builtins::int::mul::__rust_i128_mulo+0x256>
 204:	fba5 030c 	umull	r0, r3, r5, ip
 208:	2100      	movs	r1, #0
 20a:	f04f 0800 	mov.w	r8, #0
 20e:	fbe4 310c 	umlal	r3, r1, r4, ip
 212:	9002      	str	r0, [sp, #8]
 214:	fba5 2006 	umull	r2, r0, r5, r6
 218:	18d2      	adds	r2, r2, r3
 21a:	4148      	adcs	r0, r1
 21c:	fbe5 3106 	umlal	r3, r1, r5, r6
 220:	f148 0000 	adc.w	r0, r8, #0
 224:	fbac 820b 	umull	r8, r2, ip, fp
 228:	fb0c 2209 	mla	r2, ip, r9, r2
 22c:	fbe4 1006 	umlal	r1, r0, r4, r6
 230:	fb06 2c0b 	mla	ip, r6, fp, r2
 234:	fbae 6205 	umull	r6, r2, lr, r5
 238:	fb0e 2204 	mla	r2, lr, r4, r2
 23c:	f8dd e008 	ldr.w	lr, [sp, #8]
 240:	eb16 0608 	adds.w	r6, r6, r8
 244:	fb0a 2205 	mla	r2, sl, r5, r2
 248:	eb42 050c 	adc.w	r5, r2, ip
 24c:	198a      	adds	r2, r1, r6
 24e:	eb40 0805 	adc.w	r8, r0, r5
 252:	f04f 0c01 	mov.w	ip, #1
 256:	f1de 0a00 	rsbs	sl, lr, #0
 25a:	f04f 0000 	mov.w	r0, #0
 25e:	eb70 0603 	sbcs.w	r6, r0, r3
 262:	9903      	ldr	r1, [sp, #12]
 264:	eb70 0402 	sbcs.w	r4, r0, r2
 268:	eb60 0508 	sbc.w	r5, r0, r8
 26c:	2900      	cmp	r1, #0
 26e:	bf5f      	itttt	pl
 270:	461e      	movpl	r6, r3
 272:	4614      	movpl	r4, r2
 274:	46f2      	movpl	sl, lr
 276:	4645      	movpl	r5, r8
 278:	4069      	eors	r1, r5
 27a:	bf48      	it	mi
 27c:	2001      	movmi	r0, #1
 27e:	ea4c 0c00 	orr.w	ip, ip, r0
 282:	9804      	ldr	r0, [sp, #16]
 284:	f880 c010 	strb.w	ip, [r0, #16]
 288:	e9c0 a600 	strd	sl, r6, [r0]
 28c:	e9c0 4502 	strd	r4, r5, [r0, #8]
 290:	b005      	add	sp, #20
 292:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 296:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::mul::__rust_u128_mulo:

00000000 <compiler_builtins::int::mul::__rust_u128_mulo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	e9d7 4e02 	ldrd	r4, lr, [r7, #8]
   e:	2601      	movs	r6, #1
  10:	e9d7 8c06 	ldrd	r8, ip, [r7, #24]
  14:	e9d7 b504 	ldrd	fp, r5, [r7, #16]
  18:	1e61      	subs	r1, r4, #1
  1a:	f17e 0100 	sbcs.w	r1, lr, #0
  1e:	d263      	bcs.n	e8 <compiler_builtins::int::mul::__rust_u128_mulo+0xe8>
  20:	fbab 1902 	umull	r1, r9, fp, r2
  24:	f04f 0c00 	mov.w	ip, #0
  28:	9001      	str	r0, [sp, #4]
  2a:	4658      	mov	r0, fp
  2c:	fbe5 9c02 	umlal	r9, ip, r5, r2
  30:	f04f 0a00 	mov.w	sl, #0
  34:	9102      	str	r1, [sp, #8]
  36:	4671      	mov	r1, lr
  38:	fbab 8e03 	umull	r8, lr, fp, r3
  3c:	46a3      	mov	fp, r4
  3e:	eb18 0409 	adds.w	r4, r8, r9
  42:	46a8      	mov	r8, r5
  44:	4664      	mov	r4, ip
  46:	eb5c 060e 	adcs.w	r6, ip, lr
  4a:	fbe0 9403 	umlal	r9, r4, r0, r3
  4e:	f14a 0600 	adc.w	r6, sl, #0
  52:	468e      	mov	lr, r1
  54:	f8d7 c01c 	ldr.w	ip, [r7, #28]
  58:	fbe5 4603 	umlal	r4, r6, r5, r3
  5c:	fbab 5100 	umull	r5, r1, fp, r0
  60:	fb0b 1108 	mla	r1, fp, r8, r1
  64:	1964      	adds	r4, r4, r5
  66:	69bd      	ldr	r5, [r7, #24]
  68:	fb0e 1100 	mla	r1, lr, r0, r1
  6c:	f04f 0001 	mov.w	r0, #1
  70:	414e      	adcs	r6, r1
  72:	1a29      	subs	r1, r5, r0
  74:	f17c 0100 	sbcs.w	r1, ip, #0
  78:	d333      	bcc.n	e2 <compiler_builtins::int::mul::__rust_u128_mulo+0xe2>
  7a:	fba5 e102 	umull	lr, r1, r5, r2
  7e:	4628      	mov	r0, r5
  80:	2500      	movs	r5, #0
  82:	46e3      	mov	fp, ip
  84:	fbec 1502 	umlal	r1, r5, ip, r2
  88:	4684      	mov	ip, r0
  8a:	fba0 2803 	umull	r2, r8, r0, r3
  8e:	1852      	adds	r2, r2, r1
  90:	462a      	mov	r2, r5
  92:	eb55 0508 	adcs.w	r5, r5, r8
  96:	fbe0 1203 	umlal	r1, r2, r0, r3
  9a:	68b8      	ldr	r0, [r7, #8]
  9c:	f14a 0500 	adc.w	r5, sl, #0
  a0:	fbeb 2503 	umlal	r2, r5, fp, r3
  a4:	fba0 830c 	umull	r8, r3, r0, ip
  a8:	fb00 330b 	mla	r3, r0, fp, r3
  ac:	68f8      	ldr	r0, [r7, #12]
  ae:	eb12 0208 	adds.w	r2, r2, r8
  b2:	fb00 330c 	mla	r3, r0, ip, r3
  b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  ba:	416b      	adcs	r3, r5
  bc:	ebb0 050e 	subs.w	r5, r0, lr
  c0:	eb70 0501 	sbcs.w	r5, r0, r1
  c4:	eb7a 0202 	sbcs.w	r2, sl, r2
  c8:	eb7a 0203 	sbcs.w	r2, sl, r3
  cc:	f04f 0200 	mov.w	r2, #0
  d0:	bf38      	it	cc
  d2:	2201      	movcc	r2, #1
  d4:	eb14 040e 	adds.w	r4, r4, lr
  d8:	414e      	adcs	r6, r1
  da:	f14a 0100 	adc.w	r1, sl, #0
  de:	ea41 0a02 	orr.w	sl, r1, r2
  e2:	e9dd 0c01 	ldrd	r0, ip, [sp, #4]
  e6:	e085      	b.n	1f4 <compiler_builtins::int::mul::__rust_u128_mulo+0x1f4>
  e8:	ebb8 0106 	subs.w	r1, r8, r6
  ec:	f17c 0100 	sbcs.w	r1, ip, #0
  f0:	d253      	bcs.n	19a <compiler_builtins::int::mul::__rust_u128_mulo+0x19a>
  f2:	fba2 190b 	umull	r1, r9, r2, fp
  f6:	46aa      	mov	sl, r5
  f8:	2500      	movs	r5, #0
  fa:	fbe3 950b 	umlal	r9, r5, r3, fp
  fe:	9102      	str	r1, [sp, #8]
 100:	fba2 640a 	umull	r6, r4, r2, sl
 104:	4629      	mov	r1, r5
 106:	eb16 0609 	adds.w	r6, r6, r9
 10a:	fbe2 910a 	umlal	r9, r1, r2, sl
 10e:	eb55 0604 	adcs.w	r6, r5, r4
 112:	f04f 0400 	mov.w	r4, #0
 116:	f144 0600 	adc.w	r6, r4, #0
 11a:	fba8 5402 	umull	r5, r4, r8, r2
 11e:	fbe3 160a 	umlal	r1, r6, r3, sl
 122:	fb08 4303 	mla	r3, r8, r3, r4
 126:	1949      	adds	r1, r1, r5
 128:	f04f 0500 	mov.w	r5, #0
 12c:	fb0c 3202 	mla	r2, ip, r2, r3
 130:	68bb      	ldr	r3, [r7, #8]
 132:	9101      	str	r1, [sp, #4]
 134:	fba3 410a 	umull	r4, r1, r3, sl
 138:	eb46 0802 	adc.w	r8, r6, r2
 13c:	fba3 c60b 	umull	ip, r6, r3, fp
 140:	fbee 650b 	umlal	r6, r5, lr, fp
 144:	f04f 0b00 	mov.w	fp, #0
 148:	19a4      	adds	r4, r4, r6
 14a:	462c      	mov	r4, r5
 14c:	4169      	adcs	r1, r5
 14e:	fbe3 640a 	umlal	r6, r4, r3, sl
 152:	69bd      	ldr	r5, [r7, #24]
 154:	f14b 0100 	adc.w	r1, fp, #0
 158:	fbee 410a 	umlal	r4, r1, lr, sl
 15c:	fba5 a203 	umull	sl, r2, r5, r3
 160:	fb05 220e 	mla	r2, r5, lr, r2
 164:	69fd      	ldr	r5, [r7, #28]
 166:	eb14 040a 	adds.w	r4, r4, sl
 16a:	fb05 2203 	mla	r2, r5, r3, r2
 16e:	4151      	adcs	r1, r2
 170:	4262      	negs	r2, r4
 172:	eb7b 0101 	sbcs.w	r1, fp, r1
 176:	f04f 0200 	mov.w	r2, #0
 17a:	f04f 0100 	mov.w	r1, #0
 17e:	bf38      	it	cc
 180:	2101      	movcc	r1, #1
 182:	9b01      	ldr	r3, [sp, #4]
 184:	eb13 040c 	adds.w	r4, r3, ip
 188:	f8dd c008 	ldr.w	ip, [sp, #8]
 18c:	eb56 0608 	adcs.w	r6, r6, r8
 190:	f142 0200 	adc.w	r2, r2, #0
 194:	ea42 0a01 	orr.w	sl, r2, r1
 198:	e02c      	b.n	1f4 <compiler_builtins::int::mul::__rust_u128_mulo+0x1f4>
 19a:	fbab c902 	umull	ip, r9, fp, r2
 19e:	2600      	movs	r6, #0
 1a0:	46aa      	mov	sl, r5
 1a2:	2100      	movs	r1, #0
 1a4:	fbe5 9602 	umlal	r9, r6, r5, r2
 1a8:	fbab 5403 	umull	r5, r4, fp, r3
 1ac:	eb15 0509 	adds.w	r5, r5, r9
 1b0:	eb56 0504 	adcs.w	r5, r6, r4
 1b4:	fbeb 9603 	umlal	r9, r6, fp, r3
 1b8:	f141 0100 	adc.w	r1, r1, #0
 1bc:	fbea 6103 	umlal	r6, r1, sl, r3
 1c0:	f8d7 a01c 	ldr.w	sl, [r7, #28]
 1c4:	fba2 5408 	umull	r5, r4, r2, r8
 1c8:	fb02 420a 	mla	r2, r2, sl, r4
 1cc:	f04f 0a01 	mov.w	sl, #1
 1d0:	9502      	str	r5, [sp, #8]
 1d2:	697d      	ldr	r5, [r7, #20]
 1d4:	fb03 2208 	mla	r2, r3, r8, r2
 1d8:	f8d7 8008 	ldr.w	r8, [r7, #8]
 1dc:	fba8 340b 	umull	r3, r4, r8, fp
 1e0:	fb08 4405 	mla	r4, r8, r5, r4
 1e4:	9d02      	ldr	r5, [sp, #8]
 1e6:	195b      	adds	r3, r3, r5
 1e8:	fb0e 440b 	mla	r4, lr, fp, r4
 1ec:	4162      	adcs	r2, r4
 1ee:	18f4      	adds	r4, r6, r3
 1f0:	eb41 0602 	adc.w	r6, r1, r2
 1f4:	f880 a010 	strb.w	sl, [r0, #16]
 1f8:	e9c0 c900 	strd	ip, r9, [r0]
 1fc:	e9c0 4602 	strd	r4, r6, [r0, #8]
 200:	b003      	add	sp, #12
 202:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 206:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.174.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::addsub::UAddSub::usub:

00000000 <compiler_builtins::int::addsub::UAddSub::usub>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	f8d7 c014 	ldr.w	ip, [r7, #20]
  10:	e89e 4120 	ldmia.w	lr, {r5, r8, lr}
  14:	ea6f 060e 	mvn.w	r6, lr
  18:	1992      	adds	r2, r2, r6
  1a:	ea6f 040c 	mvn.w	r4, ip
  1e:	4163      	adcs	r3, r4
  20:	2600      	movs	r6, #0
  22:	426d      	negs	r5, r5
  24:	eb76 0608 	sbcs.w	r6, r6, r8
  28:	f152 0200 	adcs.w	r2, r2, #0
  2c:	f143 0300 	adc.w	r3, r3, #0
  30:	1940      	adds	r0, r0, r5
  32:	4171      	adcs	r1, r6
  34:	f152 0200 	adcs.w	r2, r2, #0
  38:	f143 0300 	adc.w	r3, r3, #0
  3c:	f85d 8b04 	ldr.w	r8, [sp], #4
  40:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::AddSub::add:

00000000 <compiler_builtins::int::addsub::AddSub::add>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c504 	ldrd	ip, r5, [r7, #16]
   8:	e9d7 e402 	ldrd	lr, r4, [r7, #8]
   c:	eb12 020c 	adds.w	r2, r2, ip
  10:	416b      	adcs	r3, r5
  12:	eb10 000e 	adds.w	r0, r0, lr
  16:	4161      	adcs	r1, r4
  18:	f152 0200 	adcs.w	r2, r2, #0
  1c:	f143 0300 	adc.w	r3, r3, #0
  20:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::__rust_i128_add:

00000000 <compiler_builtins::int::addsub::__rust_i128_add>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c504 	ldrd	ip, r5, [r7, #16]
   8:	e9d7 e402 	ldrd	lr, r4, [r7, #8]
   c:	eb12 020c 	adds.w	r2, r2, ip
  10:	416b      	adcs	r3, r5
  12:	eb10 000e 	adds.w	r0, r0, lr
  16:	4161      	adcs	r1, r4
  18:	f152 0200 	adcs.w	r2, r2, #0
  1c:	f143 0300 	adc.w	r3, r3, #0
  20:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::__rust_i128_addo:

00000000 <compiler_builtins::int::addsub::__rust_i128_addo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	e9d7 c902 	ldrd	ip, r9, [r7, #8]
   c:	e9d7 e806 	ldrd	lr, r8, [r7, #24]
  10:	693d      	ldr	r5, [r7, #16]
  12:	eb1e 040c 	adds.w	r4, lr, ip
  16:	6979      	ldr	r1, [r7, #20]
  18:	eb48 0609 	adc.w	r6, r8, r9
  1c:	18ad      	adds	r5, r5, r2
  1e:	4159      	adcs	r1, r3
  20:	f154 0400 	adcs.w	r4, r4, #0
  24:	f146 0600 	adc.w	r6, r6, #0
  28:	1aaa      	subs	r2, r5, r2
  2a:	e9c0 5100 	strd	r5, r1, [r0]
  2e:	4199      	sbcs	r1, r3
  30:	eb74 010c 	sbcs.w	r1, r4, ip
  34:	e9c0 4602 	strd	r4, r6, [r0, #8]
  38:	eb76 0109 	sbcs.w	r1, r6, r9
  3c:	f04f 0200 	mov.w	r2, #0
  40:	f04f 0100 	mov.w	r1, #0
  44:	bfb8      	it	lt
  46:	2101      	movlt	r1, #1
  48:	f1b8 0f00 	cmp.w	r8, #0
  4c:	bf48      	it	mi
  4e:	2201      	movmi	r2, #1
  50:	4051      	eors	r1, r2
  52:	7401      	strb	r1, [r0, #16]
  54:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  58:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::__rust_u128_addo:

00000000 <compiler_builtins::int::addsub::__rust_u128_addo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	f107 0c10 	add.w	ip, r7, #16
   c:	e9d7 e902 	ldrd	lr, r9, [r7, #8]
  10:	69fd      	ldr	r5, [r7, #28]
  12:	e89c 1140 	ldmia.w	ip, {r6, r8, ip}
  16:	eb1c 040e 	adds.w	r4, ip, lr
  1a:	eb45 0509 	adc.w	r5, r5, r9
  1e:	18b6      	adds	r6, r6, r2
  20:	eb53 0108 	adcs.w	r1, r3, r8
  24:	f154 0400 	adcs.w	r4, r4, #0
  28:	f145 0500 	adc.w	r5, r5, #0
  2c:	1ab2      	subs	r2, r6, r2
  2e:	e9c0 6100 	strd	r6, r1, [r0]
  32:	4199      	sbcs	r1, r3
  34:	eb74 010e 	sbcs.w	r1, r4, lr
  38:	f04f 0200 	mov.w	r2, #0
  3c:	e9c0 4502 	strd	r4, r5, [r0, #8]
  40:	eb75 0109 	sbcs.w	r1, r5, r9
  44:	bf38      	it	cc
  46:	2201      	movcc	r2, #1
  48:	7402      	strb	r2, [r0, #16]
  4a:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::__rust_i128_sub:

00000000 <compiler_builtins::int::addsub::__rust_i128_sub>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	f8d7 c014 	ldr.w	ip, [r7, #20]
  10:	e89e 4120 	ldmia.w	lr, {r5, r8, lr}
  14:	ea6f 060e 	mvn.w	r6, lr
  18:	1992      	adds	r2, r2, r6
  1a:	ea6f 040c 	mvn.w	r4, ip
  1e:	4163      	adcs	r3, r4
  20:	2600      	movs	r6, #0
  22:	426d      	negs	r5, r5
  24:	eb76 0608 	sbcs.w	r6, r6, r8
  28:	f152 0200 	adcs.w	r2, r2, #0
  2c:	f143 0300 	adc.w	r3, r3, #0
  30:	1940      	adds	r0, r0, r5
  32:	4171      	adcs	r1, r6
  34:	f152 0200 	adcs.w	r2, r2, #0
  38:	f143 0300 	adc.w	r3, r3, #0
  3c:	f85d 8b04 	ldr.w	r8, [sp], #4
  40:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::__rust_i128_subo:

00000000 <compiler_builtins::int::addsub::__rust_i128_subo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	e9d7 1c06 	ldrd	r1, ip, [r7, #24]
   e:	2500      	movs	r5, #0
  10:	e9d7 9e02 	ldrd	r9, lr, [r7, #8]
  14:	ea6f 040c 	mvn.w	r4, ip
  18:	e9d7 6804 	ldrd	r6, r8, [r7, #16]
  1c:	43c9      	mvns	r1, r1
  1e:	eb11 0a09 	adds.w	sl, r1, r9
  22:	eb44 0b0e 	adc.w	fp, r4, lr
  26:	4276      	negs	r6, r6
  28:	eb75 0108 	sbcs.w	r1, r5, r8
  2c:	f15a 0400 	adcs.w	r4, sl, #0
  30:	f14b 0800 	adc.w	r8, fp, #0
  34:	18b6      	adds	r6, r6, r2
  36:	4159      	adcs	r1, r3
  38:	f154 0400 	adcs.w	r4, r4, #0
  3c:	f148 0800 	adc.w	r8, r8, #0
  40:	1b92      	subs	r2, r2, r6
  42:	e9c0 6100 	strd	r6, r1, [r0]
  46:	eb73 0101 	sbcs.w	r1, r3, r1
  4a:	eb79 0104 	sbcs.w	r1, r9, r4
  4e:	e9c0 4802 	strd	r4, r8, [r0, #8]
  52:	eb7e 0108 	sbcs.w	r1, lr, r8
  56:	f04f 0100 	mov.w	r1, #0
  5a:	bfb8      	it	lt
  5c:	2101      	movlt	r1, #1
  5e:	f1bc 0f00 	cmp.w	ip, #0
  62:	bf48      	it	mi
  64:	2501      	movmi	r5, #1
  66:	4069      	eors	r1, r5
  68:	7401      	strb	r1, [r0, #16]
  6a:	b001      	add	sp, #4
  6c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  70:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::addsub::__rust_u128_subo:

00000000 <compiler_builtins::int::addsub::__rust_u128_subo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	69f9      	ldr	r1, [r7, #28]
   e:	e9d7 8c05 	ldrd	r8, ip, [r7, #20]
  12:	2500      	movs	r5, #0
  14:	e89e 4600 	ldmia.w	lr, {r9, sl, lr}
  18:	ea6f 040c 	mvn.w	r4, ip
  1c:	43c9      	mvns	r1, r1
  1e:	eb14 0409 	adds.w	r4, r4, r9
  22:	eb41 0c0a 	adc.w	ip, r1, sl
  26:	f1de 0600 	rsbs	r6, lr, #0
  2a:	eb75 0108 	sbcs.w	r1, r5, r8
  2e:	f154 0400 	adcs.w	r4, r4, #0
  32:	f14c 0c00 	adc.w	ip, ip, #0
  36:	18b6      	adds	r6, r6, r2
  38:	4159      	adcs	r1, r3
  3a:	f154 0400 	adcs.w	r4, r4, #0
  3e:	f14c 0c00 	adc.w	ip, ip, #0
  42:	1b92      	subs	r2, r2, r6
  44:	e9c0 6100 	strd	r6, r1, [r0]
  48:	eb73 0101 	sbcs.w	r1, r3, r1
  4c:	eb79 0104 	sbcs.w	r1, r9, r4
  50:	e9c0 4c02 	strd	r4, ip, [r0, #8]
  54:	eb7a 010c 	sbcs.w	r1, sl, ip
  58:	bf38      	it	cc
  5a:	2501      	movcc	r5, #1
  5c:	7405      	strb	r5, [r0, #16]
  5e:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  62:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.175.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_u128_add:

00000000 <__rust_u128_add>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c504 	ldrd	ip, r5, [r7, #16]
   8:	e9d7 e402 	ldrd	lr, r4, [r7, #8]
   c:	eb12 020c 	adds.w	r2, r2, ip
  10:	416b      	adcs	r3, r5
  12:	eb10 000e 	adds.w	r0, r0, lr
  16:	4161      	adcs	r1, r4
  18:	f152 0200 	adcs.w	r2, r2, #0
  1c:	f143 0300 	adc.w	r3, r3, #0
  20:	bdb0      	pop	{r4, r5, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.176.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixdfti:

00000000 <__fixdfti>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	ec5c 0b10 	vmov	r0, ip, d0
   c:	2200      	movs	r2, #0
   e:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
  12:	f02c 4100 	bic.w	r1, ip, #2147483648	; 0x80000000
  16:	4291      	cmp	r1, r2
  18:	d206      	bcs.n	28 <__fixdfti+0x28>
  1a:	2000      	movs	r0, #0
  1c:	2100      	movs	r1, #0
  1e:	2200      	movs	r2, #0
  20:	2300      	movs	r3, #0
  22:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  26:	bdf0      	pop	{r4, r5, r6, r7, pc}
  28:	2200      	movs	r2, #0
  2a:	f2c4 72e0 	movt	r2, #18400	; 0x47e0
  2e:	4291      	cmp	r1, r2
  30:	d265      	bcs.n	fe <__fixdfti+0xfe>
  32:	ea4f 21cc 	mov.w	r1, ip, lsl #11
  36:	02c6      	lsls	r6, r0, #11
  38:	ea41 5150 	orr.w	r1, r1, r0, lsr #21
  3c:	f04f 0800 	mov.w	r8, #0
  40:	f041 4300 	orr.w	r3, r1, #2147483648	; 0x80000000
  44:	217e      	movs	r1, #126	; 0x7e
  46:	eba1 511c 	sub.w	r1, r1, ip, lsr #20
  4a:	f001 0e7f 	and.w	lr, r1, #127	; 0x7f
  4e:	f1ce 0120 	rsb	r1, lr, #32
  52:	f1ae 0a40 	sub.w	sl, lr, #64	; 0x40
  56:	fa26 f00e 	lsr.w	r0, r6, lr
  5a:	f1be 0920 	subs.w	r9, lr, #32
  5e:	fa03 f201 	lsl.w	r2, r3, r1
  62:	f1ce 0440 	rsb	r4, lr, #64	; 0x40
  66:	ea42 0200 	orr.w	r2, r2, r0
  6a:	f1ce 0060 	rsb	r0, lr, #96	; 0x60
  6e:	bf58      	it	pl
  70:	fa23 f209 	lsrpl.w	r2, r3, r9
  74:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  78:	fa03 f000 	lsl.w	r0, r3, r0
  7c:	fa26 f50a 	lsr.w	r5, r6, sl
  80:	bf28      	it	cs
  82:	4642      	movcs	r2, r8
  84:	4305      	orrs	r5, r0
  86:	f1be 0b60 	subs.w	fp, lr, #96	; 0x60
  8a:	fa06 f004 	lsl.w	r0, r6, r4
  8e:	bf58      	it	pl
  90:	fa23 f50b 	lsrpl.w	r5, r3, fp
  94:	2900      	cmp	r1, #0
  96:	bf58      	it	pl
  98:	2000      	movpl	r0, #0
  9a:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  9e:	bf28      	it	cs
  a0:	4628      	movcs	r0, r5
  a2:	fa03 f504 	lsl.w	r5, r3, r4
  a6:	f1c4 0420 	rsb	r4, r4, #32
  aa:	f1be 0f00 	cmp.w	lr, #0
  ae:	bf08      	it	eq
  b0:	4670      	moveq	r0, lr
  b2:	2900      	cmp	r1, #0
  b4:	fa26 f404 	lsr.w	r4, r6, r4
  b8:	ea44 0405 	orr.w	r4, r4, r5
  bc:	bf58      	it	pl
  be:	fa06 f401 	lslpl.w	r4, r6, r1
  c2:	fa23 f10a 	lsr.w	r1, r3, sl
  c6:	f1bb 0f00 	cmp.w	fp, #0
  ca:	bf58      	it	pl
  cc:	2100      	movpl	r1, #0
  ce:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  d2:	bf38      	it	cc
  d4:	4621      	movcc	r1, r4
  d6:	f1be 0f00 	cmp.w	lr, #0
  da:	bf08      	it	eq
  dc:	4671      	moveq	r1, lr
  de:	fa23 f30e 	lsr.w	r3, r3, lr
  e2:	f1b9 0f00 	cmp.w	r9, #0
  e6:	bf58      	it	pl
  e8:	2300      	movpl	r3, #0
  ea:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  ee:	bf28      	it	cs
  f0:	4643      	movcs	r3, r8
  f2:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
  f6:	dd14      	ble.n	122 <__fixdfti+0x122>
  f8:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  fe:	2200      	movs	r2, #0
 100:	3801      	subs	r0, #1
 102:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 106:	eb71 0002 	sbcs.w	r0, r1, r2
 10a:	d286      	bcs.n	1a <__fixdfti+0x1a>
 10c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 110:	ea80 73ec 	eor.w	r3, r0, ip, asr #31
 114:	ea6f 70ec 	mvn.w	r0, ip, asr #31
 118:	4601      	mov	r1, r0
 11a:	4602      	mov	r2, r0
 11c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 122:	4240      	negs	r0, r0
 124:	eb78 0101 	sbcs.w	r1, r8, r1
 128:	eb78 0202 	sbcs.w	r2, r8, r2
 12c:	eb68 0303 	sbc.w	r3, r8, r3
 130:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 134:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.177.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__adddf3vfp:

00000000 <__adddf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dadd>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.178.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ltsf2vfp:

00000000 <__ltsf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf48      	it	mi
   c:	2001      	movmi	r0, #1
   e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.179.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dadd:

00000000 <__aeabi_dadd>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::add::__adddf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.18.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memcpy4:

00000000 <__aeabi_memcpy4>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memcpy4>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.180.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_idivmod:

00000000 <__aeabi_idivmod>:
   0:	b513      	push	{r0, r1, r4, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_idiv>
   6:	bc06      	pop	{r1, r2}
   8:	4342      	muls	r2, r0
   a:	1a89      	subs	r1, r1, r2
   c:	bd10      	pop	{r4, pc}
   e:	defe      	udf	#254	; 0xfe

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.181.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memcpy_element_unordered_atomic_2:

00000000 <__llvm_memcpy_element_unordered_atomic_2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	2a00      	cmp	r2, #0
   a:	d040      	beq.n	8e <__llvm_memcpy_element_unordered_atomic_2+0x8e>
   c:	ea4f 0c52 	mov.w	ip, r2, lsr #1
  10:	2301      	movs	r3, #1
  12:	f1bc 0f01 	cmp.w	ip, #1
  16:	bf88      	it	hi
  18:	0853      	lsrhi	r3, r2, #1
  1a:	1e5a      	subs	r2, r3, #1
  1c:	f003 0c03 	and.w	ip, r3, #3
  20:	2a03      	cmp	r2, #3
  22:	d201      	bcs.n	28 <__llvm_memcpy_element_unordered_atomic_2+0x28>
  24:	2300      	movs	r3, #0
  26:	e01b      	b.n	60 <__llvm_memcpy_element_unordered_atomic_2+0x60>
  28:	f023 0e03 	bic.w	lr, r3, #3
  2c:	2300      	movs	r3, #0
  2e:	f06f 0201 	mvn.w	r2, #1
  32:	eb01 0902 	add.w	r9, r1, r2
  36:	1886      	adds	r6, r0, r2
  38:	eb00 0443 	add.w	r4, r0, r3, lsl #1
  3c:	3208      	adds	r2, #8
  3e:	f8b9 5002 	ldrh.w	r5, [r9, #2]
  42:	8075      	strh	r5, [r6, #2]
  44:	eb01 0543 	add.w	r5, r1, r3, lsl #1
  48:	3304      	adds	r3, #4
  4a:	f8b5 8002 	ldrh.w	r8, [r5, #2]
  4e:	459e      	cmp	lr, r3
  50:	f8a4 8002 	strh.w	r8, [r4, #2]
  54:	88ad      	ldrh	r5, [r5, #4]
  56:	80a5      	strh	r5, [r4, #4]
  58:	f8b9 4008 	ldrh.w	r4, [r9, #8]
  5c:	8134      	strh	r4, [r6, #8]
  5e:	d1e8      	bne.n	32 <__llvm_memcpy_element_unordered_atomic_2+0x32>
  60:	f1bc 0f00 	cmp.w	ip, #0
  64:	d013      	beq.n	8e <__llvm_memcpy_element_unordered_atomic_2+0x8e>
  66:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
  6a:	f1bc 0f01 	cmp.w	ip, #1
  6e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
  72:	d00c      	beq.n	8e <__llvm_memcpy_element_unordered_atomic_2+0x8e>
  74:	1c5a      	adds	r2, r3, #1
  76:	f1bc 0f02 	cmp.w	ip, #2
  7a:	f831 6012 	ldrh.w	r6, [r1, r2, lsl #1]
  7e:	f820 6012 	strh.w	r6, [r0, r2, lsl #1]
  82:	d004      	beq.n	8e <__llvm_memcpy_element_unordered_atomic_2+0x8e>
  84:	1c9a      	adds	r2, r3, #2
  86:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  8a:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
  8e:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  92:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.182.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divdf3vfp:

00000000 <__divdf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.183.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.fmod:

00000000 <fmod>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::math::libm::fmod::fmod>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.184.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::libm::fmod::fmod:

00000000 <compiler_builtins::math::libm::fmod::fmod>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	ec5a bb11 	vmov	fp, sl, d1
   e:	ec58 9b10 	vmov	r9, r8, d0
  12:	ea4f 004a 	mov.w	r0, sl, lsl #1
  16:	ea40 75db 	orr.w	r5, r0, fp, lsr #31
  1a:	ea45 004b 	orr.w	r0, r5, fp, lsl #1
  1e:	2800      	cmp	r0, #0
  20:	d054      	beq.n	cc <compiler_builtins::math::libm::fmod::fmod+0xcc>
  22:	4658      	mov	r0, fp
  24:	4651      	mov	r1, sl
  26:	465a      	mov	r2, fp
  28:	4653      	mov	r3, sl
  2a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  2e:	2800      	cmp	r0, #0
  30:	d14c      	bne.n	cc <compiler_builtins::math::libm::fmod::fmod+0xcc>
  32:	f3c8 500a 	ubfx	r0, r8, #20, #11
  36:	f240 71ff 	movw	r1, #2047	; 0x7ff
  3a:	4288      	cmp	r0, r1
  3c:	d046      	beq.n	cc <compiler_builtins::math::libm::fmod::fmod+0xcc>
  3e:	ea4f 0148 	mov.w	r1, r8, lsl #1
  42:	ea4f 044b 	mov.w	r4, fp, lsl #1
  46:	ea41 76d9 	orr.w	r6, r1, r9, lsr #31
  4a:	ebb4 0149 	subs.w	r1, r4, r9, lsl #1
  4e:	eb75 0106 	sbcs.w	r1, r5, r6
  52:	d24b      	bcs.n	ec <compiler_builtins::math::libm::fmod::fmod+0xec>
  54:	f3ca 5e0a 	ubfx	lr, sl, #20, #11
  58:	f04f 0c00 	mov.w	ip, #0
  5c:	2800      	cmp	r0, #0
  5e:	d05d      	beq.n	11c <compiler_builtins::math::libm::fmod::fmod+0x11c>
  60:	2101      	movs	r1, #1
  62:	4645      	mov	r5, r8
  64:	f361 551f 	bfi	r5, r1, #20, #12
  68:	2100      	movs	r1, #0
  6a:	464a      	mov	r2, r9
  6c:	f1be 0f00 	cmp.w	lr, #0
  70:	f000 80aa 	beq.w	1c8 <compiler_builtins::math::libm::fmod::fmod+0x1c8>
  74:	2301      	movs	r3, #1
  76:	f363 5a1f 	bfi	sl, r3, #20, #12
  7a:	ebbe 0300 	subs.w	r3, lr, r0
  7e:	eb7c 0301 	sbcs.w	r3, ip, r1
  82:	f2c0 80f7 	blt.w	274 <compiler_builtins::math::libm::fmod::fmod+0x274>
  86:	ebb2 030b 	subs.w	r3, r2, fp
  8a:	eb65 060a 	sbc.w	r6, r5, sl
  8e:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  92:	f300 8104 	bgt.w	29e <compiler_builtins::math::libm::fmod::fmod+0x29e>
  96:	2300      	movs	r3, #0
  98:	ebb3 5f15 	cmp.w	r3, r5, lsr #20
  9c:	f040 8109 	bne.w	2b2 <compiler_builtins::math::libm::fmod::fmod+0x2b2>
  a0:	ebb3 4fd5 	cmp.w	r3, r5, lsr #19
  a4:	d158      	bne.n	158 <compiler_builtins::math::libm::fmod::fmod+0x158>
  a6:	ebb3 4f95 	cmp.w	r3, r5, lsr #18
  aa:	d15d      	bne.n	168 <compiler_builtins::math::libm::fmod::fmod+0x168>
  ac:	ebb3 4f55 	cmp.w	r3, r5, lsr #17
  b0:	d162      	bne.n	178 <compiler_builtins::math::libm::fmod::fmod+0x178>
  b2:	012e      	lsls	r6, r5, #4
  b4:	3804      	subs	r0, #4
  b6:	ea46 7612 	orr.w	r6, r6, r2, lsr #28
  ba:	f161 0100 	sbc.w	r1, r1, #0
  be:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
  c2:	ea4f 1202 	mov.w	r2, r2, lsl #4
  c6:	4635      	mov	r5, r6
  c8:	d3ea      	bcc.n	a0 <compiler_builtins::math::libm::fmod::fmod+0xa0>
  ca:	e0f3      	b.n	2b4 <compiler_builtins::math::libm::fmod::fmod+0x2b4>
  cc:	4648      	mov	r0, r9
  ce:	4641      	mov	r1, r8
  d0:	465a      	mov	r2, fp
  d2:	4653      	mov	r3, sl
  d4:	f7ff fffe 	bl	0 <__aeabi_dmul>
  d8:	4602      	mov	r2, r0
  da:	460b      	mov	r3, r1
  dc:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  e0:	ec41 0b10 	vmov	d0, r0, r1
  e4:	b001      	add	sp, #4
  e6:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ec:	ed9f 0b8c 	vldr	d0, [pc, #560]	; 320 <compiler_builtins::math::libm::fmod::fmod+0x320>
  f0:	4648      	mov	r0, r9
  f2:	4641      	mov	r1, r8
  f4:	ea4f 0a49 	mov.w	sl, r9, lsl #1
  f8:	ec53 2b10 	vmov	r2, r3, d0
  fc:	f7ff fffe 	bl	0 <__aeabi_dmul>
 100:	ea8a 0204 	eor.w	r2, sl, r4
 104:	ea86 0305 	eor.w	r3, r6, r5
 108:	431a      	orrs	r2, r3
 10a:	bf1c      	itt	ne
 10c:	4641      	movne	r1, r8
 10e:	4648      	movne	r0, r9
 110:	ec41 0b10 	vmov	d0, r0, r1
 114:	b001      	add	sp, #4
 116:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 11a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 11c:	ea4f 3008 	mov.w	r0, r8, lsl #12
 120:	ea40 5219 	orr.w	r2, r0, r9, lsr #20
 124:	2a00      	cmp	r2, #0
 126:	d414      	bmi.n	152 <compiler_builtins::math::libm::fmod::fmod+0x152>
 128:	ea4f 3309 	mov.w	r3, r9, lsl #12
 12c:	2000      	movs	r0, #0
 12e:	2100      	movs	r1, #0
 130:	0054      	lsls	r4, r2, #1
 132:	d429      	bmi.n	188 <compiler_builtins::math::libm::fmod::fmod+0x188>
 134:	0094      	lsls	r4, r2, #2
 136:	d429      	bmi.n	18c <compiler_builtins::math::libm::fmod::fmod+0x18c>
 138:	00d4      	lsls	r4, r2, #3
 13a:	d429      	bmi.n	190 <compiler_builtins::math::libm::fmod::fmod+0x190>
 13c:	0112      	lsls	r2, r2, #4
 13e:	3804      	subs	r0, #4
 140:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 144:	f161 0100 	sbc.w	r1, r1, #0
 148:	011b      	lsls	r3, r3, #4
 14a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 14e:	dcef      	bgt.n	130 <compiler_builtins::math::libm::fmod::fmod+0x130>
 150:	e021      	b.n	196 <compiler_builtins::math::libm::fmod::fmod+0x196>
 152:	2000      	movs	r0, #0
 154:	2100      	movs	r1, #0
 156:	e01e      	b.n	196 <compiler_builtins::math::libm::fmod::fmod+0x196>
 158:	006e      	lsls	r6, r5, #1
 15a:	3801      	subs	r0, #1
 15c:	ea46 76d2 	orr.w	r6, r6, r2, lsr #31
 160:	f161 0100 	sbc.w	r1, r1, #0
 164:	0052      	lsls	r2, r2, #1
 166:	e0a5      	b.n	2b4 <compiler_builtins::math::libm::fmod::fmod+0x2b4>
 168:	00ae      	lsls	r6, r5, #2
 16a:	3802      	subs	r0, #2
 16c:	ea46 7692 	orr.w	r6, r6, r2, lsr #30
 170:	f161 0100 	sbc.w	r1, r1, #0
 174:	0092      	lsls	r2, r2, #2
 176:	e09d      	b.n	2b4 <compiler_builtins::math::libm::fmod::fmod+0x2b4>
 178:	00ee      	lsls	r6, r5, #3
 17a:	3803      	subs	r0, #3
 17c:	ea46 7652 	orr.w	r6, r6, r2, lsr #29
 180:	f161 0100 	sbc.w	r1, r1, #0
 184:	00d2      	lsls	r2, r2, #3
 186:	e095      	b.n	2b4 <compiler_builtins::math::libm::fmod::fmod+0x2b4>
 188:	3801      	subs	r0, #1
 18a:	e002      	b.n	192 <compiler_builtins::math::libm::fmod::fmod+0x192>
 18c:	3802      	subs	r0, #2
 18e:	e000      	b.n	192 <compiler_builtins::math::libm::fmod::fmod+0x192>
 190:	3803      	subs	r0, #3
 192:	f161 0100 	sbc.w	r1, r1, #0
 196:	f1c0 0201 	rsb	r2, r0, #1
 19a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 19e:	f1c2 0420 	rsb	r4, r2, #32
 1a2:	fa08 f302 	lsl.w	r3, r8, r2
 1a6:	fa29 f404 	lsr.w	r4, r9, r4
 1aa:	ea44 0503 	orr.w	r5, r4, r3
 1ae:	f1b2 0320 	subs.w	r3, r2, #32
 1b2:	fa09 f202 	lsl.w	r2, r9, r2
 1b6:	bf58      	it	pl
 1b8:	fa09 f503 	lslpl.w	r5, r9, r3
 1bc:	bf58      	it	pl
 1be:	2200      	movpl	r2, #0
 1c0:	f1be 0f00 	cmp.w	lr, #0
 1c4:	f47f af56 	bne.w	74 <compiler_builtins::math::libm::fmod::fmod+0x74>
 1c8:	ea4f 330a 	mov.w	r3, sl, lsl #12
 1cc:	ea43 531b 	orr.w	r3, r3, fp, lsr #20
 1d0:	2b00      	cmp	r3, #0
 1d2:	d417      	bmi.n	204 <compiler_builtins::math::libm::fmod::fmod+0x204>
 1d4:	ea4f 340b 	mov.w	r4, fp, lsl #12
 1d8:	f04f 0e00 	mov.w	lr, #0
 1dc:	f04f 0c00 	mov.w	ip, #0
 1e0:	005e      	lsls	r6, r3, #1
 1e2:	d414      	bmi.n	20e <compiler_builtins::math::libm::fmod::fmod+0x20e>
 1e4:	009e      	lsls	r6, r3, #2
 1e6:	d415      	bmi.n	214 <compiler_builtins::math::libm::fmod::fmod+0x214>
 1e8:	00de      	lsls	r6, r3, #3
 1ea:	d416      	bmi.n	21a <compiler_builtins::math::libm::fmod::fmod+0x21a>
 1ec:	011b      	lsls	r3, r3, #4
 1ee:	f1be 0e04 	subs.w	lr, lr, #4
 1f2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 1f6:	f16c 0c00 	sbc.w	ip, ip, #0
 1fa:	0124      	lsls	r4, r4, #4
 1fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 200:	dcee      	bgt.n	1e0 <compiler_builtins::math::libm::fmod::fmod+0x1e0>
 202:	e00e      	b.n	222 <compiler_builtins::math::libm::fmod::fmod+0x222>
 204:	f04f 0e00 	mov.w	lr, #0
 208:	f04f 0c00 	mov.w	ip, #0
 20c:	e009      	b.n	222 <compiler_builtins::math::libm::fmod::fmod+0x222>
 20e:	f1be 0e01 	subs.w	lr, lr, #1
 212:	e004      	b.n	21e <compiler_builtins::math::libm::fmod::fmod+0x21e>
 214:	f1be 0e02 	subs.w	lr, lr, #2
 218:	e001      	b.n	21e <compiler_builtins::math::libm::fmod::fmod+0x21e>
 21a:	f1be 0e03 	subs.w	lr, lr, #3
 21e:	f16c 0c00 	sbc.w	ip, ip, #0
 222:	f1ce 0301 	rsb	r3, lr, #1
 226:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 22a:	f1c3 0620 	rsb	r6, r3, #32
 22e:	fa0a f403 	lsl.w	r4, sl, r3
 232:	fa2b f606 	lsr.w	r6, fp, r6
 236:	ea46 0a04 	orr.w	sl, r6, r4
 23a:	f1b3 0420 	subs.w	r4, r3, #32
 23e:	bf58      	it	pl
 240:	fa0b fa04 	lslpl.w	sl, fp, r4
 244:	fa0b fb03 	lsl.w	fp, fp, r3
 248:	bf58      	it	pl
 24a:	f04f 0b00 	movpl.w	fp, #0
 24e:	ebbe 0300 	subs.w	r3, lr, r0
 252:	eb7c 0301 	sbcs.w	r3, ip, r1
 256:	db0d      	blt.n	274 <compiler_builtins::math::libm::fmod::fmod+0x274>
 258:	e715      	b.n	86 <compiler_builtins::math::libm::fmod::fmod+0x86>
 25a:	006b      	lsls	r3, r5, #1
 25c:	3801      	subs	r0, #1
 25e:	ea43 75d2 	orr.w	r5, r3, r2, lsr #31
 262:	f161 0100 	sbc.w	r1, r1, #0
 266:	ebbe 0300 	subs.w	r3, lr, r0
 26a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 26e:	eb7c 0301 	sbcs.w	r3, ip, r1
 272:	da0a      	bge.n	28a <compiler_builtins::math::libm::fmod::fmod+0x28a>
 274:	ebb2 030b 	subs.w	r3, r2, fp
 278:	eb75 040a 	sbcs.w	r4, r5, sl
 27c:	d4ed      	bmi.n	25a <compiler_builtins::math::libm::fmod::fmod+0x25a>
 27e:	ea53 0204 	orrs.w	r2, r3, r4
 282:	d022      	beq.n	2ca <compiler_builtins::math::libm::fmod::fmod+0x2ca>
 284:	461a      	mov	r2, r3
 286:	4625      	mov	r5, r4
 288:	e7e7      	b.n	25a <compiler_builtins::math::libm::fmod::fmod+0x25a>
 28a:	4670      	mov	r0, lr
 28c:	4661      	mov	r1, ip
 28e:	ebb2 030b 	subs.w	r3, r2, fp
 292:	eb65 060a 	sbc.w	r6, r5, sl
 296:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 29a:	f77f aefc 	ble.w	96 <compiler_builtins::math::libm::fmod::fmod+0x96>
 29e:	ea53 0206 	orrs.w	r2, r3, r6
 2a2:	d012      	beq.n	2ca <compiler_builtins::math::libm::fmod::fmod+0x2ca>
 2a4:	461a      	mov	r2, r3
 2a6:	4635      	mov	r5, r6
 2a8:	2300      	movs	r3, #0
 2aa:	ebb3 5f15 	cmp.w	r3, r5, lsr #20
 2ae:	f43f aef7 	beq.w	a0 <compiler_builtins::math::libm::fmod::fmod+0xa0>
 2b2:	462e      	mov	r6, r5
 2b4:	4244      	negs	r4, r0
 2b6:	f008 4500 	and.w	r5, r8, #2147483648	; 0x80000000
 2ba:	eb73 0101 	sbcs.w	r1, r3, r1
 2be:	da12      	bge.n	2e6 <compiler_builtins::math::libm::fmod::fmod+0x2e6>
 2c0:	f5a6 1180 	sub.w	r1, r6, #1048576	; 0x100000
 2c4:	ea41 5000 	orr.w	r0, r1, r0, lsl #20
 2c8:	e021      	b.n	30e <compiler_builtins::math::libm::fmod::fmod+0x30e>
 2ca:	ed9f 0b15 	vldr	d0, [pc, #84]	; 320 <compiler_builtins::math::libm::fmod::fmod+0x320>
 2ce:	4648      	mov	r0, r9
 2d0:	4641      	mov	r1, r8
 2d2:	ec53 2b10 	vmov	r2, r3, d0
 2d6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2da:	ec41 0b10 	vmov	d0, r0, r1
 2de:	b001      	add	sp, #4
 2e0:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 2e6:	f1c0 0001 	rsb	r0, r0, #1
 2ea:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 2ee:	fa22 f100 	lsr.w	r1, r2, r0
 2f2:	f1c0 0220 	rsb	r2, r0, #32
 2f6:	fa06 f202 	lsl.w	r2, r6, r2
 2fa:	430a      	orrs	r2, r1
 2fc:	f1b0 0120 	subs.w	r1, r0, #32
 300:	fa26 f000 	lsr.w	r0, r6, r0
 304:	bf58      	it	pl
 306:	fa26 f201 	lsrpl.w	r2, r6, r1
 30a:	bf58      	it	pl
 30c:	2000      	movpl	r0, #0
 30e:	4328      	orrs	r0, r5
 310:	ec40 2b10 	vmov	d0, r2, r0
 314:	b001      	add	sp, #4
 316:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 31c:	bf00      	nop
 31e:	bf00      	nop
	...

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.185.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_i128_sub:

00000000 <__rust_i128_sub>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	f8d7 c014 	ldr.w	ip, [r7, #20]
  10:	e89e 4120 	ldmia.w	lr, {r5, r8, lr}
  14:	ea6f 060e 	mvn.w	r6, lr
  18:	1992      	adds	r2, r2, r6
  1a:	ea6f 040c 	mvn.w	r4, ip
  1e:	4163      	adcs	r3, r4
  20:	2600      	movs	r6, #0
  22:	426d      	negs	r5, r5
  24:	eb76 0608 	sbcs.w	r6, r6, r8
  28:	f152 0200 	adcs.w	r2, r2, #0
  2c:	f143 0300 	adc.w	r3, r3, #0
  30:	1940      	adds	r0, r0, r5
  32:	4171      	adcs	r1, r6
  34:	f152 0200 	adcs.w	r2, r2, #0
  38:	f143 0300 	adc.w	r3, r3, #0
  3c:	f85d 8b04 	ldr.w	r8, [sp], #4
  40:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.186.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.memcpy:

00000000 <memcpy>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memcpy>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.187.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_i128_add:

00000000 <__rust_i128_add>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c504 	ldrd	ip, r5, [r7, #16]
   8:	e9d7 e402 	ldrd	lr, r4, [r7, #8]
   c:	eb12 020c 	adds.w	r2, r2, ip
  10:	416b      	adcs	r3, r5
  12:	eb10 000e 	adds.w	r0, r0, lr
  16:	4161      	adcs	r1, r4
  18:	f152 0200 	adcs.w	r2, r2, #0
  1c:	f143 0300 	adc.w	r3, r3, #0
  20:	bdb0      	pop	{r4, r5, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.188.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dcmpun:

00000000 <__aeabi_dcmpun>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f240 0e00 	movw	lr, #0
   8:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
   c:	4252      	negs	r2, r2
   e:	f6c7 7ef0 	movt	lr, #32752	; 0x7ff0
  12:	eb7e 020c 	sbcs.w	r2, lr, ip
  16:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  1a:	f04f 0200 	mov.w	r2, #0
  1e:	f04f 0300 	mov.w	r3, #0
  22:	bf38      	it	cc
  24:	2201      	movcc	r2, #1
  26:	4240      	negs	r0, r0
  28:	eb7e 0001 	sbcs.w	r0, lr, r1
  2c:	bf38      	it	cc
  2e:	2301      	movcc	r3, #1
  30:	ea43 0002 	orr.w	r0, r3, r2
  34:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.189.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divdf3:

00000000 <__divdf3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::div::__divdf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.19.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__eqsf2:

00000000 <__eqsf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	2001      	movs	r0, #1
   6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   e:	bf9e      	ittt	ls
  10:	ee10 ca90 	vmovls	ip, s1
  14:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  18:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1c:	d900      	bls.n	20 <__eqsf2+0x20>
  1e:	4770      	bx	lr
  20:	ea52 0003 	orrs.w	r0, r2, r3
  24:	bf04      	itt	eq
  26:	2000      	moveq	r0, #0
  28:	4770      	bxeq	lr
  2a:	ea0c 0001 	and.w	r0, ip, r1
  2e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  32:	dd09      	ble.n	48 <__eqsf2+0x48>
  34:	4561      	cmp	r1, ip
  36:	bfbc      	itt	lt
  38:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3c:	4770      	bxlt	lr
  3e:	ebb1 000c 	subs.w	r0, r1, ip
  42:	bf18      	it	ne
  44:	2001      	movne	r0, #1
  46:	4770      	bx	lr
  48:	4561      	cmp	r1, ip
  4a:	bfc4      	itt	gt
  4c:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  50:	4770      	bxgt	lr
  52:	e7f4      	b.n	3e <__eqsf2+0x3e>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.190.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memset_element_unordered_atomic_1:

00000000 <__llvm_memset_element_unordered_atomic_1>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b1fa      	cbz	r2, 46 <__llvm_memset_element_unordered_atomic_1+0x46>
   6:	1e53      	subs	r3, r2, #1
   8:	f002 0c03 	and.w	ip, r2, #3
   c:	2b03      	cmp	r3, #3
   e:	d201      	bcs.n	14 <__llvm_memset_element_unordered_atomic_1+0x14>
  10:	2200      	movs	r2, #0
  12:	e011      	b.n	38 <__llvm_memset_element_unordered_atomic_1+0x38>
  14:	f022 0203 	bic.w	r2, r2, #3
  18:	f100 0e01 	add.w	lr, r0, #1
  1c:	4253      	negs	r3, r2
  1e:	f06f 0203 	mvn.w	r2, #3
  22:	eb0e 0402 	add.w	r4, lr, r2
  26:	3204      	adds	r2, #4
  28:	70e1      	strb	r1, [r4, #3]
  2a:	7121      	strb	r1, [r4, #4]
  2c:	7161      	strb	r1, [r4, #5]
  2e:	71a1      	strb	r1, [r4, #6]
  30:	189c      	adds	r4, r3, r2
  32:	3404      	adds	r4, #4
  34:	d1f5      	bne.n	22 <__llvm_memset_element_unordered_atomic_1+0x22>
  36:	3204      	adds	r2, #4
  38:	f1bc 0f00 	cmp.w	ip, #0
  3c:	bf1c      	itt	ne
  3e:	5481      	strbne	r1, [r0, r2]
  40:	f1bc 0f01 	cmpne.w	ip, #1
  44:	d100      	bne.n	48 <__llvm_memset_element_unordered_atomic_1+0x48>
  46:	bdd0      	pop	{r4, r6, r7, pc}
  48:	4410      	add	r0, r2
  4a:	f1bc 0f02 	cmp.w	ip, #2
  4e:	7041      	strb	r1, [r0, #1]
  50:	bf18      	it	ne
  52:	7081      	strbne	r1, [r0, #2]
  54:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.191.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gtdf2:

00000000 <__gtdf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  12:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  16:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  1a:	4253      	negs	r3, r2
  1c:	eb75 0301 	sbcs.w	r3, r5, r1
  20:	d328      	bcc.n	74 <__gtdf2+0x74>
  22:	ec5c 3b11 	vmov	r3, ip, d1
  26:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  2a:	425e      	negs	r6, r3
  2c:	41a5      	sbcs	r5, r4
  2e:	d321      	bcc.n	74 <__gtdf2+0x74>
  30:	ea43 0002 	orr.w	r0, r3, r2
  34:	4321      	orrs	r1, r4
  36:	4308      	orrs	r0, r1
  38:	d00d      	beq.n	56 <__gtdf2+0x56>
  3a:	ea0c 000e 	and.w	r0, ip, lr
  3e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  42:	dd0c      	ble.n	5e <__gtdf2+0x5e>
  44:	1ad0      	subs	r0, r2, r3
  46:	eb7e 000c 	sbcs.w	r0, lr, ip
  4a:	da0c      	bge.n	66 <__gtdf2+0x66>
  4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	2000      	movs	r0, #0
  58:	f85d bb04 	ldr.w	fp, [sp], #4
  5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5e:	1a98      	subs	r0, r3, r2
  60:	eb7c 000e 	sbcs.w	r0, ip, lr
  64:	dbf2      	blt.n	4c <__gtdf2+0x4c>
  66:	ea82 0003 	eor.w	r0, r2, r3
  6a:	ea8e 010c 	eor.w	r1, lr, ip
  6e:	4308      	orrs	r0, r1
  70:	bf18      	it	ne
  72:	2001      	movne	r0, #1
  74:	f85d bb04 	ldr.w	fp, [sp], #4
  78:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.192.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixunsdfdi:

00000000 <__fixunsdfdi>:
   0:	ec52 1b10 	vmov	r1, r2, d0
   4:	2000      	movs	r0, #0
   6:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   a:	4282      	cmp	r2, r0
   c:	bf3e      	ittt	cc
   e:	2000      	movcc	r0, #0
  10:	2100      	movcc	r1, #0
  12:	4770      	bxcc	lr
  14:	2000      	movs	r0, #0
  16:	f2c4 30f0 	movt	r0, #17392	; 0x43f0
  1a:	4282      	cmp	r2, r0
  1c:	d21a      	bcs.n	54 <__fixunsdfdi+0x54>
  1e:	02d0      	lsls	r0, r2, #11
  20:	ea40 5051 	orr.w	r0, r0, r1, lsr #21
  24:	02c9      	lsls	r1, r1, #11
  26:	f040 4300 	orr.w	r3, r0, #2147483648	; 0x80000000
  2a:	203e      	movs	r0, #62	; 0x3e
  2c:	eba0 5012 	sub.w	r0, r0, r2, lsr #20
  30:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  34:	f1c2 0020 	rsb	r0, r2, #32
  38:	40d1      	lsrs	r1, r2
  3a:	fa03 f000 	lsl.w	r0, r3, r0
  3e:	4308      	orrs	r0, r1
  40:	f1b2 0120 	subs.w	r1, r2, #32
  44:	bf58      	it	pl
  46:	fa23 f001 	lsrpl.w	r0, r3, r1
  4a:	fa23 f102 	lsr.w	r1, r3, r2
  4e:	bf58      	it	pl
  50:	2100      	movpl	r1, #0
  52:	4770      	bx	lr
  54:	2300      	movs	r3, #0
  56:	2000      	movs	r0, #0
  58:	3901      	subs	r1, #1
  5a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  5e:	eb72 0103 	sbcs.w	r1, r2, r3
  62:	bf38      	it	cc
  64:	2001      	movcc	r0, #1
  66:	2800      	cmp	r0, #0
  68:	bf18      	it	ne
  6a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  6e:	4601      	mov	r1, r0
  70:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.193.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fcmplt:

00000000 <__aeabi_fcmplt>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	4684      	mov	ip, r0
   6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   a:	f04f 0000 	mov.w	r0, #0
   e:	bf9c      	itt	ls
  10:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  14:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  18:	d900      	bls.n	1c <__aeabi_fcmplt+0x1c>
  1a:	4770      	bx	lr
  1c:	431a      	orrs	r2, r3
  1e:	bf08      	it	eq
  20:	4770      	bxeq	lr
  22:	ea01 000c 	and.w	r0, r1, ip
  26:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  2a:	dd04      	ble.n	36 <__aeabi_fcmplt+0x36>
  2c:	2000      	movs	r0, #0
  2e:	458c      	cmp	ip, r1
  30:	bfb8      	it	lt
  32:	2001      	movlt	r0, #1
  34:	4770      	bx	lr
  36:	2000      	movs	r0, #0
  38:	458c      	cmp	ip, r1
  3a:	bfc8      	it	gt
  3c:	2001      	movgt	r0, #1
  3e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.194.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__lesf2:

00000000 <__lesf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	2001      	movs	r0, #1
   6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   e:	bf9e      	ittt	ls
  10:	ee10 ca90 	vmovls	ip, s1
  14:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  18:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1c:	d900      	bls.n	20 <__lesf2+0x20>
  1e:	4770      	bx	lr
  20:	ea52 0003 	orrs.w	r0, r2, r3
  24:	bf04      	itt	eq
  26:	2000      	moveq	r0, #0
  28:	4770      	bxeq	lr
  2a:	ea0c 0001 	and.w	r0, ip, r1
  2e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  32:	dd09      	ble.n	48 <__lesf2+0x48>
  34:	4561      	cmp	r1, ip
  36:	bfbc      	itt	lt
  38:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3c:	4770      	bxlt	lr
  3e:	ebb1 000c 	subs.w	r0, r1, ip
  42:	bf18      	it	ne
  44:	2001      	movne	r0, #1
  46:	4770      	bx	lr
  48:	4561      	cmp	r1, ip
  4a:	bfc4      	itt	gt
  4c:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  50:	4770      	bxgt	lr
  52:	e7f4      	b.n	3e <__lesf2+0x3e>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.195.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fcmpge:

00000000 <__aeabi_fcmpge>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   c:	bf9c      	itt	ls
   e:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  12:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  16:	d903      	bls.n	20 <__aeabi_fcmpge+0x20>
  18:	ea6f 000c 	mvn.w	r0, ip
  1c:	0fc0      	lsrs	r0, r0, #31
  1e:	4770      	bx	lr
  20:	431a      	orrs	r2, r3
  22:	d00c      	beq.n	3e <__aeabi_fcmpge+0x3e>
  24:	ea01 0200 	and.w	r2, r1, r0
  28:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
  2c:	dd0d      	ble.n	4a <__aeabi_fcmpge+0x4a>
  2e:	4288      	cmp	r0, r1
  30:	da13      	bge.n	5a <__aeabi_fcmpge+0x5a>
  32:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  36:	ea6f 000c 	mvn.w	r0, ip
  3a:	0fc0      	lsrs	r0, r0, #31
  3c:	4770      	bx	lr
  3e:	f04f 0c00 	mov.w	ip, #0
  42:	ea6f 000c 	mvn.w	r0, ip
  46:	0fc0      	lsrs	r0, r0, #31
  48:	4770      	bx	lr
  4a:	4288      	cmp	r0, r1
  4c:	dd05      	ble.n	5a <__aeabi_fcmpge+0x5a>
  4e:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  52:	ea6f 000c 	mvn.w	r0, ip
  56:	0fc0      	lsrs	r0, r0, #31
  58:	4770      	bx	lr
  5a:	ebb0 0c01 	subs.w	ip, r0, r1
  5e:	bf18      	it	ne
  60:	f04f 0c01 	movne.w	ip, #1
  64:	ea6f 000c 	mvn.w	r0, ip
  68:	0fc0      	lsrs	r0, r0, #31
  6a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.196.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_ui2f:

00000000 <__aeabi_ui2f>:
   0:	2800      	cmp	r0, #0
   2:	bf02      	ittt	eq
   4:	ed9f 0a0c 	vldreq	s0, [pc, #48]	; 38 <__aeabi_ui2f+0x38>
   8:	ee10 0a10 	vmoveq	r0, s0
   c:	4770      	bxeq	lr
   e:	fab0 f180 	clz	r1, r0
  12:	4088      	lsls	r0, r1
  14:	f3c0 12c0 	ubfx	r2, r0, #7, #1
  18:	ea22 2210 	bic.w	r2, r2, r0, lsr #8
  1c:	ebc2 6200 	rsb	r2, r2, r0, lsl #24
  20:	0a00      	lsrs	r0, r0, #8
  22:	eba0 50c1 	sub.w	r0, r0, r1, lsl #23
  26:	eb00 70d2 	add.w	r0, r0, r2, lsr #31
  2a:	f100 409d 	add.w	r0, r0, #1317011456	; 0x4e800000
  2e:	ee00 0a10 	vmov	s0, r0
  32:	ee10 0a10 	vmov	r0, s0
  36:	4770      	bx	lr
  38:	00000000 	.word	0x00000000

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.197.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixdfsi:

00000000 <__fixdfsi>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	2300      	movs	r3, #0
   6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   e:	429a      	cmp	r2, r3
  10:	bf3c      	itt	cc
  12:	2000      	movcc	r0, #0
  14:	4770      	bxcc	lr
  16:	2300      	movs	r3, #0
  18:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
  1c:	429a      	cmp	r2, r3
  1e:	d20f      	bcs.n	40 <__fixdfsi+0x40>
  20:	221e      	movs	r2, #30
  22:	0d40      	lsrs	r0, r0, #21
  24:	eba2 5211 	sub.w	r2, r2, r1, lsr #20
  28:	ea40 20c1 	orr.w	r0, r0, r1, lsl #11
  2c:	f002 021f 	and.w	r2, r2, #31
  30:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
  34:	2900      	cmp	r1, #0
  36:	fa20 f002 	lsr.w	r0, r0, r2
  3a:	bf48      	it	mi
  3c:	4240      	negmi	r0, r0
  3e:	4770      	bx	lr
  40:	2300      	movs	r3, #0
  42:	3801      	subs	r0, #1
  44:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  48:	eb72 0003 	sbcs.w	r0, r2, r3
  4c:	bf2e      	itee	cs
  4e:	2000      	movcs	r0, #0
  50:	f06f 4000 	mvncc.w	r0, #2147483648	; 0x80000000
  54:	ea80 70e1 	eorcc.w	r0, r0, r1, asr #31
  58:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.198.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_l2f:

00000000 <__aeabi_l2f>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	ea80 72e1 	eor.w	r2, r0, r1, asr #31
   8:	ebb2 7ee1 	subs.w	lr, r2, r1, asr #31
   c:	fabe f38e 	clz	r3, lr
  10:	f103 0c20 	add.w	ip, r3, #32
  14:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
  18:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
  1c:	2b00      	cmp	r3, #0
  1e:	bf18      	it	ne
  20:	fab3 fc83 	clzne	ip, r3
  24:	f00c 023f 	and.w	r2, ip, #63	; 0x3f
  28:	f1c2 0420 	rsb	r4, r2, #32
  2c:	4093      	lsls	r3, r2
  2e:	fa2e f404 	lsr.w	r4, lr, r4
  32:	4323      	orrs	r3, r4
  34:	f1b2 0420 	subs.w	r4, r2, #32
  38:	fa0e f202 	lsl.w	r2, lr, r2
  3c:	bf58      	it	pl
  3e:	fa0e f304 	lslpl.w	r3, lr, r4
  42:	bf58      	it	pl
  44:	2200      	movpl	r2, #0
  46:	0a14      	lsrs	r4, r2, #8
  48:	b292      	uxth	r2, r2
  4a:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  4e:	4308      	orrs	r0, r1
  50:	ea42 0204 	orr.w	r2, r2, r4
  54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  58:	ea4f 74d2 	mov.w	r4, r2, lsr #31
  5c:	ea24 2413 	bic.w	r4, r4, r3, lsr #8
  60:	eba2 0204 	sub.w	r2, r2, r4
  64:	ea4f 2413 	mov.w	r4, r3, lsr #8
  68:	eba4 54cc 	sub.w	r4, r4, ip, lsl #23
  6c:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  70:	bf08      	it	eq
  72:	0a1c      	lsreq	r4, r3, #8
  74:	eb04 70d2 	add.w	r0, r4, r2, lsr #31
  78:	4308      	orrs	r0, r1
  7a:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.199.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ashlsi3:

00000000 <__ashlsi3>:
   0:	06ca      	lsls	r2, r1, #27
   2:	bf41      	itttt	mi
   4:	f001 010f 	andmi.w	r1, r1, #15
   8:	4088      	lslmi	r0, r1
   a:	0400      	lslmi	r0, r0, #16
   c:	4770      	bxmi	lr
   e:	2900      	cmp	r1, #0
  10:	bf08      	it	eq
  12:	4770      	bxeq	lr
  14:	f001 020f 	and.w	r2, r1, #15
  18:	4249      	negs	r1, r1
  1a:	0c03      	lsrs	r3, r0, #16
  1c:	f001 010f 	and.w	r1, r1, #15
  20:	fa03 fc02 	lsl.w	ip, r3, r2
  24:	b283      	uxth	r3, r0
  26:	fa23 f101 	lsr.w	r1, r3, r1
  2a:	4090      	lsls	r0, r2
  2c:	ea41 010c 	orr.w	r1, r1, ip
  30:	b280      	uxth	r0, r0
  32:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
  36:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.2.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gtsf2vfp:

00000000 <__gtsf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bfc8      	it	gt
   c:	2001      	movgt	r0, #1
   e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.20.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memset:

00000000 <__aeabi_memset>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memset>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.200.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fcmple:

00000000 <__aeabi_fcmple>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f04f 0c01 	mov.w	ip, #1
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   c:	bf9c      	itt	ls
   e:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  12:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  16:	d905      	bls.n	24 <__aeabi_fcmple+0x24>
  18:	2000      	movs	r0, #0
  1a:	f1bc 0f01 	cmp.w	ip, #1
  1e:	bfb8      	it	lt
  20:	2001      	movlt	r0, #1
  22:	4770      	bx	lr
  24:	431a      	orrs	r2, r3
  26:	d009      	beq.n	3c <__aeabi_fcmple+0x3c>
  28:	ea01 0200 	and.w	r2, r1, r0
  2c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
  30:	dd07      	ble.n	42 <__aeabi_fcmple+0x42>
  32:	4288      	cmp	r0, r1
  34:	da07      	bge.n	46 <__aeabi_fcmple+0x46>
  36:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  3a:	e7ed      	b.n	18 <__aeabi_fcmple+0x18>
  3c:	f04f 0c00 	mov.w	ip, #0
  40:	e7ea      	b.n	18 <__aeabi_fcmple+0x18>
  42:	4288      	cmp	r0, r1
  44:	dcf7      	bgt.n	36 <__aeabi_fcmple+0x36>
  46:	ebb0 0c01 	subs.w	ip, r0, r1
  4a:	bf18      	it	ne
  4c:	f04f 0c01 	movne.w	ip, #1
  50:	e7e2      	b.n	18 <__aeabi_fcmple+0x18>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.201.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gesf2:

00000000 <__gesf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  10:	bf9e      	ittt	ls
  12:	ee10 ca90 	vmovls	ip, s1
  16:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  1a:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1e:	d900      	bls.n	22 <__gesf2+0x22>
  20:	4770      	bx	lr
  22:	ea52 0003 	orrs.w	r0, r2, r3
  26:	bf04      	itt	eq
  28:	2000      	moveq	r0, #0
  2a:	4770      	bxeq	lr
  2c:	ea0c 0001 	and.w	r0, ip, r1
  30:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  34:	dd09      	ble.n	4a <__gesf2+0x4a>
  36:	4561      	cmp	r1, ip
  38:	bfbc      	itt	lt
  3a:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3e:	4770      	bxlt	lr
  40:	ebb1 000c 	subs.w	r0, r1, ip
  44:	bf18      	it	ne
  46:	2001      	movne	r0, #1
  48:	4770      	bx	lr
  4a:	4561      	cmp	r1, ip
  4c:	bfc4      	itt	gt
  4e:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  52:	4770      	bxgt	lr
  54:	e7f4      	b.n	40 <__gesf2+0x40>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.202.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_llsl:

00000000 <__aeabi_llsl>:
   0:	0693      	lsls	r3, r2, #26
   2:	bf41      	itttt	mi
   4:	f002 011f 	andmi.w	r1, r2, #31
   8:	fa00 f101 	lslmi.w	r1, r0, r1
   c:	2000      	movmi	r0, #0
   e:	4770      	bxmi	lr
  10:	2a00      	cmp	r2, #0
  12:	bf08      	it	eq
  14:	4770      	bxeq	lr
  16:	f002 031f 	and.w	r3, r2, #31
  1a:	4252      	negs	r2, r2
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	4099      	lsls	r1, r3
  22:	fa20 f202 	lsr.w	r2, r0, r2
  26:	4311      	orrs	r1, r2
  28:	4098      	lsls	r0, r3
  2a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.203.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divmodti4:

00000000 <__divmodti4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b091      	sub	sp, #68	; 0x44
   a:	f107 0c08 	add.w	ip, r7, #8
   e:	f8d7 9014 	ldr.w	r9, [r7, #20]
  12:	461c      	mov	r4, r3
  14:	e89c 1048 	ldmia.w	ip, {r3, r6, ip}
  18:	ea80 70e4 	eor.w	r0, r0, r4, asr #31
  1c:	ea82 75e4 	eor.w	r5, r2, r4, asr #31
  20:	ea83 73e9 	eor.w	r3, r3, r9, asr #31
  24:	ea81 71e4 	eor.w	r1, r1, r4, asr #31
  28:	ebb3 73e9 	subs.w	r3, r3, r9, asr #31
  2c:	9302      	str	r3, [sp, #8]
  2e:	ea86 73e9 	eor.w	r3, r6, r9, asr #31
  32:	eb73 73e9 	sbcs.w	r3, r3, r9, asr #31
  36:	9303      	str	r3, [sp, #12]
  38:	ea8c 73e9 	eor.w	r3, ip, r9, asr #31
  3c:	eb73 73e9 	sbcs.w	r3, r3, r9, asr #31
  40:	9304      	str	r3, [sp, #16]
  42:	ea89 73e9 	eor.w	r3, r9, r9, asr #31
  46:	eb63 76e9 	sbc.w	r6, r3, r9, asr #31
  4a:	ebb0 72e4 	subs.w	r2, r0, r4, asr #31
  4e:	eb71 73e4 	sbcs.w	r3, r1, r4, asr #31
  52:	9605      	str	r6, [sp, #20]
  54:	eb75 70e4 	sbcs.w	r0, r5, r4, asr #31
  58:	9000      	str	r0, [sp, #0]
  5a:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
  5e:	eb60 70e4 	sbc.w	r0, r0, r4, asr #31
  62:	9001      	str	r0, [sp, #4]
  64:	a808      	add	r0, sp, #32
  66:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  6a:	9808      	ldr	r0, [sp, #32]
  6c:	f04f 0e00 	mov.w	lr, #0
  70:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  74:	9007      	str	r0, [sp, #28]
  76:	980b      	ldr	r0, [sp, #44]	; 0x2c
  78:	e9dd ba09 	ldrd	fp, sl, [sp, #36]	; 0x24
  7c:	9006      	str	r0, [sp, #24]
  7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  80:	e9dd 5c0d 	ldrd	r5, ip, [sp, #52]	; 0x34
  84:	425e      	negs	r6, r3
  86:	eb7e 0005 	sbcs.w	r0, lr, r5
  8a:	eb7e 010c 	sbcs.w	r1, lr, ip
  8e:	eb6e 0208 	sbc.w	r2, lr, r8
  92:	2c00      	cmp	r4, #0
  94:	bf5e      	ittt	pl
  96:	461e      	movpl	r6, r3
  98:	4628      	movpl	r0, r5
  9a:	4661      	movpl	r1, ip
  9c:	69bb      	ldr	r3, [r7, #24]
  9e:	2c00      	cmp	r4, #0
  a0:	bf58      	it	pl
  a2:	4642      	movpl	r2, r8
  a4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  a8:	e9c3 6000 	strd	r6, r0, [r3]
  ac:	f1dc 0000 	rsbs	r0, ip, #0
  b0:	e9c3 1202 	strd	r1, r2, [r3, #8]
  b4:	eb7e 010b 	sbcs.w	r1, lr, fp
  b8:	9d06      	ldr	r5, [sp, #24]
  ba:	eb7e 020a 	sbcs.w	r2, lr, sl
  be:	eb6e 0305 	sbc.w	r3, lr, r5
  c2:	ea99 0604 	eors.w	r6, r9, r4
  c6:	bf5f      	itttt	pl
  c8:	4659      	movpl	r1, fp
  ca:	4652      	movpl	r2, sl
  cc:	462b      	movpl	r3, r5
  ce:	4660      	movpl	r0, ip
  d0:	b011      	add	sp, #68	; 0x44
  d2:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.204.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::libm::fmodf::fmodf:

00000000 <compiler_builtins::math::libm::fmodf::fmodf>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	ee10 5a90 	vmov	r5, s1
   8:	0068      	lsls	r0, r5, #1
   a:	d024      	beq.n	56 <compiler_builtins::math::libm::fmodf::fmodf+0x56>
   c:	eef4 0a60 	vcmp.f32	s1, s1
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	d61f      	bvs.n	56 <compiler_builtins::math::libm::fmodf::fmodf+0x56>
  16:	ee10 ca10 	vmov	ip, s0
  1a:	f3cc 51c7 	ubfx	r1, ip, #23, #8
  1e:	29ff      	cmp	r1, #255	; 0xff
  20:	d019      	beq.n	56 <compiler_builtins::math::libm::fmodf::fmodf+0x56>
  22:	ebb0 0f4c 	cmp.w	r0, ip, lsl #1
  26:	d21b      	bcs.n	60 <compiler_builtins::math::libm::fmodf::fmodf+0x60>
  28:	f64f 7eff 	movw	lr, #65535	; 0xffff
  2c:	f3c5 52c7 	ubfx	r2, r5, #23, #8
  30:	f2c0 0e7f 	movt	lr, #127	; 0x7f
  34:	b1f1      	cbz	r1, 74 <compiler_builtins::math::libm::fmodf::fmodf+0x74>
  36:	ea0c 000e 	and.w	r0, ip, lr
  3a:	f500 0300 	add.w	r3, r0, #8388608	; 0x800000
  3e:	b3c2      	cbz	r2, b2 <compiler_builtins::math::libm::fmodf::fmodf+0xb2>
  40:	ea05 000e 	and.w	r0, r5, lr
  44:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
  48:	4291      	cmp	r1, r2
  4a:	dc55      	bgt.n	f8 <compiler_builtins::math::libm::fmodf::fmodf+0xf8>
  4c:	1a18      	subs	r0, r3, r0
  4e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  52:	dc77      	bgt.n	144 <compiler_builtins::math::libm::fmodf::fmodf+0x144>
  54:	e078      	b.n	148 <compiler_builtins::math::libm::fmodf::fmodf+0x148>
  56:	ee20 0a20 	vmul.f32	s0, s0, s1
  5a:	ee80 0a00 	vdiv.f32	s0, s0, s0
  5e:	bdb0      	pop	{r4, r5, r7, pc}
  60:	ed9f 1a55 	vldr	s2, [pc, #340]	; 1b8 <compiler_builtins::math::libm::fmodf::fmodf+0x1b8>
  64:	ea4f 014c 	mov.w	r1, ip, lsl #1
  68:	4281      	cmp	r1, r0
  6a:	ee20 1a01 	vmul.f32	s2, s0, s2
  6e:	fe01 0a00 	vseleq.f32	s0, s2, s0
  72:	bdb0      	pop	{r4, r5, r7, pc}
  74:	ea5f 234c 	movs.w	r3, ip, lsl #9
  78:	d40e      	bmi.n	98 <compiler_builtins::math::libm::fmodf::fmodf+0x98>
  7a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  7e:	0058      	lsls	r0, r3, #1
  80:	d40f      	bmi.n	a2 <compiler_builtins::math::libm::fmodf::fmodf+0xa2>
  82:	0098      	lsls	r0, r3, #2
  84:	d40a      	bmi.n	9c <compiler_builtins::math::libm::fmodf::fmodf+0x9c>
  86:	00d8      	lsls	r0, r3, #3
  88:	d40a      	bmi.n	a0 <compiler_builtins::math::libm::fmodf::fmodf+0xa0>
  8a:	3904      	subs	r1, #4
  8c:	011b      	lsls	r3, r3, #4
  8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
  92:	dcf4      	bgt.n	7e <compiler_builtins::math::libm::fmodf::fmodf+0x7e>
  94:	3101      	adds	r1, #1
  96:	e004      	b.n	a2 <compiler_builtins::math::libm::fmodf::fmodf+0xa2>
  98:	2100      	movs	r1, #0
  9a:	e002      	b.n	a2 <compiler_builtins::math::libm::fmodf::fmodf+0xa2>
  9c:	3901      	subs	r1, #1
  9e:	e000      	b.n	a2 <compiler_builtins::math::libm::fmodf::fmodf+0xa2>
  a0:	3902      	subs	r1, #2
  a2:	f1c1 0001 	rsb	r0, r1, #1
  a6:	f000 001f 	and.w	r0, r0, #31
  aa:	fa0c f300 	lsl.w	r3, ip, r0
  ae:	2a00      	cmp	r2, #0
  b0:	d1c6      	bne.n	40 <compiler_builtins::math::libm::fmodf::fmodf+0x40>
  b2:	0268      	lsls	r0, r5, #9
  b4:	d40e      	bmi.n	d4 <compiler_builtins::math::libm::fmodf::fmodf+0xd4>
  b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  ba:	0044      	lsls	r4, r0, #1
  bc:	d40f      	bmi.n	de <compiler_builtins::math::libm::fmodf::fmodf+0xde>
  be:	0084      	lsls	r4, r0, #2
  c0:	d40a      	bmi.n	d8 <compiler_builtins::math::libm::fmodf::fmodf+0xd8>
  c2:	00c4      	lsls	r4, r0, #3
  c4:	d40a      	bmi.n	dc <compiler_builtins::math::libm::fmodf::fmodf+0xdc>
  c6:	3a04      	subs	r2, #4
  c8:	0100      	lsls	r0, r0, #4
  ca:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  ce:	dcf4      	bgt.n	ba <compiler_builtins::math::libm::fmodf::fmodf+0xba>
  d0:	3201      	adds	r2, #1
  d2:	e004      	b.n	de <compiler_builtins::math::libm::fmodf::fmodf+0xde>
  d4:	2200      	movs	r2, #0
  d6:	e002      	b.n	de <compiler_builtins::math::libm::fmodf::fmodf+0xde>
  d8:	3a01      	subs	r2, #1
  da:	e000      	b.n	de <compiler_builtins::math::libm::fmodf::fmodf+0xde>
  dc:	3a02      	subs	r2, #2
  de:	f1c2 0001 	rsb	r0, r2, #1
  e2:	f000 001f 	and.w	r0, r0, #31
  e6:	fa05 f000 	lsl.w	r0, r5, r0
  ea:	4291      	cmp	r1, r2
  ec:	dc04      	bgt.n	f8 <compiler_builtins::math::libm::fmodf::fmodf+0xf8>
  ee:	e7ad      	b.n	4c <compiler_builtins::math::libm::fmodf::fmodf+0x4c>
  f0:	3904      	subs	r1, #4
  f2:	005b      	lsls	r3, r3, #1
  f4:	4291      	cmp	r1, r2
  f6:	dd20      	ble.n	13a <compiler_builtins::math::libm::fmodf::fmodf+0x13a>
  f8:	1a1c      	subs	r4, r3, r0
  fa:	2c00      	cmp	r4, #0
  fc:	d401      	bmi.n	102 <compiler_builtins::math::libm::fmodf::fmodf+0x102>
  fe:	4623      	mov	r3, r4
 100:	d036      	beq.n	170 <compiler_builtins::math::libm::fmodf::fmodf+0x170>
 102:	1e4d      	subs	r5, r1, #1
 104:	005b      	lsls	r3, r3, #1
 106:	4295      	cmp	r5, r2
 108:	dd17      	ble.n	13a <compiler_builtins::math::libm::fmodf::fmodf+0x13a>
 10a:	1a1c      	subs	r4, r3, r0
 10c:	2c00      	cmp	r4, #0
 10e:	d401      	bmi.n	114 <compiler_builtins::math::libm::fmodf::fmodf+0x114>
 110:	4623      	mov	r3, r4
 112:	d02d      	beq.n	170 <compiler_builtins::math::libm::fmodf::fmodf+0x170>
 114:	1e8d      	subs	r5, r1, #2
 116:	005b      	lsls	r3, r3, #1
 118:	4295      	cmp	r5, r2
 11a:	dd0e      	ble.n	13a <compiler_builtins::math::libm::fmodf::fmodf+0x13a>
 11c:	1a1c      	subs	r4, r3, r0
 11e:	2c00      	cmp	r4, #0
 120:	d401      	bmi.n	126 <compiler_builtins::math::libm::fmodf::fmodf+0x126>
 122:	4623      	mov	r3, r4
 124:	d024      	beq.n	170 <compiler_builtins::math::libm::fmodf::fmodf+0x170>
 126:	1ecd      	subs	r5, r1, #3
 128:	005b      	lsls	r3, r3, #1
 12a:	4295      	cmp	r5, r2
 12c:	dd05      	ble.n	13a <compiler_builtins::math::libm::fmodf::fmodf+0x13a>
 12e:	1a1c      	subs	r4, r3, r0
 130:	2c00      	cmp	r4, #0
 132:	d4dd      	bmi.n	f0 <compiler_builtins::math::libm::fmodf::fmodf+0xf0>
 134:	4623      	mov	r3, r4
 136:	d1db      	bne.n	f0 <compiler_builtins::math::libm::fmodf::fmodf+0xf0>
 138:	e01a      	b.n	170 <compiler_builtins::math::libm::fmodf::fmodf+0x170>
 13a:	4611      	mov	r1, r2
 13c:	1a18      	subs	r0, r3, r0
 13e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 142:	dd01      	ble.n	148 <compiler_builtins::math::libm::fmodf::fmodf+0x148>
 144:	4603      	mov	r3, r0
 146:	b198      	cbz	r0, 170 <compiler_builtins::math::libm::fmodf::fmodf+0x170>
 148:	2200      	movs	r2, #0
 14a:	ebb2 5fd3 	cmp.w	r2, r3, lsr #23
 14e:	d114      	bne.n	17a <compiler_builtins::math::libm::fmodf::fmodf+0x17a>
 150:	ebb2 5f93 	cmp.w	r2, r3, lsr #22
 154:	d113      	bne.n	17e <compiler_builtins::math::libm::fmodf::fmodf+0x17e>
 156:	ebb2 5f53 	cmp.w	r2, r3, lsr #21
 15a:	d113      	bne.n	184 <compiler_builtins::math::libm::fmodf::fmodf+0x184>
 15c:	ebb2 5f13 	cmp.w	r2, r3, lsr #20
 160:	d113      	bne.n	18a <compiler_builtins::math::libm::fmodf::fmodf+0x18a>
 162:	3904      	subs	r1, #4
 164:	0118      	lsls	r0, r3, #4
 166:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 16a:	4603      	mov	r3, r0
 16c:	d3f0      	bcc.n	150 <compiler_builtins::math::libm::fmodf::fmodf+0x150>
 16e:	e00e      	b.n	18e <compiler_builtins::math::libm::fmodf::fmodf+0x18e>
 170:	ed9f 1a11 	vldr	s2, [pc, #68]	; 1b8 <compiler_builtins::math::libm::fmodf::fmodf+0x1b8>
 174:	ee20 0a01 	vmul.f32	s0, s0, s2
 178:	bdb0      	pop	{r4, r5, r7, pc}
 17a:	4618      	mov	r0, r3
 17c:	e007      	b.n	18e <compiler_builtins::math::libm::fmodf::fmodf+0x18e>
 17e:	3901      	subs	r1, #1
 180:	0058      	lsls	r0, r3, #1
 182:	e004      	b.n	18e <compiler_builtins::math::libm::fmodf::fmodf+0x18e>
 184:	3902      	subs	r1, #2
 186:	0098      	lsls	r0, r3, #2
 188:	e001      	b.n	18e <compiler_builtins::math::libm::fmodf::fmodf+0x18e>
 18a:	3903      	subs	r1, #3
 18c:	00d8      	lsls	r0, r3, #3
 18e:	f00c 4200 	and.w	r2, ip, #2147483648	; 0x80000000
 192:	2900      	cmp	r1, #0
 194:	dd07      	ble.n	1a6 <compiler_builtins::math::libm::fmodf::fmodf+0x1a6>
 196:	f5a0 0000 	sub.w	r0, r0, #8388608	; 0x800000
 19a:	ea40 50c1 	orr.w	r0, r0, r1, lsl #23
 19e:	4310      	orrs	r0, r2
 1a0:	ee00 0a10 	vmov	s0, r0
 1a4:	bdb0      	pop	{r4, r5, r7, pc}
 1a6:	f1c1 0101 	rsb	r1, r1, #1
 1aa:	f001 011f 	and.w	r1, r1, #31
 1ae:	40c8      	lsrs	r0, r1
 1b0:	4310      	orrs	r0, r2
 1b2:	ee00 0a10 	vmov	s0, r0
 1b6:	bdb0      	pop	{r4, r5, r7, pc}
 1b8:	00000000 	.word	0x00000000

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.205.rcgu.o:     file format elf32-littlearm


compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.206.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::cmp::__gesf2:

00000000 <compiler_builtins::float::cmp::__gesf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  10:	bf9e      	ittt	ls
  12:	ee10 ca90 	vmovls	ip, s1
  16:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  1a:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1e:	d900      	bls.n	22 <compiler_builtins::float::cmp::__gesf2+0x22>
  20:	4770      	bx	lr
  22:	ea52 0003 	orrs.w	r0, r2, r3
  26:	bf04      	itt	eq
  28:	2000      	moveq	r0, #0
  2a:	4770      	bxeq	lr
  2c:	ea0c 0001 	and.w	r0, ip, r1
  30:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  34:	dd09      	ble.n	4a <compiler_builtins::float::cmp::__gesf2+0x4a>
  36:	4561      	cmp	r1, ip
  38:	bfbc      	itt	lt
  3a:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3e:	4770      	bxlt	lr
  40:	ebb1 000c 	subs.w	r0, r1, ip
  44:	bf18      	it	ne
  46:	2001      	movne	r0, #1
  48:	4770      	bx	lr
  4a:	4561      	cmp	r1, ip
  4c:	bfc4      	itt	gt
  4e:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  52:	4770      	bxgt	lr
  54:	e7f4      	b.n	40 <compiler_builtins::float::cmp::__gesf2+0x40>

Disassembly of section .text.compiler_builtins::float::cmp::__unordsf2:

00000000 <compiler_builtins::float::cmp::__unordsf2>:
   0:	ee10 0a90 	vmov	r0, s1
   4:	2200      	movs	r2, #0
   6:	ee10 1a10 	vmov	r1, s0
   a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  12:	f04f 0000 	mov.w	r0, #0
  16:	bf88      	it	hi
  18:	2001      	movhi	r0, #1
  1a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  1e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  22:	bf88      	it	hi
  24:	2201      	movhi	r2, #1
  26:	4310      	orrs	r0, r2
  28:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__eqsf2:

00000000 <compiler_builtins::float::cmp::__eqsf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	2001      	movs	r0, #1
   6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   e:	bf9e      	ittt	ls
  10:	ee10 ca90 	vmovls	ip, s1
  14:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  18:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1c:	d900      	bls.n	20 <compiler_builtins::float::cmp::__eqsf2+0x20>
  1e:	4770      	bx	lr
  20:	ea52 0003 	orrs.w	r0, r2, r3
  24:	bf04      	itt	eq
  26:	2000      	moveq	r0, #0
  28:	4770      	bxeq	lr
  2a:	ea0c 0001 	and.w	r0, ip, r1
  2e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  32:	dd09      	ble.n	48 <compiler_builtins::float::cmp::__eqsf2+0x48>
  34:	4561      	cmp	r1, ip
  36:	bfbc      	itt	lt
  38:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3c:	4770      	bxlt	lr
  3e:	ebb1 000c 	subs.w	r0, r1, ip
  42:	bf18      	it	ne
  44:	2001      	movne	r0, #1
  46:	4770      	bx	lr
  48:	4561      	cmp	r1, ip
  4a:	bfc4      	itt	gt
  4c:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  50:	4770      	bxgt	lr
  52:	e7f4      	b.n	3e <compiler_builtins::float::cmp::__eqsf2+0x3e>

Disassembly of section .text.compiler_builtins::float::cmp::__gedf2:

00000000 <compiler_builtins::float::cmp::__gedf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  12:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  16:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  1a:	4253      	negs	r3, r2
  1c:	eb75 0301 	sbcs.w	r3, r5, r1
  20:	d328      	bcc.n	74 <compiler_builtins::float::cmp::__gedf2+0x74>
  22:	ec5c 3b11 	vmov	r3, ip, d1
  26:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  2a:	425e      	negs	r6, r3
  2c:	41a5      	sbcs	r5, r4
  2e:	d321      	bcc.n	74 <compiler_builtins::float::cmp::__gedf2+0x74>
  30:	ea43 0002 	orr.w	r0, r3, r2
  34:	4321      	orrs	r1, r4
  36:	4308      	orrs	r0, r1
  38:	d00d      	beq.n	56 <compiler_builtins::float::cmp::__gedf2+0x56>
  3a:	ea0c 000e 	and.w	r0, ip, lr
  3e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  42:	dd0c      	ble.n	5e <compiler_builtins::float::cmp::__gedf2+0x5e>
  44:	1ad0      	subs	r0, r2, r3
  46:	eb7e 000c 	sbcs.w	r0, lr, ip
  4a:	da0c      	bge.n	66 <compiler_builtins::float::cmp::__gedf2+0x66>
  4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	2000      	movs	r0, #0
  58:	f85d bb04 	ldr.w	fp, [sp], #4
  5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5e:	1a98      	subs	r0, r3, r2
  60:	eb7c 000e 	sbcs.w	r0, ip, lr
  64:	dbf2      	blt.n	4c <compiler_builtins::float::cmp::__gedf2+0x4c>
  66:	ea82 0003 	eor.w	r0, r2, r3
  6a:	ea8e 010c 	eor.w	r1, lr, ip
  6e:	4308      	orrs	r0, r1
  70:	bf18      	it	ne
  72:	2001      	movne	r0, #1
  74:	f85d bb04 	ldr.w	fp, [sp], #4
  78:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__unorddf2:

00000000 <compiler_builtins::float::cmp::__unorddf2>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b11 	vmov	r0, r1, d1
   8:	f240 0e00 	movw	lr, #0
   c:	ec53 cb10 	vmov	ip, r3, d0
  10:	f6c7 7ef0 	movt	lr, #32752	; 0x7ff0
  14:	2200      	movs	r2, #0
  16:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  1a:	4240      	negs	r0, r0
  1c:	eb7e 0001 	sbcs.w	r0, lr, r1
  20:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
  24:	f04f 0000 	mov.w	r0, #0
  28:	bf38      	it	cc
  2a:	2001      	movcc	r0, #1
  2c:	f1dc 0300 	rsbs	r3, ip, #0
  30:	eb7e 0101 	sbcs.w	r1, lr, r1
  34:	bf38      	it	cc
  36:	2201      	movcc	r2, #1
  38:	4310      	orrs	r0, r2
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__eqdf2:

00000000 <compiler_builtins::float::cmp::__eqdf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	2001      	movs	r0, #1
  10:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  14:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  18:	4253      	negs	r3, r2
  1a:	eb75 0301 	sbcs.w	r3, r5, r1
  1e:	d328      	bcc.n	72 <compiler_builtins::float::cmp::__eqdf2+0x72>
  20:	ec5c 3b11 	vmov	r3, ip, d1
  24:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  28:	425e      	negs	r6, r3
  2a:	41a5      	sbcs	r5, r4
  2c:	d321      	bcc.n	72 <compiler_builtins::float::cmp::__eqdf2+0x72>
  2e:	ea43 0002 	orr.w	r0, r3, r2
  32:	4321      	orrs	r1, r4
  34:	4308      	orrs	r0, r1
  36:	d00d      	beq.n	54 <compiler_builtins::float::cmp::__eqdf2+0x54>
  38:	ea0c 000e 	and.w	r0, ip, lr
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd0c      	ble.n	5c <compiler_builtins::float::cmp::__eqdf2+0x5c>
  42:	1ad0      	subs	r0, r2, r3
  44:	eb7e 000c 	sbcs.w	r0, lr, ip
  48:	da0c      	bge.n	64 <compiler_builtins::float::cmp::__eqdf2+0x64>
  4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  54:	2000      	movs	r0, #0
  56:	f85d bb04 	ldr.w	fp, [sp], #4
  5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5c:	1a98      	subs	r0, r3, r2
  5e:	eb7c 000e 	sbcs.w	r0, ip, lr
  62:	dbf2      	blt.n	4a <compiler_builtins::float::cmp::__eqdf2+0x4a>
  64:	ea82 0003 	eor.w	r0, r2, r3
  68:	ea8e 010c 	eor.w	r1, lr, ip
  6c:	4308      	orrs	r0, r1
  6e:	bf18      	it	ne
  70:	2001      	movne	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_fcmple:

00000000 <compiler_builtins::float::cmp::__aeabi_fcmple>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f04f 0c01 	mov.w	ip, #1
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   c:	bf9c      	itt	ls
   e:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  12:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  16:	d905      	bls.n	24 <compiler_builtins::float::cmp::__aeabi_fcmple+0x24>
  18:	2000      	movs	r0, #0
  1a:	f1bc 0f01 	cmp.w	ip, #1
  1e:	bfb8      	it	lt
  20:	2001      	movlt	r0, #1
  22:	4770      	bx	lr
  24:	431a      	orrs	r2, r3
  26:	d009      	beq.n	3c <compiler_builtins::float::cmp::__aeabi_fcmple+0x3c>
  28:	ea01 0200 	and.w	r2, r1, r0
  2c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
  30:	dd07      	ble.n	42 <compiler_builtins::float::cmp::__aeabi_fcmple+0x42>
  32:	4288      	cmp	r0, r1
  34:	da07      	bge.n	46 <compiler_builtins::float::cmp::__aeabi_fcmple+0x46>
  36:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  3a:	e7ed      	b.n	18 <compiler_builtins::float::cmp::__aeabi_fcmple+0x18>
  3c:	f04f 0c00 	mov.w	ip, #0
  40:	e7ea      	b.n	18 <compiler_builtins::float::cmp::__aeabi_fcmple+0x18>
  42:	4288      	cmp	r0, r1
  44:	dcf7      	bgt.n	36 <compiler_builtins::float::cmp::__aeabi_fcmple+0x36>
  46:	ebb0 0c01 	subs.w	ip, r0, r1
  4a:	bf18      	it	ne
  4c:	f04f 0c01 	movne.w	ip, #1
  50:	e7e2      	b.n	18 <compiler_builtins::float::cmp::__aeabi_fcmple+0x18>

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_fcmpge:

00000000 <compiler_builtins::float::cmp::__aeabi_fcmpge>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   c:	bf9c      	itt	ls
   e:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  12:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  16:	d903      	bls.n	20 <compiler_builtins::float::cmp::__aeabi_fcmpge+0x20>
  18:	ea6f 000c 	mvn.w	r0, ip
  1c:	0fc0      	lsrs	r0, r0, #31
  1e:	4770      	bx	lr
  20:	431a      	orrs	r2, r3
  22:	d00c      	beq.n	3e <compiler_builtins::float::cmp::__aeabi_fcmpge+0x3e>
  24:	ea01 0200 	and.w	r2, r1, r0
  28:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
  2c:	dd0d      	ble.n	4a <compiler_builtins::float::cmp::__aeabi_fcmpge+0x4a>
  2e:	4288      	cmp	r0, r1
  30:	da13      	bge.n	5a <compiler_builtins::float::cmp::__aeabi_fcmpge+0x5a>
  32:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  36:	ea6f 000c 	mvn.w	r0, ip
  3a:	0fc0      	lsrs	r0, r0, #31
  3c:	4770      	bx	lr
  3e:	f04f 0c00 	mov.w	ip, #0
  42:	ea6f 000c 	mvn.w	r0, ip
  46:	0fc0      	lsrs	r0, r0, #31
  48:	4770      	bx	lr
  4a:	4288      	cmp	r0, r1
  4c:	dd05      	ble.n	5a <compiler_builtins::float::cmp::__aeabi_fcmpge+0x5a>
  4e:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  52:	ea6f 000c 	mvn.w	r0, ip
  56:	0fc0      	lsrs	r0, r0, #31
  58:	4770      	bx	lr
  5a:	ebb0 0c01 	subs.w	ip, r0, r1
  5e:	bf18      	it	ne
  60:	f04f 0c01 	movne.w	ip, #1
  64:	ea6f 000c 	mvn.w	r0, ip
  68:	0fc0      	lsrs	r0, r0, #31
  6a:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_fcmpeq:

00000000 <compiler_builtins::float::cmp::__aeabi_fcmpeq>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	4684      	mov	ip, r0
   6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   a:	f04f 0000 	mov.w	r0, #0
   e:	bf9c      	itt	ls
  10:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  14:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  18:	d900      	bls.n	1c <compiler_builtins::float::cmp::__aeabi_fcmpeq+0x1c>
  1a:	4770      	bx	lr
  1c:	ea52 0003 	orrs.w	r0, r2, r3
  20:	bf04      	itt	eq
  22:	2001      	moveq	r0, #1
  24:	4770      	bxeq	lr
  26:	ebac 0001 	sub.w	r0, ip, r1
  2a:	fab0 f080 	clz	r0, r0
  2e:	0940      	lsrs	r0, r0, #5
  30:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_fcmplt:

00000000 <compiler_builtins::float::cmp::__aeabi_fcmplt>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	4684      	mov	ip, r0
   6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   a:	f04f 0000 	mov.w	r0, #0
   e:	bf9c      	itt	ls
  10:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  14:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  18:	d900      	bls.n	1c <compiler_builtins::float::cmp::__aeabi_fcmplt+0x1c>
  1a:	4770      	bx	lr
  1c:	431a      	orrs	r2, r3
  1e:	bf08      	it	eq
  20:	4770      	bxeq	lr
  22:	ea01 000c 	and.w	r0, r1, ip
  26:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  2a:	dd04      	ble.n	36 <compiler_builtins::float::cmp::__aeabi_fcmplt+0x36>
  2c:	2000      	movs	r0, #0
  2e:	458c      	cmp	ip, r1
  30:	bfb8      	it	lt
  32:	2001      	movlt	r0, #1
  34:	4770      	bx	lr
  36:	2000      	movs	r0, #0
  38:	458c      	cmp	ip, r1
  3a:	bfc8      	it	gt
  3c:	2001      	movgt	r0, #1
  3e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_fcmpgt:

00000000 <compiler_builtins::float::cmp::__aeabi_fcmpgt>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   c:	bf9c      	itt	ls
   e:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  12:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  16:	d905      	bls.n	24 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x24>
  18:	2000      	movs	r0, #0
  1a:	f1bc 0f00 	cmp.w	ip, #0
  1e:	bfc8      	it	gt
  20:	2001      	movgt	r0, #1
  22:	4770      	bx	lr
  24:	431a      	orrs	r2, r3
  26:	d009      	beq.n	3c <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x3c>
  28:	ea01 0200 	and.w	r2, r1, r0
  2c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
  30:	dd07      	ble.n	42 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x42>
  32:	4288      	cmp	r0, r1
  34:	da07      	bge.n	46 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x46>
  36:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  3a:	e7ed      	b.n	18 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x18>
  3c:	f04f 0c00 	mov.w	ip, #0
  40:	e7ea      	b.n	18 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x18>
  42:	4288      	cmp	r0, r1
  44:	dcf7      	bgt.n	36 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x36>
  46:	ebb0 0c01 	subs.w	ip, r0, r1
  4a:	bf18      	it	ne
  4c:	f04f 0c01 	movne.w	ip, #1
  50:	e7e2      	b.n	18 <compiler_builtins::float::cmp::__aeabi_fcmpgt+0x18>

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_dcmple:

00000000 <compiler_builtins::float::cmp::__aeabi_dcmple>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	2400      	movs	r4, #0
   a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
   e:	4245      	negs	r5, r0
  10:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  14:	f04f 0c01 	mov.w	ip, #1
  18:	eb74 050e 	sbcs.w	r5, r4, lr
  1c:	d324      	bcc.n	68 <compiler_builtins::float::cmp::__aeabi_dcmple+0x68>
  1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  22:	4256      	negs	r6, r2
  24:	41ac      	sbcs	r4, r5
  26:	d31f      	bcc.n	68 <compiler_builtins::float::cmp::__aeabi_dcmple+0x68>
  28:	ea42 0600 	orr.w	r6, r2, r0
  2c:	ea45 050e 	orr.w	r5, r5, lr
  30:	432e      	orrs	r6, r5
  32:	d00b      	beq.n	4c <compiler_builtins::float::cmp::__aeabi_dcmple+0x4c>
  34:	ea03 0601 	and.w	r6, r3, r1
  38:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  3c:	dd09      	ble.n	52 <compiler_builtins::float::cmp::__aeabi_dcmple+0x52>
  3e:	1a86      	subs	r6, r0, r2
  40:	eb71 0603 	sbcs.w	r6, r1, r3
  44:	da09      	bge.n	5a <compiler_builtins::float::cmp::__aeabi_dcmple+0x5a>
  46:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4a:	e00d      	b.n	68 <compiler_builtins::float::cmp::__aeabi_dcmple+0x68>
  4c:	f04f 0c00 	mov.w	ip, #0
  50:	e00a      	b.n	68 <compiler_builtins::float::cmp::__aeabi_dcmple+0x68>
  52:	1a16      	subs	r6, r2, r0
  54:	eb73 0601 	sbcs.w	r6, r3, r1
  58:	dbf5      	blt.n	46 <compiler_builtins::float::cmp::__aeabi_dcmple+0x46>
  5a:	4050      	eors	r0, r2
  5c:	4059      	eors	r1, r3
  5e:	ea50 0c01 	orrs.w	ip, r0, r1
  62:	bf18      	it	ne
  64:	f04f 0c01 	movne.w	ip, #1
  68:	2000      	movs	r0, #0
  6a:	f1bc 0f01 	cmp.w	ip, #1
  6e:	bfb8      	it	lt
  70:	2001      	movlt	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_dcmpge:

00000000 <compiler_builtins::float::cmp::__aeabi_dcmpge>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	2400      	movs	r4, #0
   a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
   e:	4245      	negs	r5, r0
  10:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  14:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  18:	eb74 050e 	sbcs.w	r5, r4, lr
  1c:	d315      	bcc.n	4a <compiler_builtins::float::cmp::__aeabi_dcmpge+0x4a>
  1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  22:	4256      	negs	r6, r2
  24:	41ac      	sbcs	r4, r5
  26:	d310      	bcc.n	4a <compiler_builtins::float::cmp::__aeabi_dcmpge+0x4a>
  28:	ea42 0600 	orr.w	r6, r2, r0
  2c:	ea45 050e 	orr.w	r5, r5, lr
  30:	432e      	orrs	r6, r5
  32:	d010      	beq.n	56 <compiler_builtins::float::cmp::__aeabi_dcmpge+0x56>
  34:	ea03 0601 	and.w	r6, r3, r1
  38:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  3c:	dd13      	ble.n	66 <compiler_builtins::float::cmp::__aeabi_dcmpge+0x66>
  3e:	1a86      	subs	r6, r0, r2
  40:	eb71 0603 	sbcs.w	r6, r1, r3
  44:	da1b      	bge.n	7e <compiler_builtins::float::cmp::__aeabi_dcmpge+0x7e>
  46:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4a:	ea6f 000c 	mvn.w	r0, ip
  4e:	0fc0      	lsrs	r0, r0, #31
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	f04f 0c00 	mov.w	ip, #0
  5a:	ea6f 000c 	mvn.w	r0, ip
  5e:	0fc0      	lsrs	r0, r0, #31
  60:	f85d bb04 	ldr.w	fp, [sp], #4
  64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  66:	1a16      	subs	r6, r2, r0
  68:	eb73 0601 	sbcs.w	r6, r3, r1
  6c:	da07      	bge.n	7e <compiler_builtins::float::cmp::__aeabi_dcmpge+0x7e>
  6e:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  72:	ea6f 000c 	mvn.w	r0, ip
  76:	0fc0      	lsrs	r0, r0, #31
  78:	f85d bb04 	ldr.w	fp, [sp], #4
  7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  7e:	4050      	eors	r0, r2
  80:	4059      	eors	r1, r3
  82:	ea50 0c01 	orrs.w	ip, r0, r1
  86:	bf18      	it	ne
  88:	f04f 0c01 	movne.w	ip, #1
  8c:	ea6f 000c 	mvn.w	r0, ip
  90:	0fc0      	lsrs	r0, r0, #31
  92:	f85d bb04 	ldr.w	fp, [sp], #4
  96:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_dcmpeq:

00000000 <compiler_builtins::float::cmp::__aeabi_dcmpeq>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4684      	mov	ip, r0
   a:	2400      	movs	r4, #0
   c:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
  10:	f1dc 0500 	rsbs	r5, ip, #0
  14:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  18:	f04f 0000 	mov.w	r0, #0
  1c:	eb74 050e 	sbcs.w	r5, r4, lr
  20:	d311      	bcc.n	46 <compiler_builtins::float::cmp::__aeabi_dcmpeq+0x46>
  22:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  26:	4256      	negs	r6, r2
  28:	41ac      	sbcs	r4, r5
  2a:	d30c      	bcc.n	46 <compiler_builtins::float::cmp::__aeabi_dcmpeq+0x46>
  2c:	ea42 000c 	orr.w	r0, r2, ip
  30:	ea45 060e 	orr.w	r6, r5, lr
  34:	4330      	orrs	r0, r6
  36:	d009      	beq.n	4c <compiler_builtins::float::cmp::__aeabi_dcmpeq+0x4c>
  38:	ea8c 0002 	eor.w	r0, ip, r2
  3c:	4059      	eors	r1, r3
  3e:	4308      	orrs	r0, r1
  40:	fab0 f080 	clz	r0, r0
  44:	0940      	lsrs	r0, r0, #5
  46:	f85d bb04 	ldr.w	fp, [sp], #4
  4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4c:	2001      	movs	r0, #1
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_dcmplt:

00000000 <compiler_builtins::float::cmp::__aeabi_dcmplt>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	4684      	mov	ip, r0
   a:	2400      	movs	r4, #0
   c:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
  10:	f1dc 0500 	rsbs	r5, ip, #0
  14:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  18:	f04f 0000 	mov.w	r0, #0
  1c:	eb74 050e 	sbcs.w	r5, r4, lr
  20:	d316      	bcc.n	50 <compiler_builtins::float::cmp::__aeabi_dcmplt+0x50>
  22:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  26:	4256      	negs	r6, r2
  28:	41ac      	sbcs	r4, r5
  2a:	d311      	bcc.n	50 <compiler_builtins::float::cmp::__aeabi_dcmplt+0x50>
  2c:	ea42 040c 	orr.w	r4, r2, ip
  30:	ea45 060e 	orr.w	r6, r5, lr
  34:	4326      	orrs	r6, r4
  36:	d00b      	beq.n	50 <compiler_builtins::float::cmp::__aeabi_dcmplt+0x50>
  38:	ea03 0001 	and.w	r0, r3, r1
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd09      	ble.n	56 <compiler_builtins::float::cmp::__aeabi_dcmplt+0x56>
  42:	ebbc 0202 	subs.w	r2, ip, r2
  46:	f04f 0000 	mov.w	r0, #0
  4a:	4199      	sbcs	r1, r3
  4c:	bfb8      	it	lt
  4e:	2001      	movlt	r0, #1
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	ebb2 020c 	subs.w	r2, r2, ip
  5a:	f04f 0000 	mov.w	r0, #0
  5e:	eb73 0101 	sbcs.w	r1, r3, r1
  62:	bfb8      	it	lt
  64:	2001      	movlt	r0, #1
  66:	f85d bb04 	ldr.w	fp, [sp], #4
  6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__aeabi_dcmpgt:

00000000 <compiler_builtins::float::cmp::__aeabi_dcmpgt>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	2400      	movs	r4, #0
   a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
   e:	4245      	negs	r5, r0
  10:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  14:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  18:	eb74 050e 	sbcs.w	r5, r4, lr
  1c:	d324      	bcc.n	68 <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x68>
  1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  22:	4256      	negs	r6, r2
  24:	41ac      	sbcs	r4, r5
  26:	d31f      	bcc.n	68 <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x68>
  28:	ea42 0600 	orr.w	r6, r2, r0
  2c:	ea45 050e 	orr.w	r5, r5, lr
  30:	432e      	orrs	r6, r5
  32:	d00b      	beq.n	4c <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x4c>
  34:	ea03 0601 	and.w	r6, r3, r1
  38:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  3c:	dd09      	ble.n	52 <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x52>
  3e:	1a86      	subs	r6, r0, r2
  40:	eb71 0603 	sbcs.w	r6, r1, r3
  44:	da09      	bge.n	5a <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x5a>
  46:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4a:	e00d      	b.n	68 <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x68>
  4c:	f04f 0c00 	mov.w	ip, #0
  50:	e00a      	b.n	68 <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x68>
  52:	1a16      	subs	r6, r2, r0
  54:	eb73 0601 	sbcs.w	r6, r3, r1
  58:	dbf5      	blt.n	46 <compiler_builtins::float::cmp::__aeabi_dcmpgt+0x46>
  5a:	4050      	eors	r0, r2
  5c:	4059      	eors	r1, r3
  5e:	ea50 0c01 	orrs.w	ip, r0, r1
  62:	bf18      	it	ne
  64:	f04f 0c01 	movne.w	ip, #1
  68:	2000      	movs	r0, #0
  6a:	f1bc 0f00 	cmp.w	ip, #0
  6e:	bfc8      	it	gt
  70:	2001      	movgt	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__gesf2vfp:

00000000 <compiler_builtins::float::cmp::__gesf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bfa8      	it	ge
   c:	2001      	movge	r0, #1
   e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__gedf2vfp:

00000000 <compiler_builtins::float::cmp::__gedf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpge>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__gtsf2vfp:

00000000 <compiler_builtins::float::cmp::__gtsf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bfc8      	it	gt
   c:	2001      	movgt	r0, #1
   e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__gtdf2vfp:

00000000 <compiler_builtins::float::cmp::__gtdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__ltsf2vfp:

00000000 <compiler_builtins::float::cmp::__ltsf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf48      	it	mi
   c:	2001      	movmi	r0, #1
   e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__ltdf2vfp:

00000000 <compiler_builtins::float::cmp::__ltdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__lesf2vfp:

00000000 <compiler_builtins::float::cmp::__lesf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf98      	it	ls
   c:	2001      	movls	r0, #1
   e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__ledf2vfp:

00000000 <compiler_builtins::float::cmp::__ledf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__nesf2vfp:

00000000 <compiler_builtins::float::cmp::__nesf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf18      	it	ne
   c:	2001      	movne	r0, #1
   e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__nedf2vfp:

00000000 <compiler_builtins::float::cmp::__nedf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  10:	fab0 f080 	clz	r0, r0
  14:	0940      	lsrs	r0, r0, #5
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::cmp::__eqsf2vfp:

00000000 <compiler_builtins::float::cmp::__eqsf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf08      	it	eq
   c:	2001      	moveq	r0, #1
   e:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::cmp::__eqdf2vfp:

00000000 <compiler_builtins::float::cmp::__eqdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.207.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dcmpge:

00000000 <__aeabi_dcmpge>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	2400      	movs	r4, #0
   a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
   e:	4245      	negs	r5, r0
  10:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  14:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  18:	eb74 050e 	sbcs.w	r5, r4, lr
  1c:	d315      	bcc.n	4a <__aeabi_dcmpge+0x4a>
  1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  22:	4256      	negs	r6, r2
  24:	41ac      	sbcs	r4, r5
  26:	d310      	bcc.n	4a <__aeabi_dcmpge+0x4a>
  28:	ea42 0600 	orr.w	r6, r2, r0
  2c:	ea45 050e 	orr.w	r5, r5, lr
  30:	432e      	orrs	r6, r5
  32:	d010      	beq.n	56 <__aeabi_dcmpge+0x56>
  34:	ea03 0601 	and.w	r6, r3, r1
  38:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  3c:	dd13      	ble.n	66 <__aeabi_dcmpge+0x66>
  3e:	1a86      	subs	r6, r0, r2
  40:	eb71 0603 	sbcs.w	r6, r1, r3
  44:	da1b      	bge.n	7e <__aeabi_dcmpge+0x7e>
  46:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4a:	ea6f 000c 	mvn.w	r0, ip
  4e:	0fc0      	lsrs	r0, r0, #31
  50:	f85d bb04 	ldr.w	fp, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	f04f 0c00 	mov.w	ip, #0
  5a:	ea6f 000c 	mvn.w	r0, ip
  5e:	0fc0      	lsrs	r0, r0, #31
  60:	f85d bb04 	ldr.w	fp, [sp], #4
  64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  66:	1a16      	subs	r6, r2, r0
  68:	eb73 0601 	sbcs.w	r6, r3, r1
  6c:	da07      	bge.n	7e <__aeabi_dcmpge+0x7e>
  6e:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  72:	ea6f 000c 	mvn.w	r0, ip
  76:	0fc0      	lsrs	r0, r0, #31
  78:	f85d bb04 	ldr.w	fp, [sp], #4
  7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  7e:	4050      	eors	r0, r2
  80:	4059      	eors	r1, r3
  82:	ea50 0c01 	orrs.w	ip, r0, r1
  86:	bf18      	it	ne
  88:	f04f 0c01 	movne.w	ip, #1
  8c:	ea6f 000c 	mvn.w	r0, ip
  90:	0fc0      	lsrs	r0, r0, #31
  92:	f85d bb04 	ldr.w	fp, [sp], #4
  96:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.208.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memclr8:

00000000 <__aeabi_memclr8>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memclr8>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.209.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memset_element_unordered_atomic_2:

00000000 <__llvm_memset_element_unordered_atomic_2>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	bd80      	popeq	{r7, pc}
   a:	ea4f 0c52 	mov.w	ip, r2, lsr #1
   e:	2301      	movs	r3, #1
  10:	f1bc 0f01 	cmp.w	ip, #1
  14:	bf88      	it	hi
  16:	0853      	lsrhi	r3, r2, #1
  18:	1e5a      	subs	r2, r3, #1
  1a:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  1e:	f003 0c03 	and.w	ip, r3, #3
  22:	2a03      	cmp	r2, #3
  24:	d201      	bcs.n	2a <__llvm_memset_element_unordered_atomic_2+0x2a>
  26:	2300      	movs	r3, #0
  28:	e00d      	b.n	46 <__llvm_memset_element_unordered_atomic_2+0x46>
  2a:	f023 0e03 	bic.w	lr, r3, #3
  2e:	f1a0 0208 	sub.w	r2, r0, #8
  32:	2300      	movs	r3, #0
  34:	3304      	adds	r3, #4
  36:	8111      	strh	r1, [r2, #8]
  38:	8151      	strh	r1, [r2, #10]
  3a:	459e      	cmp	lr, r3
  3c:	8191      	strh	r1, [r2, #12]
  3e:	81d1      	strh	r1, [r2, #14]
  40:	f102 0208 	add.w	r2, r2, #8
  44:	d1f6      	bne.n	34 <__llvm_memset_element_unordered_atomic_2+0x34>
  46:	f1bc 0f00 	cmp.w	ip, #0
  4a:	bf1c      	itt	ne
  4c:	f820 1013 	strhne.w	r1, [r0, r3, lsl #1]
  50:	f1bc 0f01 	cmpne.w	ip, #1
  54:	d100      	bne.n	58 <__llvm_memset_element_unordered_atomic_2+0x58>
  56:	bd80      	pop	{r7, pc}
  58:	eb00 0043 	add.w	r0, r0, r3, lsl #1
  5c:	f1bc 0f02 	cmp.w	ip, #2
  60:	8041      	strh	r1, [r0, #2]
  62:	bf18      	it	ne
  64:	8081      	strhne	r1, [r0, #4]
  66:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.21.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ashrti3:

00000000 <__ashrti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	f8d7 e008 	ldr.w	lr, [r7, #8]
   c:	ea5f 6c4e 	movs.w	ip, lr, lsl #25
  10:	d430      	bmi.n	74 <__ashrti3+0x74>
  12:	f1be 0f00 	cmp.w	lr, #0
  16:	d058      	beq.n	ca <__ashrti3+0xca>
  18:	f00e 0c3f 	and.w	ip, lr, #63	; 0x3f
  1c:	f1cc 0420 	rsb	r4, ip, #32
  20:	f1bc 0820 	subs.w	r8, ip, #32
  24:	fa20 f00c 	lsr.w	r0, r0, ip
  28:	fa01 f404 	lsl.w	r4, r1, r4
  2c:	ea40 0004 	orr.w	r0, r0, r4
  30:	f1ce 0400 	rsb	r4, lr, #0
  34:	bf58      	it	pl
  36:	fa21 f008 	lsrpl.w	r0, r1, r8
  3a:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  3e:	fa21 f10c 	lsr.w	r1, r1, ip
  42:	f1b4 0620 	subs.w	r6, r4, #32
  46:	fa02 f504 	lsl.w	r5, r2, r4
  4a:	bf58      	it	pl
  4c:	2500      	movpl	r5, #0
  4e:	4328      	orrs	r0, r5
  50:	fa03 f504 	lsl.w	r5, r3, r4
  54:	f1c4 0420 	rsb	r4, r4, #32
  58:	2e00      	cmp	r6, #0
  5a:	fa22 f404 	lsr.w	r4, r2, r4
  5e:	ea45 0504 	orr.w	r5, r5, r4
  62:	bf58      	it	pl
  64:	fa02 f506 	lslpl.w	r5, r2, r6
  68:	f1b8 0f00 	cmp.w	r8, #0
  6c:	bf58      	it	pl
  6e:	2100      	movpl	r1, #0
  70:	4329      	orrs	r1, r5
  72:	e014      	b.n	9e <__ashrti3+0x9e>
  74:	f00e 0e3f 	and.w	lr, lr, #63	; 0x3f
  78:	f1ce 0020 	rsb	r0, lr, #32
  7c:	f1be 0120 	subs.w	r1, lr, #32
  80:	fa22 fc0e 	lsr.w	ip, r2, lr
  84:	fa03 f000 	lsl.w	r0, r3, r0
  88:	ea40 000c 	orr.w	r0, r0, ip
  8c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  90:	bf58      	it	pl
  92:	fa43 f001 	asrpl.w	r0, r3, r1
  96:	fa43 f10e 	asr.w	r1, r3, lr
  9a:	bf58      	it	pl
  9c:	17d9      	asrpl	r1, r3, #31
  9e:	fa22 fe0c 	lsr.w	lr, r2, ip
  a2:	f1cc 0220 	rsb	r2, ip, #32
  a6:	fa03 f202 	lsl.w	r2, r3, r2
  aa:	ea42 020e 	orr.w	r2, r2, lr
  ae:	f1bc 0e20 	subs.w	lr, ip, #32
  b2:	fa43 fc0c 	asr.w	ip, r3, ip
  b6:	bf58      	it	pl
  b8:	fa43 f20e 	asrpl.w	r2, r3, lr
  bc:	bf58      	it	pl
  be:	ea4f 7ce3 	movpl.w	ip, r3, asr #31
  c2:	4663      	mov	r3, ip
  c4:	f85d 8b04 	ldr.w	r8, [sp], #4
  c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ca:	469c      	mov	ip, r3
  cc:	4663      	mov	r3, ip
  ce:	f85d 8b04 	ldr.w	r8, [sp], #4
  d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.210.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gtdf2vfp:

00000000 <__gtdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.211.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__adddf3:

00000000 <__adddf3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::add::__adddf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.212.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__multi3:

00000000 <__multi3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	e9d7 9802 	ldrd	r9, r8, [r7, #8]
   e:	f04f 0e00 	mov.w	lr, #0
  12:	fba8 6400 	umull	r6, r4, r8, r0
  16:	fba9 5c01 	umull	r5, ip, r9, r1
  1a:	19ad      	adds	r5, r5, r6
  1c:	4625      	mov	r5, r4
  1e:	eb54 040c 	adcs.w	r4, r4, ip
  22:	fbe9 6501 	umlal	r6, r5, r9, r1
  26:	f14e 0a00 	adc.w	sl, lr, #0
  2a:	fba9 c400 	umull	ip, r4, r9, r0
  2e:	eb14 0e06 	adds.w	lr, r4, r6
  32:	fba8 4601 	umull	r4, r6, r8, r1
  36:	eb54 0b05 	adcs.w	fp, r4, r5
  3a:	eb4a 0a06 	adc.w	sl, sl, r6
  3e:	fba9 6402 	umull	r6, r4, r9, r2
  42:	fb09 4303 	mla	r3, r9, r3, r4
  46:	fb08 3202 	mla	r2, r8, r2, r3
  4a:	693b      	ldr	r3, [r7, #16]
  4c:	fba3 4500 	umull	r4, r5, r3, r0
  50:	fb03 5101 	mla	r1, r3, r1, r5
  54:	697b      	ldr	r3, [r7, #20]
  56:	fb03 1000 	mla	r0, r3, r0, r1
  5a:	19a1      	adds	r1, r4, r6
  5c:	4150      	adcs	r0, r2
  5e:	eb1b 0201 	adds.w	r2, fp, r1
  62:	eb4a 0300 	adc.w	r3, sl, r0
  66:	4660      	mov	r0, ip
  68:	4671      	mov	r1, lr
  6a:	b001      	add	sp, #4
  6c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  70:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.213.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatsidf:

00000000 <__floatsidf>:
   0:	2800      	cmp	r0, #0
   2:	d026      	beq.n	52 <__floatsidf+0x52>
   4:	4601      	mov	r1, r0
   6:	bf48      	it	mi
   8:	4241      	negmi	r1, r0
   a:	b580      	push	{r7, lr}
   c:	466f      	mov	r7, sp
   e:	fab1 f381 	clz	r3, r1
  12:	f1c3 020b 	rsb	r2, r3, #11
  16:	f1b3 0e0b 	subs.w	lr, r3, #11
  1a:	fa21 fc02 	lsr.w	ip, r1, r2
  1e:	f240 421d 	movw	r2, #1053	; 0x41d
  22:	eba2 0203 	sub.w	r2, r2, r3
  26:	bf58      	it	pl
  28:	fa01 fc0e 	lslpl.w	ip, r1, lr
  2c:	f1be 0f00 	cmp.w	lr, #0
  30:	eb0c 5c02 	add.w	ip, ip, r2, lsl #20
  34:	f103 0215 	add.w	r2, r3, #21
  38:	fa01 f102 	lsl.w	r1, r1, r2
  3c:	bf58      	it	pl
  3e:	2100      	movpl	r1, #0
  40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  48:	ea40 000c 	orr.w	r0, r0, ip
  4c:	ec40 1b10 	vmov	d0, r1, r0
  50:	4770      	bx	lr
  52:	2100      	movs	r1, #0
  54:	f04f 0c00 	mov.w	ip, #0
  58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  5c:	ea40 000c 	orr.w	r0, r0, ip
  60:	ec40 1b10 	vmov	d0, r1, r0
  64:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.214.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixunssfti:

00000000 <__fixunssfti>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   8:	d204      	bcs.n	14 <__fixunssfti+0x14>
   a:	2000      	movs	r0, #0
   c:	2100      	movs	r1, #0
   e:	2200      	movs	r2, #0
  10:	2300      	movs	r3, #0
  12:	4770      	bx	lr
  14:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  18:	d253      	bcs.n	c2 <__fixunssfti+0xc2>
  1a:	b5f0      	push	{r4, r5, r6, r7, lr}
  1c:	af03      	add	r7, sp, #12
  1e:	f84d bd04 	str.w	fp, [sp, #-4]!
  22:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  26:	ea41 2300 	orr.w	r3, r1, r0, lsl #8
  2a:	217e      	movs	r1, #126	; 0x7e
  2c:	eba1 50d0 	sub.w	r0, r1, r0, lsr #23
  30:	f000 0c7f 	and.w	ip, r0, #127	; 0x7f
  34:	2400      	movs	r4, #0
  36:	f1cc 0020 	rsb	r0, ip, #32
  3a:	f1cc 0140 	rsb	r1, ip, #64	; 0x40
  3e:	f1bc 0e20 	subs.w	lr, ip, #32
  42:	fa03 f200 	lsl.w	r2, r3, r0
  46:	fa03 f501 	lsl.w	r5, r3, r1
  4a:	f1ac 0140 	sub.w	r1, ip, #64	; 0x40
  4e:	bf58      	it	pl
  50:	fa23 f20e 	lsrpl.w	r2, r3, lr
  54:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  58:	bf28      	it	cs
  5a:	4622      	movcs	r2, r4
  5c:	2800      	cmp	r0, #0
  5e:	fa23 f101 	lsr.w	r1, r3, r1
  62:	bf58      	it	pl
  64:	2500      	movpl	r5, #0
  66:	f1bc 0660 	subs.w	r6, ip, #96	; 0x60
  6a:	bf58      	it	pl
  6c:	2100      	movpl	r1, #0
  6e:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  72:	bf38      	it	cc
  74:	4629      	movcc	r1, r5
  76:	f1cc 0560 	rsb	r5, ip, #96	; 0x60
  7a:	f1bc 0f00 	cmp.w	ip, #0
  7e:	bf08      	it	eq
  80:	4661      	moveq	r1, ip
  82:	fa03 f505 	lsl.w	r5, r3, r5
  86:	2e00      	cmp	r6, #0
  88:	bf58      	it	pl
  8a:	fa23 f506 	lsrpl.w	r5, r3, r6
  8e:	2800      	cmp	r0, #0
  90:	f04f 0000 	mov.w	r0, #0
  94:	fa23 f30c 	lsr.w	r3, r3, ip
  98:	bf58      	it	pl
  9a:	2000      	movpl	r0, #0
  9c:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  a0:	bf28      	it	cs
  a2:	4628      	movcs	r0, r5
  a4:	f1bc 0f00 	cmp.w	ip, #0
  a8:	bf08      	it	eq
  aa:	4660      	moveq	r0, ip
  ac:	f1be 0f00 	cmp.w	lr, #0
  b0:	bf58      	it	pl
  b2:	2300      	movpl	r3, #0
  b4:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
  b8:	bf28      	it	cs
  ba:	4623      	movcs	r3, r4
  bc:	f85d bb04 	ldr.w	fp, [sp], #4
  c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  c2:	f04f 0000 	mov.w	r0, #0
  c6:	bf08      	it	eq
  c8:	f04f 30ff 	moveq.w	r0, #4294967295	; 0xffffffff
  cc:	4601      	mov	r1, r0
  ce:	4602      	mov	r2, r0
  d0:	4603      	mov	r3, r0
  d2:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.215.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::int::sdiv::__divmodsi4:

00000000 <compiler_builtins::int::sdiv::__divmodsi4>:
   0:	f7ff bffe 	b.w	0 <__divmodsi4>

Disassembly of section .text.compiler_builtins::int::sdiv::__divsi3:

00000000 <compiler_builtins::int::sdiv::__divsi3>:
   0:	f7ff bffe 	b.w	0 <__divsi3>

Disassembly of section .text.compiler_builtins::int::sdiv::__modsi3:

00000000 <compiler_builtins::int::sdiv::__modsi3>:
   0:	f7ff bffe 	b.w	0 <__modsi3>

Disassembly of section .text.compiler_builtins::int::sdiv::__divmoddi4:

00000000 <compiler_builtins::int::sdiv::__divmoddi4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	460d      	mov	r5, r1
   a:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   e:	4698      	mov	r8, r3
  10:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  14:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
  18:	ebb0 70e5 	subs.w	r0, r0, r5, asr #31
  1c:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
  20:	ea83 73e3 	eor.w	r3, r3, r3, asr #31
  24:	ebb2 72e8 	subs.w	r2, r2, r8, asr #31
  28:	eb63 73e8 	sbc.w	r3, r3, r8, asr #31
  2c:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
  30:	f8d7 c008 	ldr.w	ip, [r7, #8]
  34:	4256      	negs	r6, r2
  36:	f04f 0e00 	mov.w	lr, #0
  3a:	eb6e 0403 	sbc.w	r4, lr, r3
  3e:	2d00      	cmp	r5, #0
  40:	bf5c      	itt	pl
  42:	4616      	movpl	r6, r2
  44:	461c      	movpl	r4, r3
  46:	4242      	negs	r2, r0
  48:	e9cc 6400 	strd	r6, r4, [ip]
  4c:	eb6e 0301 	sbc.w	r3, lr, r1
  50:	ea98 0605 	eors.w	r6, r8, r5
  54:	bf44      	itt	mi
  56:	4610      	movmi	r0, r2
  58:	4619      	movmi	r1, r3
  5a:	f85d 8b04 	ldr.w	r8, [sp], #4
  5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::sdiv::__divdi3:

00000000 <compiler_builtins::int::sdiv::__divdi3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	460d      	mov	r5, r1
   6:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   a:	461c      	mov	r4, r3
   c:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  10:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
  14:	ebb0 70e5 	subs.w	r0, r0, r5, asr #31
  18:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
  1c:	ea83 73e3 	eor.w	r3, r3, r3, asr #31
  20:	ebb2 72e4 	subs.w	r2, r2, r4, asr #31
  24:	eb63 73e4 	sbc.w	r3, r3, r4, asr #31
  28:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
  2c:	2200      	movs	r2, #0
  2e:	4243      	negs	r3, r0
  30:	418a      	sbcs	r2, r1
  32:	4065      	eors	r5, r4
  34:	bf44      	itt	mi
  36:	4618      	movmi	r0, r3
  38:	4611      	movmi	r1, r2
  3a:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.compiler_builtins::int::sdiv::__moddi3:

00000000 <compiler_builtins::int::sdiv::__moddi3>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	460c      	mov	r4, r1
   6:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   a:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
   e:	ebb0 70e4 	subs.w	r0, r0, r4, asr #31
  12:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  16:	eb61 71e4 	sbc.w	r1, r1, r4, asr #31
  1a:	ea83 7ce3 	eor.w	ip, r3, r3, asr #31
  1e:	ebb2 72e3 	subs.w	r2, r2, r3, asr #31
  22:	eb6c 73e3 	sbc.w	r3, ip, r3, asr #31
  26:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
  2a:	2100      	movs	r1, #0
  2c:	4250      	negs	r0, r2
  2e:	4199      	sbcs	r1, r3
  30:	2c00      	cmp	r4, #0
  32:	bf5c      	itt	pl
  34:	4610      	movpl	r0, r2
  36:	4619      	movpl	r1, r3
  38:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::sdiv::__divmodti4:

00000000 <compiler_builtins::int::sdiv::__divmodti4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b091      	sub	sp, #68	; 0x44
   a:	f107 0c08 	add.w	ip, r7, #8
   e:	f8d7 9014 	ldr.w	r9, [r7, #20]
  12:	461c      	mov	r4, r3
  14:	e89c 1048 	ldmia.w	ip, {r3, r6, ip}
  18:	ea80 70e4 	eor.w	r0, r0, r4, asr #31
  1c:	ea82 75e4 	eor.w	r5, r2, r4, asr #31
  20:	ea83 73e9 	eor.w	r3, r3, r9, asr #31
  24:	ea81 71e4 	eor.w	r1, r1, r4, asr #31
  28:	ebb3 73e9 	subs.w	r3, r3, r9, asr #31
  2c:	9302      	str	r3, [sp, #8]
  2e:	ea86 73e9 	eor.w	r3, r6, r9, asr #31
  32:	eb73 73e9 	sbcs.w	r3, r3, r9, asr #31
  36:	9303      	str	r3, [sp, #12]
  38:	ea8c 73e9 	eor.w	r3, ip, r9, asr #31
  3c:	eb73 73e9 	sbcs.w	r3, r3, r9, asr #31
  40:	9304      	str	r3, [sp, #16]
  42:	ea89 73e9 	eor.w	r3, r9, r9, asr #31
  46:	eb63 76e9 	sbc.w	r6, r3, r9, asr #31
  4a:	ebb0 72e4 	subs.w	r2, r0, r4, asr #31
  4e:	eb71 73e4 	sbcs.w	r3, r1, r4, asr #31
  52:	9605      	str	r6, [sp, #20]
  54:	eb75 70e4 	sbcs.w	r0, r5, r4, asr #31
  58:	9000      	str	r0, [sp, #0]
  5a:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
  5e:	eb60 70e4 	sbc.w	r0, r0, r4, asr #31
  62:	9001      	str	r0, [sp, #4]
  64:	a808      	add	r0, sp, #32
  66:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  6a:	9808      	ldr	r0, [sp, #32]
  6c:	f04f 0e00 	mov.w	lr, #0
  70:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  74:	9007      	str	r0, [sp, #28]
  76:	980b      	ldr	r0, [sp, #44]	; 0x2c
  78:	e9dd ba09 	ldrd	fp, sl, [sp, #36]	; 0x24
  7c:	9006      	str	r0, [sp, #24]
  7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  80:	e9dd 5c0d 	ldrd	r5, ip, [sp, #52]	; 0x34
  84:	425e      	negs	r6, r3
  86:	eb7e 0005 	sbcs.w	r0, lr, r5
  8a:	eb7e 010c 	sbcs.w	r1, lr, ip
  8e:	eb6e 0208 	sbc.w	r2, lr, r8
  92:	2c00      	cmp	r4, #0
  94:	bf5e      	ittt	pl
  96:	461e      	movpl	r6, r3
  98:	4628      	movpl	r0, r5
  9a:	4661      	movpl	r1, ip
  9c:	69bb      	ldr	r3, [r7, #24]
  9e:	2c00      	cmp	r4, #0
  a0:	bf58      	it	pl
  a2:	4642      	movpl	r2, r8
  a4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  a8:	e9c3 6000 	strd	r6, r0, [r3]
  ac:	f1dc 0000 	rsbs	r0, ip, #0
  b0:	e9c3 1202 	strd	r1, r2, [r3, #8]
  b4:	eb7e 010b 	sbcs.w	r1, lr, fp
  b8:	9d06      	ldr	r5, [sp, #24]
  ba:	eb7e 020a 	sbcs.w	r2, lr, sl
  be:	eb6e 0305 	sbc.w	r3, lr, r5
  c2:	ea99 0604 	eors.w	r6, r9, r4
  c6:	bf5f      	itttt	pl
  c8:	4659      	movpl	r1, fp
  ca:	4652      	movpl	r2, sl
  cc:	462b      	movpl	r3, r5
  ce:	4660      	movpl	r0, ip
  d0:	b011      	add	sp, #68	; 0x44
  d2:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::sdiv::__divti3:

00000000 <compiler_builtins::int::sdiv::__divti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	b08e      	sub	sp, #56	; 0x38
   a:	461c      	mov	r4, r3
   c:	e9d7 3e02 	ldrd	r3, lr, [r7, #8]
  10:	e9d7 c804 	ldrd	ip, r8, [r7, #16]
  14:	ea80 70e4 	eor.w	r0, r0, r4, asr #31
  18:	ea83 73e8 	eor.w	r3, r3, r8, asr #31
  1c:	ea81 71e4 	eor.w	r1, r1, r4, asr #31
  20:	ebb3 73e8 	subs.w	r3, r3, r8, asr #31
  24:	9302      	str	r3, [sp, #8]
  26:	ea8e 73e8 	eor.w	r3, lr, r8, asr #31
  2a:	ea82 7ee4 	eor.w	lr, r2, r4, asr #31
  2e:	eb73 73e8 	sbcs.w	r3, r3, r8, asr #31
  32:	9303      	str	r3, [sp, #12]
  34:	ea8c 73e8 	eor.w	r3, ip, r8, asr #31
  38:	eb73 73e8 	sbcs.w	r3, r3, r8, asr #31
  3c:	9304      	str	r3, [sp, #16]
  3e:	ea88 73e8 	eor.w	r3, r8, r8, asr #31
  42:	eb63 7ce8 	sbc.w	ip, r3, r8, asr #31
  46:	ebb0 72e4 	subs.w	r2, r0, r4, asr #31
  4a:	eb71 73e4 	sbcs.w	r3, r1, r4, asr #31
  4e:	f8cd c014 	str.w	ip, [sp, #20]
  52:	eb7e 70e4 	sbcs.w	r0, lr, r4, asr #31
  56:	9000      	str	r0, [sp, #0]
  58:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
  5c:	eb60 70e4 	sbc.w	r0, r0, r4, asr #31
  60:	9001      	str	r0, [sp, #4]
  62:	a806      	add	r0, sp, #24
  64:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  68:	e9dd c506 	ldrd	ip, r5, [sp, #24]
  6c:	2300      	movs	r3, #0
  6e:	e9dd 6e08 	ldrd	r6, lr, [sp, #32]
  72:	f1dc 0000 	rsbs	r0, ip, #0
  76:	eb73 0105 	sbcs.w	r1, r3, r5
  7a:	eb73 0206 	sbcs.w	r2, r3, r6
  7e:	eb63 030e 	sbc.w	r3, r3, lr
  82:	ea94 0408 	eors.w	r4, r4, r8
  86:	bf5f      	itttt	pl
  88:	4629      	movpl	r1, r5
  8a:	4632      	movpl	r2, r6
  8c:	4673      	movpl	r3, lr
  8e:	4660      	movpl	r0, ip
  90:	b00e      	add	sp, #56	; 0x38
  92:	f85d 8b04 	ldr.w	r8, [sp], #4
  96:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::int::sdiv::__modti3:

00000000 <compiler_builtins::int::sdiv::__modti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	b08e      	sub	sp, #56	; 0x38
   a:	e9d7 c602 	ldrd	ip, r6, [r7, #8]
   e:	461c      	mov	r4, r3
  10:	e9d7 e304 	ldrd	lr, r3, [r7, #16]
  14:	ea80 70e4 	eor.w	r0, r0, r4, asr #31
  18:	ea8c 75e3 	eor.w	r5, ip, r3, asr #31
  1c:	ea86 76e3 	eor.w	r6, r6, r3, asr #31
  20:	ebb5 75e3 	subs.w	r5, r5, r3, asr #31
  24:	9502      	str	r5, [sp, #8]
  26:	eb76 76e3 	sbcs.w	r6, r6, r3, asr #31
  2a:	9603      	str	r6, [sp, #12]
  2c:	ea8e 76e3 	eor.w	r6, lr, r3, asr #31
  30:	ea82 75e4 	eor.w	r5, r2, r4, asr #31
  34:	eb76 76e3 	sbcs.w	r6, r6, r3, asr #31
  38:	9604      	str	r6, [sp, #16]
  3a:	ea83 76e3 	eor.w	r6, r3, r3, asr #31
  3e:	ea81 71e4 	eor.w	r1, r1, r4, asr #31
  42:	eb66 76e3 	sbc.w	r6, r6, r3, asr #31
  46:	ebb0 72e4 	subs.w	r2, r0, r4, asr #31
  4a:	eb71 73e4 	sbcs.w	r3, r1, r4, asr #31
  4e:	9605      	str	r6, [sp, #20]
  50:	eb75 70e4 	sbcs.w	r0, r5, r4, asr #31
  54:	9000      	str	r0, [sp, #0]
  56:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
  5a:	eb60 70e4 	sbc.w	r0, r0, r4, asr #31
  5e:	9001      	str	r0, [sp, #4]
  60:	a806      	add	r0, sp, #24
  62:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  66:	e9dd 650a 	ldrd	r6, r5, [sp, #40]	; 0x28
  6a:	2300      	movs	r3, #0
  6c:	e9dd ce0c 	ldrd	ip, lr, [sp, #48]	; 0x30
  70:	4270      	negs	r0, r6
  72:	eb73 0105 	sbcs.w	r1, r3, r5
  76:	eb73 020c 	sbcs.w	r2, r3, ip
  7a:	eb63 030e 	sbc.w	r3, r3, lr
  7e:	2c00      	cmp	r4, #0
  80:	bf5f      	itttt	pl
  82:	4630      	movpl	r0, r6
  84:	4629      	movpl	r1, r5
  86:	4662      	movpl	r2, ip
  88:	4673      	movpl	r3, lr
  8a:	b00e      	add	sp, #56	; 0x38
  8c:	f85d bb04 	ldr.w	fp, [sp], #4
  90:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.216.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__lshrti3:

00000000 <__lshrti3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	68bd      	ldr	r5, [r7, #8]
   a:	066c      	lsls	r4, r5, #25
   c:	d43e      	bmi.n	8c <__lshrti3+0x8c>
   e:	b3d5      	cbz	r5, 86 <__lshrti3+0x86>
  10:	f005 0e3f 	and.w	lr, r5, #63	; 0x3f
  14:	426d      	negs	r5, r5
  16:	f1ce 0620 	rsb	r6, lr, #32
  1a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  1e:	fa22 fc0e 	lsr.w	ip, r2, lr
  22:	fa20 f00e 	lsr.w	r0, r0, lr
  26:	fa03 f406 	lsl.w	r4, r3, r6
  2a:	ea4c 0c04 	orr.w	ip, ip, r4
  2e:	f1be 0420 	subs.w	r4, lr, #32
  32:	fa01 f606 	lsl.w	r6, r1, r6
  36:	bf58      	it	pl
  38:	fa23 fc04 	lsrpl.w	ip, r3, r4
  3c:	4330      	orrs	r0, r6
  3e:	2c00      	cmp	r4, #0
  40:	fa02 f605 	lsl.w	r6, r2, r5
  44:	bf58      	it	pl
  46:	fa21 f004 	lsrpl.w	r0, r1, r4
  4a:	f1b5 0820 	subs.w	r8, r5, #32
  4e:	bf58      	it	pl
  50:	2600      	movpl	r6, #0
  52:	4330      	orrs	r0, r6
  54:	fa03 f605 	lsl.w	r6, r3, r5
  58:	f1c5 0520 	rsb	r5, r5, #32
  5c:	f1b8 0f00 	cmp.w	r8, #0
  60:	fa21 f10e 	lsr.w	r1, r1, lr
  64:	fa22 f505 	lsr.w	r5, r2, r5
  68:	fa23 f30e 	lsr.w	r3, r3, lr
  6c:	ea45 0506 	orr.w	r5, r5, r6
  70:	bf58      	it	pl
  72:	fa02 f508 	lslpl.w	r5, r2, r8
  76:	2c00      	cmp	r4, #0
  78:	bf58      	it	pl
  7a:	2100      	movpl	r1, #0
  7c:	4662      	mov	r2, ip
  7e:	ea41 0105 	orr.w	r1, r1, r5
  82:	bf58      	it	pl
  84:	2300      	movpl	r3, #0
  86:	f85d 8b04 	ldr.w	r8, [sp], #4
  8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  8c:	f005 013f 	and.w	r1, r5, #63	; 0x3f
  90:	fa22 f001 	lsr.w	r0, r2, r1
  94:	f1c1 0220 	rsb	r2, r1, #32
  98:	fa03 f202 	lsl.w	r2, r3, r2
  9c:	4310      	orrs	r0, r2
  9e:	f1b1 0220 	subs.w	r2, r1, #32
  a2:	fa23 f101 	lsr.w	r1, r3, r1
  a6:	bf58      	it	pl
  a8:	fa23 f002 	lsrpl.w	r0, r3, r2
  ac:	bf58      	it	pl
  ae:	2100      	movpl	r1, #0
  b0:	2200      	movs	r2, #0
  b2:	2300      	movs	r3, #0
  b4:	f85d 8b04 	ldr.w	r8, [sp], #4
  b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.217.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::conv::int_to_float::u32_to_f32_bits:

00000000 <compiler_builtins::float::conv::int_to_float::u32_to_f32_bits>:
   0:	2800      	cmp	r0, #0
   2:	bf04      	itt	eq
   4:	2000      	moveq	r0, #0
   6:	4770      	bxeq	lr
   8:	fab0 f180 	clz	r1, r0
   c:	4088      	lsls	r0, r1
   e:	f3c0 12c0 	ubfx	r2, r0, #7, #1
  12:	ea22 2210 	bic.w	r2, r2, r0, lsr #8
  16:	ebc2 6200 	rsb	r2, r2, r0, lsl #24
  1a:	0a00      	lsrs	r0, r0, #8
  1c:	eba0 50c1 	sub.w	r0, r0, r1, lsl #23
  20:	eb00 70d2 	add.w	r0, r0, r2, lsr #31
  24:	f100 409d 	add.w	r0, r0, #1317011456	; 0x4e800000
  28:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::int_to_float::u32_to_f64_bits:

00000000 <compiler_builtins::float::conv::int_to_float::u32_to_f64_bits>:
   0:	2800      	cmp	r0, #0
   2:	bf02      	ittt	eq
   4:	2000      	moveq	r0, #0
   6:	2100      	moveq	r1, #0
   8:	4770      	bxeq	lr
   a:	fab0 f280 	clz	r2, r0
   e:	f240 431d 	movw	r3, #1053	; 0x41d
  12:	f1c2 010b 	rsb	r1, r2, #11
  16:	1a9b      	subs	r3, r3, r2
  18:	f1b2 0c0b 	subs.w	ip, r2, #11
  1c:	f102 0215 	add.w	r2, r2, #21
  20:	fa20 f101 	lsr.w	r1, r0, r1
  24:	bf58      	it	pl
  26:	fa00 f10c 	lslpl.w	r1, r0, ip
  2a:	4090      	lsls	r0, r2
  2c:	eb01 5103 	add.w	r1, r1, r3, lsl #20
  30:	f1bc 0f00 	cmp.w	ip, #0
  34:	bf58      	it	pl
  36:	2000      	movpl	r0, #0
  38:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::conv::int_to_float::u64_to_f32_bits:

00000000 <compiler_builtins::float::conv::int_to_float::u64_to_f32_bits>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	fab0 f280 	clz	r2, r0
   8:	2900      	cmp	r1, #0
   a:	f102 0e20 	add.w	lr, r2, #32
   e:	bf18      	it	ne
  10:	fab1 fe81 	clzne	lr, r1
  14:	f00e 043f 	and.w	r4, lr, #63	; 0x3f
  18:	f1c4 0220 	rsb	r2, r4, #32
  1c:	f1b4 0320 	subs.w	r3, r4, #32
  20:	fa01 fc04 	lsl.w	ip, r1, r4
  24:	fa20 f202 	lsr.w	r2, r0, r2
  28:	ea42 020c 	orr.w	r2, r2, ip
  2c:	bf58      	it	pl
  2e:	fa00 f203 	lslpl.w	r2, r0, r3
  32:	fa00 f304 	lsl.w	r3, r0, r4
  36:	bf58      	it	pl
  38:	2300      	movpl	r3, #0
  3a:	0a1c      	lsrs	r4, r3, #8
  3c:	ea44 6402 	orr.w	r4, r4, r2, lsl #24
  40:	b29b      	uxth	r3, r3
  42:	4323      	orrs	r3, r4
  44:	4308      	orrs	r0, r1
  46:	ea4f 74d3 	mov.w	r4, r3, lsr #31
  4a:	ea24 2412 	bic.w	r4, r4, r2, lsr #8
  4e:	eba3 0304 	sub.w	r3, r3, r4
  52:	ea4f 2412 	mov.w	r4, r2, lsr #8
  56:	eba4 54ce 	sub.w	r4, r4, lr, lsl #23
  5a:	f104 44bd 	add.w	r4, r4, #1585446912	; 0x5e800000
  5e:	bf08      	it	eq
  60:	0a14      	lsreq	r4, r2, #8
  62:	eb04 70d3 	add.w	r0, r4, r3, lsr #31
  66:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::int_to_float::u64_to_f64_bits:

00000000 <compiler_builtins::float::conv::int_to_float::u64_to_f64_bits>:
   0:	ea50 0201 	orrs.w	r2, r0, r1
   4:	bf02      	ittt	eq
   6:	2000      	moveq	r0, #0
   8:	2100      	moveq	r1, #0
   a:	4770      	bxeq	lr
   c:	b580      	push	{r7, lr}
   e:	466f      	mov	r7, sp
  10:	fab0 f280 	clz	r2, r0
  14:	2900      	cmp	r1, #0
  16:	f102 0220 	add.w	r2, r2, #32
  1a:	bf18      	it	ne
  1c:	fab1 f281 	clzne	r2, r1
  20:	f1c2 0320 	rsb	r3, r2, #32
  24:	4091      	lsls	r1, r2
  26:	fa20 f303 	lsr.w	r3, r0, r3
  2a:	4319      	orrs	r1, r3
  2c:	f1b2 0320 	subs.w	r3, r2, #32
  30:	bf58      	it	pl
  32:	fa00 f103 	lslpl.w	r1, r0, r3
  36:	fa00 f002 	lsl.w	r0, r0, r2
  3a:	bf58      	it	pl
  3c:	2000      	movpl	r0, #0
  3e:	0ac3      	lsrs	r3, r0, #11
  40:	ea43 5e41 	orr.w	lr, r3, r1, lsl #21
  44:	0540      	lsls	r0, r0, #21
  46:	0ac9      	lsrs	r1, r1, #11
  48:	ea6f 0c0e 	mvn.w	ip, lr
  4c:	ea0c 73d0 	and.w	r3, ip, r0, lsr #31
  50:	425b      	negs	r3, r3
  52:	eba1 5102 	sub.w	r1, r1, r2, lsl #20
  56:	f160 0000 	sbc.w	r0, r0, #0
  5a:	2200      	movs	r2, #0
  5c:	f2c4 32d0 	movt	r2, #17360	; 0x43d0
  60:	eb1e 70d0 	adds.w	r0, lr, r0, lsr #31
  64:	4151      	adcs	r1, r2
  66:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::int_to_float::u128_to_f32_bits:

00000000 <compiler_builtins::float::conv::int_to_float::u128_to_f32_bits>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	4694      	mov	ip, r2
   c:	fabc f68c 	clz	r6, ip
  10:	f106 0820 	add.w	r8, r6, #32
  14:	fab0 f680 	clz	r6, r0
  18:	2b00      	cmp	r3, #0
  1a:	460a      	mov	r2, r1
  1c:	bf18      	it	ne
  1e:	fab3 f883 	clzne	r8, r3
  22:	3620      	adds	r6, #32
  24:	2a00      	cmp	r2, #0
  26:	bf18      	it	ne
  28:	fab2 f682 	clzne	r6, r2
  2c:	ea5c 0503 	orrs.w	r5, ip, r3
  30:	bf08      	it	eq
  32:	f106 0840 	addeq.w	r8, r6, #64	; 0x40
  36:	f008 0e7f 	and.w	lr, r8, #127	; 0x7f
  3a:	4601      	mov	r1, r0
  3c:	f1ce 0040 	rsb	r0, lr, #64	; 0x40
  40:	469a      	mov	sl, r3
  42:	f1c0 0420 	rsb	r4, r0, #32
  46:	f1de 0b20 	rsbs	fp, lr, #32
  4a:	fa21 f500 	lsr.w	r5, r1, r0
  4e:	f1ae 0340 	sub.w	r3, lr, #64	; 0x40
  52:	fa02 f404 	lsl.w	r4, r2, r4
  56:	ea45 0504 	orr.w	r5, r5, r4
  5a:	9002      	str	r0, [sp, #8]
  5c:	bf58      	it	pl
  5e:	fa22 f50b 	lsrpl.w	r5, r2, fp
  62:	fa0c f00e 	lsl.w	r0, ip, lr
  66:	f1be 0620 	subs.w	r6, lr, #32
  6a:	bf58      	it	pl
  6c:	2000      	movpl	r0, #0
  6e:	9300      	str	r3, [sp, #0]
  70:	fa01 f403 	lsl.w	r4, r1, r3
  74:	f1be 0360 	subs.w	r3, lr, #96	; 0x60
  78:	9301      	str	r3, [sp, #4]
  7a:	bf58      	it	pl
  7c:	2400      	movpl	r4, #0
  7e:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  82:	bf38      	it	cc
  84:	ea40 0405 	orrcc.w	r4, r0, r5
  88:	f1be 0f00 	cmp.w	lr, #0
  8c:	fa01 f00e 	lsl.w	r0, r1, lr
  90:	bf08      	it	eq
  92:	4664      	moveq	r4, ip
  94:	2e00      	cmp	r6, #0
  96:	bf58      	it	pl
  98:	2000      	movpl	r0, #0
  9a:	4625      	mov	r5, r4
  9c:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  a0:	bf38      	it	cc
  a2:	4305      	orrcc	r5, r0
  a4:	fa02 f00e 	lsl.w	r0, r2, lr
  a8:	fa21 f90b 	lsr.w	r9, r1, fp
  ac:	ea40 0009 	orr.w	r0, r0, r9
  b0:	2e00      	cmp	r6, #0
  b2:	bf58      	it	pl
  b4:	fa01 f006 	lslpl.w	r0, r1, r6
  b8:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  bc:	bf38      	it	cc
  be:	4305      	orrcc	r5, r0
  c0:	fa0a f00e 	lsl.w	r0, sl, lr
  c4:	fa2c f30b 	lsr.w	r3, ip, fp
  c8:	4318      	orrs	r0, r3
  ca:	2e00      	cmp	r6, #0
  cc:	bf58      	it	pl
  ce:	fa0c f006 	lslpl.w	r0, ip, r6
  d2:	9b02      	ldr	r3, [sp, #8]
  d4:	f1bb 0f00 	cmp.w	fp, #0
  d8:	fa22 f303 	lsr.w	r3, r2, r3
  dc:	bf58      	it	pl
  de:	2300      	movpl	r3, #0
  e0:	9e00      	ldr	r6, [sp, #0]
  e2:	fa02 f906 	lsl.w	r9, r2, r6
  e6:	f1ce 0660 	rsb	r6, lr, #96	; 0x60
  ea:	ea42 020a 	orr.w	r2, r2, sl
  ee:	fa21 f606 	lsr.w	r6, r1, r6
  f2:	ea46 0609 	orr.w	r6, r6, r9
  f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  fa:	f1b9 0f00 	cmp.w	r9, #0
  fe:	bf58      	it	pl
 100:	fa01 f609 	lslpl.w	r6, r1, r9
 104:	f1be 0f40 	cmp.w	lr, #64	; 0x40
 108:	bf38      	it	cc
 10a:	ea40 0603 	orrcc.w	r6, r0, r3
 10e:	0a20      	lsrs	r0, r4, #8
 110:	f1be 0f00 	cmp.w	lr, #0
 114:	bf08      	it	eq
 116:	4656      	moveq	r6, sl
 118:	ea40 6006 	orr.w	r0, r0, r6, lsl #24
 11c:	2d00      	cmp	r5, #0
 11e:	ea41 010c 	orr.w	r1, r1, ip
 122:	ea4f 73d0 	mov.w	r3, r0, lsr #31
 126:	bf18      	it	ne
 128:	f040 0001 	orrne.w	r0, r0, #1
 12c:	ea23 2316 	bic.w	r3, r3, r6, lsr #8
 130:	4311      	orrs	r1, r2
 132:	eba0 0003 	sub.w	r0, r0, r3
 136:	ea4f 2316 	mov.w	r3, r6, lsr #8
 13a:	eba3 53c8 	sub.w	r3, r3, r8, lsl #23
 13e:	f103 43fd 	add.w	r3, r3, #2122317824	; 0x7e800000
 142:	bf08      	it	eq
 144:	0a33      	lsreq	r3, r6, #8
 146:	eb03 70d0 	add.w	r0, r3, r0, lsr #31
 14a:	b003      	add	sp, #12
 14c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 150:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::float::conv::int_to_float::u128_to_f64_bits:

00000000 <compiler_builtins::float::conv::int_to_float::u128_to_f64_bits>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b084      	sub	sp, #16
   a:	fab2 f682 	clz	r6, r2
   e:	fab0 f580 	clz	r5, r0
  12:	3620      	adds	r6, #32
  14:	2b00      	cmp	r3, #0
  16:	bf18      	it	ne
  18:	fab3 f683 	clzne	r6, r3
  1c:	3520      	adds	r5, #32
  1e:	2900      	cmp	r1, #0
  20:	bf18      	it	ne
  22:	fab1 f581 	clzne	r5, r1
  26:	ea52 0403 	orrs.w	r4, r2, r3
  2a:	bf08      	it	eq
  2c:	f105 0640 	addeq.w	r6, r5, #64	; 0x40
  30:	ea41 0503 	orr.w	r5, r1, r3
  34:	ea40 0402 	orr.w	r4, r0, r2
  38:	4325      	orrs	r5, r4
  3a:	f04f 0800 	mov.w	r8, #0
  3e:	9303      	str	r3, [sp, #12]
  40:	d008      	beq.n	54 <compiler_builtins::float::conv::int_to_float::u128_to_f64_bits+0x54>
  42:	2500      	movs	r5, #0
  44:	f2c4 75d0 	movt	r5, #18384	; 0x47d0
  48:	eba5 5306 	sub.w	r3, r5, r6, lsl #20
  4c:	9302      	str	r3, [sp, #8]
  4e:	2300      	movs	r3, #0
  50:	9301      	str	r3, [sp, #4]
  52:	e003      	b.n	5c <compiler_builtins::float::conv::int_to_float::u128_to_f64_bits+0x5c>
  54:	2300      	movs	r3, #0
  56:	9301      	str	r3, [sp, #4]
  58:	2300      	movs	r3, #0
  5a:	9302      	str	r3, [sp, #8]
  5c:	f006 057f 	and.w	r5, r6, #127	; 0x7f
  60:	f1c5 0420 	rsb	r4, r5, #32
  64:	f1c5 0b40 	rsb	fp, r5, #64	; 0x40
  68:	fa01 fc05 	lsl.w	ip, r1, r5
  6c:	f1b5 0920 	subs.w	r9, r5, #32
  70:	fa20 f604 	lsr.w	r6, r0, r4
  74:	ea46 0e0c 	orr.w	lr, r6, ip
  78:	f1cb 0620 	rsb	r6, fp, #32
  7c:	bf58      	it	pl
  7e:	fa00 fe09 	lslpl.w	lr, r0, r9
  82:	2d40      	cmp	r5, #64	; 0x40
  84:	f1a5 0a40 	sub.w	sl, r5, #64	; 0x40
  88:	bf28      	it	cs
  8a:	46c6      	movcs	lr, r8
  8c:	fa01 fc06 	lsl.w	ip, r1, r6
  90:	fa20 f60b 	lsr.w	r6, r0, fp
  94:	ea46 080c 	orr.w	r8, r6, ip
  98:	2c00      	cmp	r4, #0
  9a:	bf58      	it	pl
  9c:	fa21 f804 	lsrpl.w	r8, r1, r4
  a0:	fa02 f605 	lsl.w	r6, r2, r5
  a4:	f1b9 0f00 	cmp.w	r9, #0
  a8:	fa00 fc0a 	lsl.w	ip, r0, sl
  ac:	bf58      	it	pl
  ae:	2600      	movpl	r6, #0
  b0:	f1b5 0360 	subs.w	r3, r5, #96	; 0x60
  b4:	bf58      	it	pl
  b6:	f04f 0c00 	movpl.w	ip, #0
  ba:	2d40      	cmp	r5, #64	; 0x40
  bc:	bf38      	it	cc
  be:	ea46 0c08 	orrcc.w	ip, r6, r8
  c2:	ea4f 26de 	mov.w	r6, lr, lsr #11
  c6:	2d00      	cmp	r5, #0
  c8:	bf08      	it	eq
  ca:	4694      	moveq	ip, r2
  cc:	ea46 564c 	orr.w	r6, r6, ip, lsl #21
  d0:	9600      	str	r6, [sp, #0]
  d2:	f1c5 0660 	rsb	r6, r5, #96	; 0x60
  d6:	fa01 f80a 	lsl.w	r8, r1, sl
  da:	2b00      	cmp	r3, #0
  dc:	fa20 f606 	lsr.w	r6, r0, r6
  e0:	ea48 0806 	orr.w	r8, r8, r6
  e4:	bf58      	it	pl
  e6:	fa00 f803 	lslpl.w	r8, r0, r3
  ea:	f8dd a00c 	ldr.w	sl, [sp, #12]
  ee:	fa22 f604 	lsr.w	r6, r2, r4
  f2:	f1b9 0f00 	cmp.w	r9, #0
  f6:	fa21 f10b 	lsr.w	r1, r1, fp
  fa:	fa00 f005 	lsl.w	r0, r0, r5
  fe:	fa0a f305 	lsl.w	r3, sl, r5
 102:	ea43 0306 	orr.w	r3, r3, r6
 106:	bf58      	it	pl
 108:	fa02 f309 	lslpl.w	r3, r2, r9
 10c:	2c00      	cmp	r4, #0
 10e:	bf58      	it	pl
 110:	2100      	movpl	r1, #0
 112:	2d40      	cmp	r5, #64	; 0x40
 114:	bf38      	it	cc
 116:	ea43 0801 	orrcc.w	r8, r3, r1
 11a:	2d00      	cmp	r5, #0
 11c:	ea4f 21dc 	mov.w	r1, ip, lsr #11
 120:	bf08      	it	eq
 122:	46d0      	moveq	r8, sl
 124:	ea41 5148 	orr.w	r1, r1, r8, lsl #21
 128:	9e00      	ldr	r6, [sp, #0]
 12a:	f1b9 0f00 	cmp.w	r9, #0
 12e:	bf58      	it	pl
 130:	2000      	movpl	r0, #0
 132:	2300      	movs	r3, #0
 134:	2d40      	cmp	r5, #64	; 0x40
 136:	bf28      	it	cs
 138:	4618      	movcs	r0, r3
 13a:	0ac3      	lsrs	r3, r0, #11
 13c:	43ca      	mvns	r2, r1
 13e:	ea43 534e 	orr.w	r3, r3, lr, lsl #21
 142:	ea02 72d6 	and.w	r2, r2, r6, lsr #31
 146:	4318      	orrs	r0, r3
 148:	1a80      	subs	r0, r0, r2
 14a:	ea4f 22d8 	mov.w	r2, r8, lsr #11
 14e:	f166 0000 	sbc.w	r0, r6, #0
 152:	eb11 70d0 	adds.w	r0, r1, r0, lsr #31
 156:	f142 0100 	adc.w	r1, r2, #0
 15a:	9a01      	ldr	r2, [sp, #4]
 15c:	1880      	adds	r0, r0, r2
 15e:	9a02      	ldr	r2, [sp, #8]
 160:	4151      	adcs	r1, r2
 162:	b004      	add	sp, #16
 164:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 168:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.218.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::fmin:

00000000 <compiler_builtins::math::fmin>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	ec59 8b10 	vmov	r8, r9, d0
   c:	ec5a 6b11 	vmov	r6, sl, d1
  10:	4640      	mov	r0, r8
  12:	4649      	mov	r1, r9
  14:	4632      	mov	r2, r6
  16:	4653      	mov	r3, sl
  18:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  1c:	2800      	cmp	r0, #0
  1e:	464d      	mov	r5, r9
  20:	4644      	mov	r4, r8
  22:	4630      	mov	r0, r6
  24:	4651      	mov	r1, sl
  26:	4632      	mov	r2, r6
  28:	4653      	mov	r3, sl
  2a:	bf04      	itt	eq
  2c:	4655      	moveq	r5, sl
  2e:	4634      	moveq	r4, r6
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  34:	2800      	cmp	r0, #0
  36:	bf1c      	itt	ne
  38:	464d      	movne	r5, r9
  3a:	4644      	movne	r4, r8
  3c:	ec45 4b10 	vmov	d0, r4, r5
  40:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::math::fminf:

00000000 <compiler_builtins::math::fminf>:
   0:	eef4 0a40 	vcmp.f32	s1, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	eef4 0a60 	vcmp.f32	s1, s1
   c:	fe30 1a20 	vselgt.f32	s2, s0, s1
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	fe10 0a01 	vselvs.f32	s0, s0, s2
  18:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::math::fmax:

00000000 <compiler_builtins::math::fmax>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	ec59 8b11 	vmov	r8, r9, d1
   c:	ec5a 6b10 	vmov	r6, sl, d0
  10:	4642      	mov	r2, r8
  12:	464b      	mov	r3, r9
  14:	4630      	mov	r0, r6
  16:	4651      	mov	r1, sl
  18:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  1c:	2800      	cmp	r0, #0
  1e:	464d      	mov	r5, r9
  20:	4644      	mov	r4, r8
  22:	4630      	mov	r0, r6
  24:	4651      	mov	r1, sl
  26:	4632      	mov	r2, r6
  28:	4653      	mov	r3, sl
  2a:	bf04      	itt	eq
  2c:	4655      	moveq	r5, sl
  2e:	4634      	moveq	r4, r6
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  34:	2800      	cmp	r0, #0
  36:	bf1c      	itt	ne
  38:	464d      	movne	r5, r9
  3a:	4644      	movne	r4, r8
  3c:	ec45 4b10 	vmov	d0, r4, r5
  40:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::math::fmaxf:

00000000 <compiler_builtins::math::fmaxf>:
   0:	eef4 0a40 	vcmp.f32	s1, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	eeb4 0a40 	vcmp.f32	s0, s0
   c:	fe30 1a80 	vselgt.f32	s2, s1, s0
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	fe10 0a81 	vselvs.f32	s0, s1, s2
  18:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::math::fmod:

00000000 <compiler_builtins::math::fmod>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::math::libm::fmod::fmod>

Disassembly of section .text.compiler_builtins::math::fmodf:

00000000 <compiler_builtins::math::fmodf>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::math::libm::fmodf::fmodf>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.22.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.strlen:

00000000 <strlen>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::strlen>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.23.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatunsisf:

00000000 <__floatunsisf>:
   0:	2800      	cmp	r0, #0
   2:	bf04      	itt	eq
   4:	ed9f 0a0a 	vldreq	s0, [pc, #40]	; 30 <__floatunsisf+0x30>
   8:	4770      	bxeq	lr
   a:	fab0 f180 	clz	r1, r0
   e:	4088      	lsls	r0, r1
  10:	f3c0 12c0 	ubfx	r2, r0, #7, #1
  14:	ea22 2210 	bic.w	r2, r2, r0, lsr #8
  18:	ebc2 6200 	rsb	r2, r2, r0, lsl #24
  1c:	0a00      	lsrs	r0, r0, #8
  1e:	eba0 50c1 	sub.w	r0, r0, r1, lsl #23
  22:	eb00 70d2 	add.w	r0, r0, r2, lsr #31
  26:	f100 409d 	add.w	r0, r0, #1317011456	; 0x4e800000
  2a:	ee00 0a10 	vmov	s0, r0
  2e:	4770      	bx	lr
  30:	00000000 	.word	0x00000000

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.24.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::libm::fminf::fminf:

00000000 <compiler_builtins::math::libm::fminf::fminf>:
   0:	eef4 0a40 	vcmp.f32	s1, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	eef4 0a60 	vcmp.f32	s1, s1
   c:	fe30 1a20 	vselgt.f32	s2, s0, s1
  10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  14:	fe10 0a01 	vselvs.f32	s0, s0, s2
  18:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.25.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__eqsf2vfp:

00000000 <__eqsf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf08      	it	eq
   c:	2001      	moveq	r0, #1
   e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.26.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::extend::__extendsfdf2:

00000000 <compiler_builtins::float::extend::__extendsfdf2>:
   0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
   4:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
   8:	f1b1 4ffe 	cmp.w	r1, #2130706432	; 0x7f000000
   c:	d209      	bcs.n	22 <compiler_builtins::float::extend::__extendsfdf2+0x22>
   e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  12:	eb01 01d2 	add.w	r1, r1, r2, lsr #3
  16:	0752      	lsls	r2, r2, #29
  18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  1c:	4301      	orrs	r1, r0
  1e:	4610      	mov	r0, r2
  20:	4770      	bx	lr
  22:	0dd1      	lsrs	r1, r2, #23
  24:	29fe      	cmp	r1, #254	; 0xfe
  26:	d90a      	bls.n	3e <compiler_builtins::float::extend::__extendsfdf2+0x3e>
  28:	2100      	movs	r1, #0
  2a:	0742      	lsls	r2, r0, #29
  2c:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
  30:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
  34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  38:	4301      	orrs	r1, r0
  3a:	4610      	mov	r0, r2
  3c:	4770      	bx	lr
  3e:	b31a      	cbz	r2, 88 <compiler_builtins::float::extend::__extendsfdf2+0x88>
  40:	b580      	push	{r7, lr}
  42:	466f      	mov	r7, sp
  44:	fab2 f382 	clz	r3, r2
  48:	f1c3 010b 	rsb	r1, r3, #11
  4c:	f1b3 0c0b 	subs.w	ip, r3, #11
  50:	fa22 f101 	lsr.w	r1, r2, r1
  54:	bf58      	it	pl
  56:	fa02 f10c 	lslpl.w	r1, r2, ip
  5a:	f481 1e80 	eor.w	lr, r1, #1048576	; 0x100000
  5e:	f240 3189 	movw	r1, #905	; 0x389
  62:	f1bc 0f00 	cmp.w	ip, #0
  66:	eba1 0103 	sub.w	r1, r1, r3
  6a:	f103 0315 	add.w	r3, r3, #21
  6e:	ea4e 5101 	orr.w	r1, lr, r1, lsl #20
  72:	fa02 f203 	lsl.w	r2, r2, r3
  76:	bf58      	it	pl
  78:	2200      	movpl	r2, #0
  7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  7e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  82:	4301      	orrs	r1, r0
  84:	4610      	mov	r0, r2
  86:	4770      	bx	lr
  88:	2200      	movs	r2, #0
  8a:	2100      	movs	r1, #0
  8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  90:	4301      	orrs	r1, r0
  92:	4610      	mov	r0, r2
  94:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::extend::__extendsfdf2vfp:

00000000 <compiler_builtins::float::extend::__extendsfdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ee10 0a10 	vmov	r0, s0
   8:	f7ff fffe 	bl	0 <__aeabi_f2d>
   c:	ec41 0b10 	vmov	d0, r0, r1
  10:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.27.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__eqdf2:

00000000 <__eqdf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	2001      	movs	r0, #1
  10:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  14:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  18:	4253      	negs	r3, r2
  1a:	eb75 0301 	sbcs.w	r3, r5, r1
  1e:	d328      	bcc.n	72 <__eqdf2+0x72>
  20:	ec5c 3b11 	vmov	r3, ip, d1
  24:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  28:	425e      	negs	r6, r3
  2a:	41a5      	sbcs	r5, r4
  2c:	d321      	bcc.n	72 <__eqdf2+0x72>
  2e:	ea43 0002 	orr.w	r0, r3, r2
  32:	4321      	orrs	r1, r4
  34:	4308      	orrs	r0, r1
  36:	d00d      	beq.n	54 <__eqdf2+0x54>
  38:	ea0c 000e 	and.w	r0, ip, lr
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd0c      	ble.n	5c <__eqdf2+0x5c>
  42:	1ad0      	subs	r0, r2, r3
  44:	eb7e 000c 	sbcs.w	r0, lr, ip
  48:	da0c      	bge.n	64 <__eqdf2+0x64>
  4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  54:	2000      	movs	r0, #0
  56:	f85d bb04 	ldr.w	fp, [sp], #4
  5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5c:	1a98      	subs	r0, r3, r2
  5e:	eb7c 000e 	sbcs.w	r0, ip, lr
  62:	dbf2      	blt.n	4a <__eqdf2+0x4a>
  64:	ea82 0003 	eor.w	r0, r2, r3
  68:	ea8e 010c 	eor.w	r1, lr, ip
  6c:	4308      	orrs	r0, r1
  6e:	bf18      	it	ne
  70:	2001      	movne	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.28.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.bcmp:

00000000 <bcmp>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::bcmp>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.29.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatuntisf:

00000000 <__floatuntisf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b083      	sub	sp, #12
   a:	4694      	mov	ip, r2
   c:	fabc f68c 	clz	r6, ip
  10:	f106 0820 	add.w	r8, r6, #32
  14:	fab0 f680 	clz	r6, r0
  18:	2b00      	cmp	r3, #0
  1a:	460a      	mov	r2, r1
  1c:	bf18      	it	ne
  1e:	fab3 f883 	clzne	r8, r3
  22:	3620      	adds	r6, #32
  24:	2a00      	cmp	r2, #0
  26:	bf18      	it	ne
  28:	fab2 f682 	clzne	r6, r2
  2c:	ea5c 0503 	orrs.w	r5, ip, r3
  30:	bf08      	it	eq
  32:	f106 0840 	addeq.w	r8, r6, #64	; 0x40
  36:	f008 0e7f 	and.w	lr, r8, #127	; 0x7f
  3a:	4601      	mov	r1, r0
  3c:	f1ce 0040 	rsb	r0, lr, #64	; 0x40
  40:	469a      	mov	sl, r3
  42:	f1c0 0420 	rsb	r4, r0, #32
  46:	f1de 0b20 	rsbs	fp, lr, #32
  4a:	fa21 f500 	lsr.w	r5, r1, r0
  4e:	f1ae 0340 	sub.w	r3, lr, #64	; 0x40
  52:	fa02 f404 	lsl.w	r4, r2, r4
  56:	ea45 0504 	orr.w	r5, r5, r4
  5a:	9002      	str	r0, [sp, #8]
  5c:	bf58      	it	pl
  5e:	fa22 f50b 	lsrpl.w	r5, r2, fp
  62:	fa0c f00e 	lsl.w	r0, ip, lr
  66:	f1be 0620 	subs.w	r6, lr, #32
  6a:	bf58      	it	pl
  6c:	2000      	movpl	r0, #0
  6e:	9300      	str	r3, [sp, #0]
  70:	fa01 f403 	lsl.w	r4, r1, r3
  74:	f1be 0360 	subs.w	r3, lr, #96	; 0x60
  78:	9301      	str	r3, [sp, #4]
  7a:	bf58      	it	pl
  7c:	2400      	movpl	r4, #0
  7e:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  82:	bf38      	it	cc
  84:	ea40 0405 	orrcc.w	r4, r0, r5
  88:	f1be 0f00 	cmp.w	lr, #0
  8c:	fa01 f00e 	lsl.w	r0, r1, lr
  90:	bf08      	it	eq
  92:	4664      	moveq	r4, ip
  94:	2e00      	cmp	r6, #0
  96:	bf58      	it	pl
  98:	2000      	movpl	r0, #0
  9a:	4625      	mov	r5, r4
  9c:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  a0:	bf38      	it	cc
  a2:	4305      	orrcc	r5, r0
  a4:	fa02 f00e 	lsl.w	r0, r2, lr
  a8:	fa21 f90b 	lsr.w	r9, r1, fp
  ac:	ea40 0009 	orr.w	r0, r0, r9
  b0:	2e00      	cmp	r6, #0
  b2:	bf58      	it	pl
  b4:	fa01 f006 	lslpl.w	r0, r1, r6
  b8:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  bc:	bf38      	it	cc
  be:	4305      	orrcc	r5, r0
  c0:	fa0a f00e 	lsl.w	r0, sl, lr
  c4:	fa2c f30b 	lsr.w	r3, ip, fp
  c8:	4318      	orrs	r0, r3
  ca:	2e00      	cmp	r6, #0
  cc:	bf58      	it	pl
  ce:	fa0c f006 	lslpl.w	r0, ip, r6
  d2:	9b02      	ldr	r3, [sp, #8]
  d4:	f1bb 0f00 	cmp.w	fp, #0
  d8:	fa22 f303 	lsr.w	r3, r2, r3
  dc:	bf58      	it	pl
  de:	2300      	movpl	r3, #0
  e0:	9e00      	ldr	r6, [sp, #0]
  e2:	fa02 f906 	lsl.w	r9, r2, r6
  e6:	f1ce 0660 	rsb	r6, lr, #96	; 0x60
  ea:	ea42 020a 	orr.w	r2, r2, sl
  ee:	fa21 f606 	lsr.w	r6, r1, r6
  f2:	ea46 0609 	orr.w	r6, r6, r9
  f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  fa:	f1b9 0f00 	cmp.w	r9, #0
  fe:	bf58      	it	pl
 100:	fa01 f609 	lslpl.w	r6, r1, r9
 104:	f1be 0f40 	cmp.w	lr, #64	; 0x40
 108:	bf38      	it	cc
 10a:	ea40 0603 	orrcc.w	r6, r0, r3
 10e:	0a20      	lsrs	r0, r4, #8
 110:	f1be 0f00 	cmp.w	lr, #0
 114:	bf08      	it	eq
 116:	4656      	moveq	r6, sl
 118:	ea40 6006 	orr.w	r0, r0, r6, lsl #24
 11c:	2d00      	cmp	r5, #0
 11e:	ea41 010c 	orr.w	r1, r1, ip
 122:	ea4f 73d0 	mov.w	r3, r0, lsr #31
 126:	bf18      	it	ne
 128:	f040 0001 	orrne.w	r0, r0, #1
 12c:	ea23 2316 	bic.w	r3, r3, r6, lsr #8
 130:	4311      	orrs	r1, r2
 132:	eba0 0003 	sub.w	r0, r0, r3
 136:	ea4f 2316 	mov.w	r3, r6, lsr #8
 13a:	eba3 53c8 	sub.w	r3, r3, r8, lsl #23
 13e:	f103 43fd 	add.w	r3, r3, #2122317824	; 0x7e800000
 142:	bf08      	it	eq
 144:	0a33      	lsreq	r3, r6, #8
 146:	eb03 70d0 	add.w	r0, r3, r0, lsr #31
 14a:	ee00 0a10 	vmov	s0, r0
 14e:	b003      	add	sp, #12
 150:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 154:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.3.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dcmple:

00000000 <__aeabi_dcmple>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	2400      	movs	r4, #0
   a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
   e:	4245      	negs	r5, r0
  10:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
  14:	f04f 0c01 	mov.w	ip, #1
  18:	eb74 050e 	sbcs.w	r5, r4, lr
  1c:	d324      	bcc.n	68 <__aeabi_dcmple+0x68>
  1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
  22:	4256      	negs	r6, r2
  24:	41ac      	sbcs	r4, r5
  26:	d31f      	bcc.n	68 <__aeabi_dcmple+0x68>
  28:	ea42 0600 	orr.w	r6, r2, r0
  2c:	ea45 050e 	orr.w	r5, r5, lr
  30:	432e      	orrs	r6, r5
  32:	d00b      	beq.n	4c <__aeabi_dcmple+0x4c>
  34:	ea03 0601 	and.w	r6, r3, r1
  38:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
  3c:	dd09      	ble.n	52 <__aeabi_dcmple+0x52>
  3e:	1a86      	subs	r6, r0, r2
  40:	eb71 0603 	sbcs.w	r6, r1, r3
  44:	da09      	bge.n	5a <__aeabi_dcmple+0x5a>
  46:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4a:	e00d      	b.n	68 <__aeabi_dcmple+0x68>
  4c:	f04f 0c00 	mov.w	ip, #0
  50:	e00a      	b.n	68 <__aeabi_dcmple+0x68>
  52:	1a16      	subs	r6, r2, r0
  54:	eb73 0601 	sbcs.w	r6, r3, r1
  58:	dbf5      	blt.n	46 <__aeabi_dcmple+0x46>
  5a:	4050      	eors	r0, r2
  5c:	4059      	eors	r1, r3
  5e:	ea50 0c01 	orrs.w	ip, r0, r1
  62:	bf18      	it	ne
  64:	f04f 0c01 	movne.w	ip, #1
  68:	2000      	movs	r0, #0
  6a:	f1bc 0f01 	cmp.w	ip, #1
  6e:	bfb8      	it	lt
  70:	2001      	movlt	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.30.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memcpy8:

00000000 <__aeabi_memcpy8>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memcpy8>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.31.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__nesf2:

00000000 <__nesf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	2001      	movs	r0, #1
   6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   e:	bf9e      	ittt	ls
  10:	ee10 ca90 	vmovls	ip, s1
  14:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  18:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1c:	d900      	bls.n	20 <__nesf2+0x20>
  1e:	4770      	bx	lr
  20:	ea52 0003 	orrs.w	r0, r2, r3
  24:	bf04      	itt	eq
  26:	2000      	moveq	r0, #0
  28:	4770      	bxeq	lr
  2a:	ea0c 0001 	and.w	r0, ip, r1
  2e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  32:	dd09      	ble.n	48 <__nesf2+0x48>
  34:	4561      	cmp	r1, ip
  36:	bfbc      	itt	lt
  38:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3c:	4770      	bxlt	lr
  3e:	ebb1 000c 	subs.w	r0, r1, ip
  42:	bf18      	it	ne
  44:	2001      	movne	r0, #1
  46:	4770      	bx	lr
  48:	4561      	cmp	r1, ip
  4a:	bfc4      	itt	gt
  4c:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  50:	4770      	bxgt	lr
  52:	e7f4      	b.n	3e <__nesf2+0x3e>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.32.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__mulsf3:

00000000 <__mulsf3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::mul::__mulsf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.33.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gesf2vfp:

00000000 <__gesf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bfa8      	it	ge
   c:	2001      	movge	r0, #1
   e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.34.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_d2ulz:

00000000 <__aeabi_d2ulz>:
   0:	4602      	mov	r2, r0
   2:	2000      	movs	r0, #0
   4:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   8:	4281      	cmp	r1, r0
   a:	bf3e      	ittt	cc
   c:	2000      	movcc	r0, #0
   e:	2100      	movcc	r1, #0
  10:	4770      	bxcc	lr
  12:	2000      	movs	r0, #0
  14:	f2c4 30f0 	movt	r0, #17392	; 0x43f0
  18:	4281      	cmp	r1, r0
  1a:	d21a      	bcs.n	52 <__aeabi_d2ulz+0x52>
  1c:	02c8      	lsls	r0, r1, #11
  1e:	ea40 5052 	orr.w	r0, r0, r2, lsr #21
  22:	02d2      	lsls	r2, r2, #11
  24:	f040 4300 	orr.w	r3, r0, #2147483648	; 0x80000000
  28:	203e      	movs	r0, #62	; 0x3e
  2a:	eba0 5011 	sub.w	r0, r0, r1, lsr #20
  2e:	f000 013f 	and.w	r1, r0, #63	; 0x3f
  32:	f1c1 0020 	rsb	r0, r1, #32
  36:	40ca      	lsrs	r2, r1
  38:	fa03 f000 	lsl.w	r0, r3, r0
  3c:	4310      	orrs	r0, r2
  3e:	f1b1 0220 	subs.w	r2, r1, #32
  42:	fa23 f101 	lsr.w	r1, r3, r1
  46:	bf58      	it	pl
  48:	fa23 f002 	lsrpl.w	r0, r3, r2
  4c:	bf58      	it	pl
  4e:	2100      	movpl	r1, #0
  50:	4770      	bx	lr
  52:	2300      	movs	r3, #0
  54:	2000      	movs	r0, #0
  56:	3a01      	subs	r2, #1
  58:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  5c:	4199      	sbcs	r1, r3
  5e:	bf38      	it	cc
  60:	2001      	movcc	r0, #1
  62:	2800      	cmp	r0, #0
  64:	bf18      	it	ne
  66:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  6a:	4601      	mov	r1, r0
  6c:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.35.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__powisf2:

00000000 <__powisf2>:
   0:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
   4:	2800      	cmp	r0, #0
   6:	4601      	mov	r1, r0
   8:	bf48      	it	mi
   a:	4241      	negmi	r1, r0
   c:	07ca      	lsls	r2, r1, #31
   e:	fe01 2a00 	vseleq.f32	s4, s2, s0
  12:	2902      	cmp	r1, #2
  14:	d330      	bcc.n	78 <__powisf2+0x78>
  16:	ee20 0a00 	vmul.f32	s0, s0, s0
  1a:	078a      	lsls	r2, r1, #30
  1c:	eeb0 3a40 	vmov.f32	s6, s0
  20:	bf58      	it	pl
  22:	eeb0 3a41 	vmovpl.f32	s6, s2
  26:	ee22 2a03 	vmul.f32	s4, s4, s6
  2a:	2904      	cmp	r1, #4
  2c:	d324      	bcc.n	78 <__powisf2+0x78>
  2e:	ee20 0a00 	vmul.f32	s0, s0, s0
  32:	074a      	lsls	r2, r1, #29
  34:	eeb0 3a40 	vmov.f32	s6, s0
  38:	bf58      	it	pl
  3a:	eeb0 3a41 	vmovpl.f32	s6, s2
  3e:	ee22 2a03 	vmul.f32	s4, s4, s6
  42:	2908      	cmp	r1, #8
  44:	d318      	bcc.n	78 <__powisf2+0x78>
  46:	ee20 0a00 	vmul.f32	s0, s0, s0
  4a:	070a      	lsls	r2, r1, #28
  4c:	eeb0 3a40 	vmov.f32	s6, s0
  50:	bf58      	it	pl
  52:	eeb0 3a41 	vmovpl.f32	s6, s2
  56:	ee22 2a03 	vmul.f32	s4, s4, s6
  5a:	090a      	lsrs	r2, r1, #4
  5c:	d00c      	beq.n	78 <__powisf2+0x78>
  5e:	ee20 0a00 	vmul.f32	s0, s0, s0
  62:	06cb      	lsls	r3, r1, #27
  64:	eeb0 3a40 	vmov.f32	s6, s0
  68:	bf58      	it	pl
  6a:	eeb0 3a41 	vmovpl.f32	s6, s2
  6e:	ee22 2a03 	vmul.f32	s4, s4, s6
  72:	291f      	cmp	r1, #31
  74:	4611      	mov	r1, r2
  76:	d8ce      	bhi.n	16 <__powisf2+0x16>
  78:	ee81 0a02 	vdiv.f32	s0, s2, s4
  7c:	2800      	cmp	r0, #0
  7e:	fe22 0a00 	vselge.f32	s0, s4, s0
  82:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.36.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divmoddi4:

00000000 <__divmoddi4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	460d      	mov	r5, r1
   a:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   e:	4698      	mov	r8, r3
  10:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  14:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
  18:	ebb0 70e5 	subs.w	r0, r0, r5, asr #31
  1c:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
  20:	ea83 73e3 	eor.w	r3, r3, r3, asr #31
  24:	ebb2 72e8 	subs.w	r2, r2, r8, asr #31
  28:	eb63 73e8 	sbc.w	r3, r3, r8, asr #31
  2c:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
  30:	f8d7 c008 	ldr.w	ip, [r7, #8]
  34:	4256      	negs	r6, r2
  36:	f04f 0e00 	mov.w	lr, #0
  3a:	eb6e 0403 	sbc.w	r4, lr, r3
  3e:	2d00      	cmp	r5, #0
  40:	bf5c      	itt	pl
  42:	4616      	movpl	r6, r2
  44:	461c      	movpl	r4, r3
  46:	4242      	negs	r2, r0
  48:	e9cc 6400 	strd	r6, r4, [ip]
  4c:	eb6e 0301 	sbc.w	r3, lr, r1
  50:	ea98 0605 	eors.w	r6, r8, r5
  54:	bf44      	itt	mi
  56:	4610      	movmi	r0, r2
  58:	4619      	movmi	r1, r3
  5a:	f85d 8b04 	ldr.w	r8, [sp], #4
  5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.37.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gedf2vfp:

00000000 <__gedf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpge>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.38.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4601      	mov	r1, r0
   2:	0bc0      	lsrs	r0, r0, #15
   4:	bf18      	it	ne
   6:	2001      	movne	r0, #1
   8:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	2100      	movs	r1, #0
   2:	2200      	movs	r2, #0
   4:	2300      	movs	r3, #0
   6:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	2100      	movs	r1, #0
   2:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4601      	mov	r1, r0
   2:	2000      	movs	r0, #0
   4:	297f      	cmp	r1, #127	; 0x7f
   6:	bf88      	it	hi
   8:	2001      	movhi	r0, #1
   a:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4601      	mov	r1, r0
   2:	2000      	movs	r0, #0
   4:	29ff      	cmp	r1, #255	; 0xff
   6:	bf88      	it	hi
   8:	2001      	movhi	r0, #1
   a:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4601      	mov	r1, r0
   2:	0c00      	lsrs	r0, r0, #16
   4:	bf18      	it	ne
   6:	2001      	movne	r0, #1
   8:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4601      	mov	r1, r0
   2:	0fc0      	lsrs	r0, r0, #31
   4:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4770      	bx	lr

Disassembly of section .text.<T as core::convert::TryInto<U>>::try_into:

00000000 <<T as core::convert::TryInto<U>>::try_into>:
   0:	4601      	mov	r1, r0
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.39.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_ul2d:

00000000 <__aeabi_ul2d>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ea50 0201 	orrs.w	r2, r0, r1
   8:	d02f      	beq.n	6a <__aeabi_ul2d+0x6a>
   a:	fab0 f280 	clz	r2, r0
   e:	2900      	cmp	r1, #0
  10:	f102 0220 	add.w	r2, r2, #32
  14:	bf18      	it	ne
  16:	fab1 f281 	clzne	r2, r1
  1a:	f1c2 0320 	rsb	r3, r2, #32
  1e:	4091      	lsls	r1, r2
  20:	fa20 f303 	lsr.w	r3, r0, r3
  24:	4319      	orrs	r1, r3
  26:	f1b2 0320 	subs.w	r3, r2, #32
  2a:	bf58      	it	pl
  2c:	fa00 f103 	lslpl.w	r1, r0, r3
  30:	fa00 f002 	lsl.w	r0, r0, r2
  34:	bf58      	it	pl
  36:	2000      	movpl	r0, #0
  38:	0ac3      	lsrs	r3, r0, #11
  3a:	ea43 5e41 	orr.w	lr, r3, r1, lsl #21
  3e:	0540      	lsls	r0, r0, #21
  40:	0ac9      	lsrs	r1, r1, #11
  42:	ea6f 0c0e 	mvn.w	ip, lr
  46:	ea0c 73d0 	and.w	r3, ip, r0, lsr #31
  4a:	425b      	negs	r3, r3
  4c:	eba1 5102 	sub.w	r1, r1, r2, lsl #20
  50:	f160 0000 	sbc.w	r0, r0, #0
  54:	2200      	movs	r2, #0
  56:	f2c4 32d0 	movt	r2, #17360	; 0x43d0
  5a:	eb1e 70d0 	adds.w	r0, lr, r0, lsr #31
  5e:	4151      	adcs	r1, r2
  60:	ec41 0b10 	vmov	d0, r0, r1
  64:	ec51 0b10 	vmov	r0, r1, d0
  68:	bd80      	pop	{r7, pc}
  6a:	ed9f 0b03 	vldr	d0, [pc, #12]	; 78 <__aeabi_ul2d+0x78>
  6e:	ec51 0b10 	vmov	r0, r1, d0
  72:	bd80      	pop	{r7, pc}
  74:	bf00      	nop
  76:	bf00      	nop
	...

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.4.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divsf3:

00000000 <__divsf3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::div::__divsf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.40.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fcmpgt:

00000000 <__aeabi_fcmpgt>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   c:	bf9c      	itt	ls
   e:	f021 4200 	bicls.w	r2, r1, #2147483648	; 0x80000000
  12:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  16:	d905      	bls.n	24 <__aeabi_fcmpgt+0x24>
  18:	2000      	movs	r0, #0
  1a:	f1bc 0f00 	cmp.w	ip, #0
  1e:	bfc8      	it	gt
  20:	2001      	movgt	r0, #1
  22:	4770      	bx	lr
  24:	431a      	orrs	r2, r3
  26:	d009      	beq.n	3c <__aeabi_fcmpgt+0x3c>
  28:	ea01 0200 	and.w	r2, r1, r0
  2c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
  30:	dd07      	ble.n	42 <__aeabi_fcmpgt+0x42>
  32:	4288      	cmp	r0, r1
  34:	da07      	bge.n	46 <__aeabi_fcmpgt+0x46>
  36:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  3a:	e7ed      	b.n	18 <__aeabi_fcmpgt+0x18>
  3c:	f04f 0c00 	mov.w	ip, #0
  40:	e7ea      	b.n	18 <__aeabi_fcmpgt+0x18>
  42:	4288      	cmp	r0, r1
  44:	dcf7      	bgt.n	36 <__aeabi_fcmpgt+0x36>
  46:	ebb0 0c01 	subs.w	ip, r0, r1
  4a:	bf18      	it	ne
  4c:	f04f 0c01 	movne.w	ip, #1
  50:	e7e2      	b.n	18 <__aeabi_fcmpgt+0x18>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.41.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__muldf3:

00000000 <__muldf3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::mul::__muldf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.42.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divdi3:

00000000 <__divdi3>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	460d      	mov	r5, r1
   6:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   a:	461c      	mov	r4, r3
   c:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  10:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
  14:	ebb0 70e5 	subs.w	r0, r0, r5, asr #31
  18:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
  1c:	ea83 73e3 	eor.w	r3, r3, r3, asr #31
  20:	ebb2 72e4 	subs.w	r2, r2, r4, asr #31
  24:	eb63 73e4 	sbc.w	r3, r3, r4, asr #31
  28:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
  2c:	2200      	movs	r2, #0
  2e:	4243      	negs	r3, r0
  30:	418a      	sbcs	r2, r1
  32:	4065      	eors	r5, r4
  34:	bf44      	itt	mi
  36:	4618      	movmi	r0, r3
  38:	4611      	movmi	r1, r2
  3a:	bdb0      	pop	{r4, r5, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.43.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_uidivmod:

00000000 <__aeabi_uidivmod>:
   0:	b500      	push	{lr}
   2:	b081      	sub	sp, #4
   4:	466a      	mov	r2, sp
   6:	f7ff fffe 	bl	0 <__udivmodsi4>
   a:	9900      	ldr	r1, [sp, #0]
   c:	b001      	add	sp, #4
   e:	bd00      	pop	{pc}
  10:	defe      	udf	#254	; 0xfe

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.44.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::div::__divsf3:

00000000 <compiler_builtins::float::div::__divsf3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	ee10 1a10 	vmov	r1, s0
   c:	ee10 0a90 	vmov	r0, s1
  10:	460d      	mov	r5, r1
  12:	ea80 0201 	eor.w	r2, r0, r1
  16:	4606      	mov	r6, r0
  18:	f3c1 53c7 	ubfx	r3, r1, #23, #8
  1c:	1e5c      	subs	r4, r3, #1
  1e:	f002 4c00 	and.w	ip, r2, #2147483648	; 0x80000000
  22:	f36f 56df 	bfc	r6, #23, #9
  26:	f36f 55df 	bfc	r5, #23, #9
  2a:	f3c0 59c7 	ubfx	r9, r0, #23, #8
  2e:	2cfd      	cmp	r4, #253	; 0xfd
  30:	bf9c      	itt	ls
  32:	f1a9 0401 	subls.w	r4, r9, #1
  36:	2cfd      	cmpls	r4, #253	; 0xfd
  38:	d90b      	bls.n	52 <compiler_builtins::float::div::__divsf3+0x52>
  3a:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  3e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  42:	d94c      	bls.n	de <compiler_builtins::float::div::__divsf3+0xde>
  44:	f441 0c80 	orr.w	ip, r1, #4194304	; 0x400000
  48:	ee00 ca10 	vmov	s0, ip
  4c:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  52:	f04f 0e00 	mov.w	lr, #0
  56:	f24f 3133 	movw	r1, #62259	; 0xf333
  5a:	f446 0000 	orr.w	r0, r6, #8388608	; 0x800000
  5e:	f2c7 5104 	movt	r1, #29956	; 0x7504
  62:	eba1 2100 	sub.w	r1, r1, r0, lsl #8
  66:	0204      	lsls	r4, r0, #8
  68:	fba1 6204 	umull	r6, r2, r1, r4
  6c:	4252      	negs	r2, r2
  6e:	fba2 1201 	umull	r1, r2, r2, r1
  72:	0fc9      	lsrs	r1, r1, #31
  74:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  78:	fba1 2604 	umull	r2, r6, r1, r4
  7c:	4272      	negs	r2, r6
  7e:	2617      	movs	r6, #23
  80:	fba1 1202 	umull	r1, r2, r1, r2
  84:	0fc9      	lsrs	r1, r1, #31
  86:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  8a:	fba1 2404 	umull	r2, r4, r1, r4
  8e:	4262      	negs	r2, r4
  90:	fba1 1202 	umull	r1, r2, r1, r2
  94:	0fc9      	lsrs	r1, r1, #31
  96:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  9a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  9e:	3902      	subs	r1, #2
  a0:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
  a4:	fba1 2102 	umull	r2, r1, r1, r2
  a8:	eba3 0209 	sub.w	r2, r3, r9
  ac:	eb02 030e 	add.w	r3, r2, lr
  b0:	f103 027f 	add.w	r2, r3, #127	; 0x7f
  b4:	0e0c      	lsrs	r4, r1, #24
  b6:	bf18      	it	ne
  b8:	2401      	movne	r4, #1
  ba:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  be:	bf38      	it	cc
  c0:	2618      	movcc	r6, #24
  c2:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  c6:	bf38      	it	cc
  c8:	f103 027e 	addcc.w	r2, r3, #126	; 0x7e
  cc:	2afe      	cmp	r2, #254	; 0xfe
  ce:	dd12      	ble.n	f6 <compiler_builtins::float::div::__divsf3+0xf6>
  d0:	f04c 4cff 	orr.w	ip, ip, #2139095040	; 0x7f800000
  d4:	ee00 ca10 	vmov	s0, ip
  d8:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  de:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
  e2:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
  e6:	d91f      	bls.n	128 <compiler_builtins::float::div::__divsf3+0x128>
  e8:	f440 0c80 	orr.w	ip, r0, #4194304	; 0x400000
  ec:	ee00 ca10 	vmov	s0, ip
  f0:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  f6:	2a01      	cmp	r2, #1
  f8:	dba6      	blt.n	48 <compiler_builtins::float::div::__divsf3+0x48>
  fa:	40e1      	lsrs	r1, r4
  fc:	fa05 f606 	lsl.w	r6, r5, r6
 100:	fb01 6610 	mls	r6, r1, r0, r6
 104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 108:	f2c0 037f 	movt	r3, #127	; 0x7f
 10c:	4019      	ands	r1, r3
 10e:	ea41 51c2 	orr.w	r1, r1, r2, lsl #23
 112:	ebb0 0f46 	cmp.w	r0, r6, lsl #1
 116:	bf38      	it	cc
 118:	3101      	addcc	r1, #1
 11a:	ea4c 0c01 	orr.w	ip, ip, r1
 11e:	ee00 ca10 	vmov	s0, ip
 122:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 128:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 12c:	d10b      	bne.n	146 <compiler_builtins::float::div::__divsf3+0x146>
 12e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 132:	d11d      	bne.n	170 <compiler_builtins::float::div::__divsf3+0x170>
 134:	f240 0c00 	movw	ip, #0
 138:	f6c7 7cc0 	movt	ip, #32704	; 0x7fc0
 13c:	ee00 ca10 	vmov	s0, ip
 140:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 146:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 14a:	f43f af7d 	beq.w	48 <compiler_builtins::float::div::__divsf3+0x48>
 14e:	b1c4      	cbz	r4, 182 <compiler_builtins::float::div::__divsf3+0x182>
 150:	f1b8 0f00 	cmp.w	r8, #0
 154:	d0bc      	beq.n	d0 <compiler_builtins::float::div::__divsf3+0xd0>
 156:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 15a:	d21e      	bcs.n	19a <compiler_builtins::float::div::__divsf3+0x19a>
 15c:	fab5 f085 	clz	r0, r5
 160:	f100 0118 	add.w	r1, r0, #24
 164:	f1c0 0e09 	rsb	lr, r0, #9
 168:	f001 011f 	and.w	r1, r1, #31
 16c:	408d      	lsls	r5, r1
 16e:	e016      	b.n	19e <compiler_builtins::float::div::__divsf3+0x19e>
 170:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 174:	ea80 0c01 	eor.w	ip, r0, r1
 178:	ee00 ca10 	vmov	s0, ip
 17c:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 182:	f1b8 0f00 	cmp.w	r8, #0
 186:	bf04      	itt	eq
 188:	f240 0c00 	movweq	ip, #0
 18c:	f6c7 7cc0 	movteq	ip, #32704	; 0x7fc0
 190:	ee00 ca10 	vmov	s0, ip
 194:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 19a:	f04f 0e00 	mov.w	lr, #0
 19e:	f5b8 0f00 	cmp.w	r8, #8388608	; 0x800000
 1a2:	f4bf af58 	bcs.w	56 <compiler_builtins::float::div::__divsf3+0x56>
 1a6:	fab6 f086 	clz	r0, r6
 1aa:	f100 0118 	add.w	r1, r0, #24
 1ae:	4470      	add	r0, lr
 1b0:	f001 011f 	and.w	r1, r1, #31
 1b4:	f1a0 0e09 	sub.w	lr, r0, #9
 1b8:	408e      	lsls	r6, r1
 1ba:	e74c      	b.n	56 <compiler_builtins::float::div::__divsf3+0x56>

Disassembly of section .text.compiler_builtins::float::div::__divdf3:

00000000 <compiler_builtins::float::div::__divdf3>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b084      	sub	sp, #16
   a:	ec54 ab10 	vmov	sl, r4, d0
   e:	f04f 0b00 	mov.w	fp, #0
  12:	ec55 9b11 	vmov	r9, r5, d1
  16:	f240 76fd 	movw	r6, #2045	; 0x7fd
  1a:	ea85 0004 	eor.w	r0, r5, r4
  1e:	f3c4 510a 	ubfx	r1, r4, #20, #11
  22:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  26:	9003      	str	r0, [sp, #12]
  28:	f3c5 500a 	ubfx	r0, r5, #20, #11
  2c:	46ae      	mov	lr, r5
  2e:	1e42      	subs	r2, r0, #1
  30:	46a4      	mov	ip, r4
  32:	9002      	str	r0, [sp, #8]
  34:	f16b 0300 	sbc.w	r3, fp, #0
  38:	1e48      	subs	r0, r1, #1
  3a:	9101      	str	r1, [sp, #4]
  3c:	f16b 0100 	sbc.w	r1, fp, #0
  40:	1a30      	subs	r0, r6, r0
  42:	f36f 5e1f 	bfc	lr, #20, #12
  46:	f36f 5c1f 	bfc	ip, #20, #12
  4a:	eb7b 0001 	sbcs.w	r0, fp, r1
  4e:	f0c0 8098 	bcc.w	182 <compiler_builtins::float::div::__divdf3+0x182>
  52:	1ab0      	subs	r0, r6, r2
  54:	eb7b 0003 	sbcs.w	r0, fp, r3
  58:	f0c0 8093 	bcc.w	182 <compiler_builtins::float::div::__divdf3+0x182>
  5c:	2000      	movs	r0, #0
  5e:	9000      	str	r0, [sp, #0]
  60:	f44e 1880 	orr.w	r8, lr, #1048576	; 0x100000
  64:	ea4f 5059 	mov.w	r0, r9, lsr #21
  68:	f24f 3133 	movw	r1, #62259	; 0xf333
  6c:	2600      	movs	r6, #0
  6e:	ea40 20c8 	orr.w	r0, r0, r8, lsl #11
  72:	f2c7 5104 	movt	r1, #29956	; 0x7504
  76:	1a09      	subs	r1, r1, r0
  78:	f04f 0e00 	mov.w	lr, #0
  7c:	fba0 2301 	umull	r2, r3, r0, r1
  80:	425a      	negs	r2, r3
  82:	fba2 1201 	umull	r1, r2, r2, r1
  86:	0fc9      	lsrs	r1, r1, #31
  88:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  8c:	fba1 2300 	umull	r2, r3, r1, r0
  90:	425a      	negs	r2, r3
  92:	fba1 1202 	umull	r1, r2, r1, r2
  96:	0fc9      	lsrs	r1, r1, #31
  98:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  9c:	fba1 2300 	umull	r2, r3, r1, r0
  a0:	425a      	negs	r2, r3
  a2:	fba1 1202 	umull	r1, r2, r1, r2
  a6:	0fc9      	lsrs	r1, r1, #31
  a8:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
  ac:	ea4f 22c9 	mov.w	r2, r9, lsl #11
  b0:	3901      	subs	r1, #1
  b2:	fba1 2302 	umull	r2, r3, r1, r2
  b6:	fbe0 3601 	umlal	r3, r6, r0, r1
  ba:	4258      	negs	r0, r3
  bc:	fba0 0301 	umull	r0, r3, r0, r1
  c0:	eb6e 0006 	sbc.w	r0, lr, r6
  c4:	2600      	movs	r6, #0
  c6:	fbe0 3601 	umlal	r3, r6, r0, r1
  ca:	ea4f 008a 	mov.w	r0, sl, lsl #2
  ce:	1e99      	subs	r1, r3, #2
  d0:	f166 0600 	sbc.w	r6, r6, #0
  d4:	fba1 3500 	umull	r3, r5, r1, r0
  d8:	2300      	movs	r3, #0
  da:	fbe6 5300 	umlal	r5, r3, r6, r0
  de:	ea4f 008c 	mov.w	r0, ip, lsl #2
  e2:	ea40 709a 	orr.w	r0, r0, sl, lsr #30
  e6:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
  ea:	462c      	mov	r4, r5
  ec:	461a      	mov	r2, r3
  ee:	fbe1 4200 	umlal	r4, r2, r1, r0
  f2:	fba1 1400 	umull	r1, r4, r1, r0
  f6:	1949      	adds	r1, r1, r5
  f8:	eb53 0104 	adcs.w	r1, r3, r4
  fc:	f14e 0300 	adc.w	r3, lr, #0
 100:	fbe6 2300 	umlal	r2, r3, r6, r0
 104:	0d59      	lsrs	r1, r3, #21
 106:	ea4f 0643 	mov.w	r6, r3, lsl #1
 10a:	bf18      	it	ne
 10c:	2101      	movne	r1, #1
 10e:	f081 001f 	eor.w	r0, r1, #31
 112:	40ca      	lsrs	r2, r1
 114:	fa23 f401 	lsr.w	r4, r3, r1
 118:	fa06 f000 	lsl.w	r0, r6, r0
 11c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 120:	ea40 0002 	orr.w	r0, r0, r2
 124:	fba0 2609 	umull	r2, r6, r0, r9
 128:	fb00 6608 	mla	r6, r0, r8, r6
 12c:	fb04 6109 	mla	r1, r4, r9, r6
 130:	f04f 0634 	mov.w	r6, #52	; 0x34
 134:	bf38      	it	cc
 136:	2635      	movcc	r6, #53	; 0x35
 138:	4252      	negs	r2, r2
 13a:	f006 0615 	and.w	r6, r6, #21
 13e:	fa0a f606 	lsl.w	r6, sl, r6
 142:	eb66 0c01 	sbc.w	ip, r6, r1
 146:	e9dd 6101 	ldrd	r6, r1, [sp, #4]
 14a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 14e:	eba6 0101 	sub.w	r1, r6, r1
 152:	9e00      	ldr	r6, [sp, #0]
 154:	4431      	add	r1, r6
 156:	f201 36ff 	addw	r6, r1, #1023	; 0x3ff
 15a:	bf38      	it	cc
 15c:	f201 36fe 	addwcc	r6, r1, #1022	; 0x3fe
 160:	f240 71fe 	movw	r1, #2046	; 0x7fe
 164:	428e      	cmp	r6, r1
 166:	dd20      	ble.n	1aa <compiler_builtins::float::div::__divdf3+0x1aa>
 168:	9803      	ldr	r0, [sp, #12]
 16a:	f040 40e0 	orr.w	r0, r0, #1879048192	; 0x70000000
 16e:	f040 657f 	orr.w	r5, r0, #267386880	; 0xff00000
 172:	f04f 0b00 	mov.w	fp, #0
 176:	ec45 bb10 	vmov	d0, fp, r5
 17a:	b004      	add	sp, #16
 17c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 182:	f240 0800 	movw	r8, #0
 186:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 18a:	f1da 0000 	rsbs	r0, sl, #0
 18e:	f6c7 78f0 	movt	r8, #32752	; 0x7ff0
 192:	eb78 0003 	sbcs.w	r0, r8, r3
 196:	d229      	bcs.n	1ec <compiler_builtins::float::div::__divdf3+0x1ec>
 198:	f444 2500 	orr.w	r5, r4, #524288	; 0x80000
 19c:	46d3      	mov	fp, sl
 19e:	ec45 bb10 	vmov	d0, fp, r5
 1a2:	b004      	add	sp, #16
 1a4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 1a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1aa:	9d03      	ldr	r5, [sp, #12]
 1ac:	2e01      	cmp	r6, #1
 1ae:	dbe2      	blt.n	176 <compiler_builtins::float::div::__divdf3+0x176>
 1b0:	ea4f 014c 	mov.w	r1, ip, lsl #1
 1b4:	2300      	movs	r3, #0
 1b6:	ea41 71d2 	orr.w	r1, r1, r2, lsr #31
 1ba:	ebb9 0242 	subs.w	r2, r9, r2, lsl #1
 1be:	eb78 0101 	sbcs.w	r1, r8, r1
 1c2:	f36f 541f 	bfc	r4, #20, #12
 1c6:	bf38      	it	cc
 1c8:	2301      	movcc	r3, #1
 1ca:	ea44 5106 	orr.w	r1, r4, r6, lsl #20
 1ce:	f110 0b01 	adds.w	fp, r0, #1
 1d2:	f141 0200 	adc.w	r2, r1, #0
 1d6:	2b00      	cmp	r3, #0
 1d8:	bf04      	itt	eq
 1da:	4683      	moveq	fp, r0
 1dc:	460a      	moveq	r2, r1
 1de:	4315      	orrs	r5, r2
 1e0:	ec45 bb10 	vmov	d0, fp, r5
 1e4:	b004      	add	sp, #16
 1e6:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 1ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1ec:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 1f0:	f1d9 0000 	rsbs	r0, r9, #0
 1f4:	eb78 0002 	sbcs.w	r0, r8, r2
 1f8:	d208      	bcs.n	20c <compiler_builtins::float::div::__divdf3+0x20c>
 1fa:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 1fe:	46cb      	mov	fp, r9
 200:	ec45 bb10 	vmov	d0, fp, r5
 204:	b004      	add	sp, #16
 206:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 20a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 20c:	ea83 0008 	eor.w	r0, r3, r8
 210:	ea50 000a 	orrs.w	r0, r0, sl
 214:	d108      	bne.n	228 <compiler_builtins::float::div::__divdf3+0x228>
 216:	ea82 0008 	eor.w	r0, r2, r8
 21a:	ea50 0009 	orrs.w	r0, r0, r9
 21e:	d10f      	bne.n	240 <compiler_builtins::float::div::__divdf3+0x240>
 220:	2500      	movs	r5, #0
 222:	f6c7 75f8 	movt	r5, #32760	; 0x7ff8
 226:	e7a4      	b.n	172 <compiler_builtins::float::div::__divdf3+0x172>
 228:	ea82 0008 	eor.w	r0, r2, r8
 22c:	ea50 0009 	orrs.w	r0, r0, r9
 230:	d111      	bne.n	256 <compiler_builtins::float::div::__divdf3+0x256>
 232:	9d03      	ldr	r5, [sp, #12]
 234:	ec45 bb10 	vmov	d0, fp, r5
 238:	b004      	add	sp, #16
 23a:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 23e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 240:	f005 4000 	and.w	r0, r5, #2147483648	; 0x80000000
 244:	46d3      	mov	fp, sl
 246:	ea80 0504 	eor.w	r5, r0, r4
 24a:	ec45 bb10 	vmov	d0, fp, r5
 24e:	b004      	add	sp, #16
 250:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 256:	ea5a 0003 	orrs.w	r0, sl, r3
 25a:	d027      	beq.n	2ac <compiler_builtins::float::div::__divdf3+0x2ac>
 25c:	ea59 0002 	orrs.w	r0, r9, r2
 260:	d02c      	beq.n	2bc <compiler_builtins::float::div::__divdf3+0x2bc>
 262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 266:	d22d      	bcs.n	2c4 <compiler_builtins::float::div::__divdf3+0x2c4>
 268:	faba f08a 	clz	r0, sl
 26c:	f1bc 0f00 	cmp.w	ip, #0
 270:	f100 0020 	add.w	r0, r0, #32
 274:	bf18      	it	ne
 276:	fabc f08c 	clzne	r0, ip
 27a:	f100 0135 	add.w	r1, r0, #53	; 0x35
 27e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 282:	f1c0 040c 	rsb	r4, r0, #12
 286:	f1c1 0620 	rsb	r6, r1, #32
 28a:	fa0c f301 	lsl.w	r3, ip, r1
 28e:	fa2a f606 	lsr.w	r6, sl, r6
 292:	ea46 0c03 	orr.w	ip, r6, r3
 296:	f1b1 0320 	subs.w	r3, r1, #32
 29a:	bf58      	it	pl
 29c:	fa0a fc03 	lslpl.w	ip, sl, r3
 2a0:	fa0a fa01 	lsl.w	sl, sl, r1
 2a4:	bf58      	it	pl
 2a6:	f04f 0a00 	movpl.w	sl, #0
 2aa:	e00c      	b.n	2c6 <compiler_builtins::float::div::__divdf3+0x2c6>
 2ac:	9d03      	ldr	r5, [sp, #12]
 2ae:	ea59 0002 	orrs.w	r0, r9, r2
 2b2:	bf04      	itt	eq
 2b4:	2500      	moveq	r5, #0
 2b6:	f6c7 75f8 	movteq	r5, #32760	; 0x7ff8
 2ba:	e75a      	b.n	172 <compiler_builtins::float::div::__divdf3+0x172>
 2bc:	9d03      	ldr	r5, [sp, #12]
 2be:	ea45 0508 	orr.w	r5, r5, r8
 2c2:	e756      	b.n	172 <compiler_builtins::float::div::__divdf3+0x172>
 2c4:	2400      	movs	r4, #0
 2c6:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 2ca:	d221      	bcs.n	310 <compiler_builtins::float::div::__divdf3+0x310>
 2cc:	fab9 f089 	clz	r0, r9
 2d0:	f1be 0f00 	cmp.w	lr, #0
 2d4:	f100 0020 	add.w	r0, r0, #32
 2d8:	bf18      	it	ne
 2da:	fabe f08e 	clzne	r0, lr
 2de:	f100 0135 	add.w	r1, r0, #53	; 0x35
 2e2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 2e6:	4420      	add	r0, r4
 2e8:	f1c1 0320 	rsb	r3, r1, #32
 2ec:	380c      	subs	r0, #12
 2ee:	fa0e f201 	lsl.w	r2, lr, r1
 2f2:	fa29 f303 	lsr.w	r3, r9, r3
 2f6:	ea43 0e02 	orr.w	lr, r3, r2
 2fa:	f1b1 0220 	subs.w	r2, r1, #32
 2fe:	bf58      	it	pl
 300:	fa09 fe02 	lslpl.w	lr, r9, r2
 304:	fa09 f901 	lsl.w	r9, r9, r1
 308:	bf58      	it	pl
 30a:	f04f 0900 	movpl.w	r9, #0
 30e:	e6a6      	b.n	5e <compiler_builtins::float::div::__divdf3+0x5e>
 310:	9400      	str	r4, [sp, #0]
 312:	e6a5      	b.n	60 <compiler_builtins::float::div::__divdf3+0x60>

Disassembly of section .text.compiler_builtins::float::div::__divsf3vfp:

00000000 <compiler_builtins::float::div::__divsf3vfp>:
   0:	ee80 0a20 	vdiv.f32	s0, s0, s1
   4:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::div::__divdf3vfp:

00000000 <compiler_builtins::float::div::__divdf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.45.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::mem::memcpy:

00000000 <compiler_builtins::mem::memcpy>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	2a0f      	cmp	r2, #15
   a:	d961      	bls.n	d0 <compiler_builtins::mem::memcpy+0xd0>
   c:	4243      	negs	r3, r0
   e:	f013 0403 	ands.w	r4, r3, #3
  12:	eb00 0c04 	add.w	ip, r0, r4
  16:	d016      	beq.n	46 <compiler_builtins::mem::memcpy+0x46>
  18:	4603      	mov	r3, r0
  1a:	460e      	mov	r6, r1
  1c:	7835      	ldrb	r5, [r6, #0]
  1e:	f803 5b01 	strb.w	r5, [r3], #1
  22:	4563      	cmp	r3, ip
  24:	d20f      	bcs.n	46 <compiler_builtins::mem::memcpy+0x46>
  26:	7875      	ldrb	r5, [r6, #1]
  28:	f803 5b01 	strb.w	r5, [r3], #1
  2c:	4563      	cmp	r3, ip
  2e:	bf3e      	ittt	cc
  30:	78b5      	ldrbcc	r5, [r6, #2]
  32:	f803 5b01 	strbcc.w	r5, [r3], #1
  36:	4563      	cmpcc	r3, ip
  38:	d205      	bcs.n	46 <compiler_builtins::mem::memcpy+0x46>
  3a:	78f5      	ldrb	r5, [r6, #3]
  3c:	3604      	adds	r6, #4
  3e:	f803 5b01 	strb.w	r5, [r3], #1
  42:	4563      	cmp	r3, ip
  44:	d3ea      	bcc.n	1c <compiler_builtins::mem::memcpy+0x1c>
  46:	eba2 0e04 	sub.w	lr, r2, r4
  4a:	eb01 0804 	add.w	r8, r1, r4
  4e:	f02e 0903 	bic.w	r9, lr, #3
  52:	f018 0103 	ands.w	r1, r8, #3
  56:	eb0c 0309 	add.w	r3, ip, r9
  5a:	d03c      	beq.n	d6 <compiler_builtins::mem::memcpy+0xd6>
  5c:	f1b9 0f01 	cmp.w	r9, #1
  60:	db52      	blt.n	108 <compiler_builtins::mem::memcpy+0x108>
  62:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
  66:	f028 0103 	bic.w	r1, r8, #3
  6a:	f101 0508 	add.w	r5, r1, #8
  6e:	f1ca 0200 	rsb	r2, sl, #0
  72:	6809      	ldr	r1, [r1, #0]
  74:	f002 0618 	and.w	r6, r2, #24
  78:	f855 2c04 	ldr.w	r2, [r5, #-4]
  7c:	fa21 f10a 	lsr.w	r1, r1, sl
  80:	fa02 f406 	lsl.w	r4, r2, r6
  84:	4321      	orrs	r1, r4
  86:	f84c 1b04 	str.w	r1, [ip], #4
  8a:	459c      	cmp	ip, r3
  8c:	d23c      	bcs.n	108 <compiler_builtins::mem::memcpy+0x108>
  8e:	6829      	ldr	r1, [r5, #0]
  90:	fa22 f20a 	lsr.w	r2, r2, sl
  94:	fa01 f406 	lsl.w	r4, r1, r6
  98:	4322      	orrs	r2, r4
  9a:	f84c 2b04 	str.w	r2, [ip], #4
  9e:	459c      	cmp	ip, r3
  a0:	bf3f      	itttt	cc
  a2:	686a      	ldrcc	r2, [r5, #4]
  a4:	fa21 f10a 	lsrcc.w	r1, r1, sl
  a8:	fa02 f406 	lslcc.w	r4, r2, r6
  ac:	4321      	orrcc	r1, r4
  ae:	bf3c      	itt	cc
  b0:	f84c 1b04 	strcc.w	r1, [ip], #4
  b4:	459c      	cmpcc	ip, r3
  b6:	d227      	bcs.n	108 <compiler_builtins::mem::memcpy+0x108>
  b8:	68a9      	ldr	r1, [r5, #8]
  ba:	fa22 f20a 	lsr.w	r2, r2, sl
  be:	3510      	adds	r5, #16
  c0:	fa01 f406 	lsl.w	r4, r1, r6
  c4:	4322      	orrs	r2, r4
  c6:	f84c 2b04 	str.w	r2, [ip], #4
  ca:	459c      	cmp	ip, r3
  cc:	d3d4      	bcc.n	78 <compiler_builtins::mem::memcpy+0x78>
  ce:	e01b      	b.n	108 <compiler_builtins::mem::memcpy+0x108>
  d0:	4603      	mov	r3, r0
  d2:	b9f2      	cbnz	r2, 112 <compiler_builtins::mem::memcpy+0x112>
  d4:	e033      	b.n	13e <compiler_builtins::mem::memcpy+0x13e>
  d6:	f1b9 0f01 	cmp.w	r9, #1
  da:	db15      	blt.n	108 <compiler_builtins::mem::memcpy+0x108>
  dc:	4644      	mov	r4, r8
  de:	6821      	ldr	r1, [r4, #0]
  e0:	f84c 1b04 	str.w	r1, [ip], #4
  e4:	459c      	cmp	ip, r3
  e6:	d20f      	bcs.n	108 <compiler_builtins::mem::memcpy+0x108>
  e8:	6861      	ldr	r1, [r4, #4]
  ea:	f84c 1b04 	str.w	r1, [ip], #4
  ee:	459c      	cmp	ip, r3
  f0:	bf3e      	ittt	cc
  f2:	68a1      	ldrcc	r1, [r4, #8]
  f4:	f84c 1b04 	strcc.w	r1, [ip], #4
  f8:	459c      	cmpcc	ip, r3
  fa:	d205      	bcs.n	108 <compiler_builtins::mem::memcpy+0x108>
  fc:	68e1      	ldr	r1, [r4, #12]
  fe:	3410      	adds	r4, #16
 100:	f84c 1b04 	str.w	r1, [ip], #4
 104:	459c      	cmp	ip, r3
 106:	d3ea      	bcc.n	de <compiler_builtins::mem::memcpy+0xde>
 108:	eb08 0109 	add.w	r1, r8, r9
 10c:	f00e 0203 	and.w	r2, lr, #3
 110:	b1aa      	cbz	r2, 13e <compiler_builtins::mem::memcpy+0x13e>
 112:	441a      	add	r2, r3
 114:	780e      	ldrb	r6, [r1, #0]
 116:	f803 6b01 	strb.w	r6, [r3], #1
 11a:	4293      	cmp	r3, r2
 11c:	d20f      	bcs.n	13e <compiler_builtins::mem::memcpy+0x13e>
 11e:	784e      	ldrb	r6, [r1, #1]
 120:	f803 6b01 	strb.w	r6, [r3], #1
 124:	4293      	cmp	r3, r2
 126:	bf3e      	ittt	cc
 128:	788e      	ldrbcc	r6, [r1, #2]
 12a:	f803 6b01 	strbcc.w	r6, [r3], #1
 12e:	4293      	cmpcc	r3, r2
 130:	d205      	bcs.n	13e <compiler_builtins::mem::memcpy+0x13e>
 132:	78ce      	ldrb	r6, [r1, #3]
 134:	3104      	adds	r1, #4
 136:	f803 6b01 	strb.w	r6, [r3], #1
 13a:	4293      	cmp	r3, r2
 13c:	d3ea      	bcc.n	114 <compiler_builtins::mem::memcpy+0x114>
 13e:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 142:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::memmove:

00000000 <compiler_builtins::mem::memmove>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b087      	sub	sp, #28
   a:	1a43      	subs	r3, r0, r1
   c:	4293      	cmp	r3, r2
   e:	f080 809e 	bcs.w	14e <compiler_builtins::mem::memmove+0x14e>
  12:	188b      	adds	r3, r1, r2
  14:	eb00 0c02 	add.w	ip, r0, r2
  18:	2a0f      	cmp	r2, #15
  1a:	f240 80fd 	bls.w	218 <compiler_builtins::mem::memmove+0x218>
  1e:	9006      	str	r0, [sp, #24]
  20:	f01c 0003 	ands.w	r0, ip, #3
  24:	f02c 0903 	bic.w	r9, ip, #3
  28:	f1c0 0b00 	rsb	fp, r0, #0
  2c:	9304      	str	r3, [sp, #16]
  2e:	d026      	beq.n	7e <compiler_builtins::mem::memmove+0x7e>
  30:	9d06      	ldr	r5, [sp, #24]
  32:	3904      	subs	r1, #4
  34:	f1a5 0802 	sub.w	r8, r5, #2
  38:	1eee      	subs	r6, r5, #3
  3a:	188c      	adds	r4, r1, r2
  3c:	eb05 0a02 	add.w	sl, r5, r2
  40:	f894 e003 	ldrb.w	lr, [r4, #3]
  44:	4653      	mov	r3, sl
  46:	f803 ed01 	strb.w	lr, [r3, #-1]!
  4a:	4599      	cmp	r9, r3
  4c:	d217      	bcs.n	7e <compiler_builtins::mem::memmove+0x7e>
  4e:	78a3      	ldrb	r3, [r4, #2]
  50:	f80a 3c02 	strb.w	r3, [sl, #-2]
  54:	eb08 0302 	add.w	r3, r8, r2
  58:	4599      	cmp	r9, r3
  5a:	bf3f      	itttt	cc
  5c:	7863      	ldrbcc	r3, [r4, #1]
  5e:	f80a 3c03 	strbcc.w	r3, [sl, #-3]
  62:	18b3      	addcc	r3, r6, r2
  64:	4599      	cmpcc	r9, r3
  66:	d20a      	bcs.n	7e <compiler_builtins::mem::memmove+0x7e>
  68:	5c8b      	ldrb	r3, [r1, r2]
  6a:	3d04      	subs	r5, #4
  6c:	f1a8 0804 	sub.w	r8, r8, #4
  70:	f80a 3c04 	strb.w	r3, [sl, #-4]
  74:	18ab      	adds	r3, r5, r2
  76:	3e04      	subs	r6, #4
  78:	3904      	subs	r1, #4
  7a:	4599      	cmp	r9, r3
  7c:	d3dd      	bcc.n	3a <compiler_builtins::mem::memmove+0x3a>
  7e:	9e04      	ldr	r6, [sp, #16]
  80:	1a10      	subs	r0, r2, r0
  82:	f020 0303 	bic.w	r3, r0, #3
  86:	9005      	str	r0, [sp, #20]
  88:	eb06 000b 	add.w	r0, r6, fp
  8c:	eba9 0103 	sub.w	r1, r9, r3
  90:	9001      	str	r0, [sp, #4]
  92:	f010 0203 	ands.w	r2, r0, #3
  96:	f1c3 0000 	rsb	r0, r3, #0
  9a:	9000      	str	r0, [sp, #0]
  9c:	f000 80c3 	beq.w	226 <compiler_builtins::mem::memmove+0x226>
  a0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  a4:	f300 80c2 	bgt.w	22c <compiler_builtins::mem::memmove+0x22c>
  a8:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
  ac:	e9dd 2005 	ldrd	r2, r0, [sp, #20]
  b0:	4410      	add	r0, r2
  b2:	f1a0 0208 	sub.w	r2, r0, #8
  b6:	9203      	str	r2, [sp, #12]
  b8:	f1a0 020c 	sub.w	r2, r0, #12
  bc:	3804      	subs	r0, #4
  be:	9004      	str	r0, [sp, #16]
  c0:	9801      	ldr	r0, [sp, #4]
  c2:	9202      	str	r2, [sp, #8]
  c4:	f1cb 0200 	rsb	r2, fp, #0
  c8:	f020 0003 	bic.w	r0, r0, #3
  cc:	f002 0518 	and.w	r5, r2, #24
  d0:	f1a0 0a10 	sub.w	sl, r0, #16
  d4:	2200      	movs	r2, #0
  d6:	f8d0 e000 	ldr.w	lr, [r0]
  da:	eb0a 0302 	add.w	r3, sl, r2
  de:	fa0e f005 	lsl.w	r0, lr, r5
  e2:	eb09 0802 	add.w	r8, r9, r2
  e6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  ea:	fa2c f40b 	lsr.w	r4, ip, fp
  ee:	4320      	orrs	r0, r4
  f0:	f848 0c04 	str.w	r0, [r8, #-4]
  f4:	9804      	ldr	r0, [sp, #16]
  f6:	4410      	add	r0, r2
  f8:	4281      	cmp	r1, r0
  fa:	f080 8097 	bcs.w	22c <compiler_builtins::mem::memmove+0x22c>
  fe:	689c      	ldr	r4, [r3, #8]
 100:	fa0c f005 	lsl.w	r0, ip, r5
 104:	fa24 f60b 	lsr.w	r6, r4, fp
 108:	4330      	orrs	r0, r6
 10a:	f848 0c08 	str.w	r0, [r8, #-8]
 10e:	9803      	ldr	r0, [sp, #12]
 110:	4410      	add	r0, r2
 112:	4281      	cmp	r1, r0
 114:	bf3f      	itttt	cc
 116:	685b      	ldrcc	r3, [r3, #4]
 118:	fa04 f005 	lslcc.w	r0, r4, r5
 11c:	fa23 f60b 	lsrcc.w	r6, r3, fp
 120:	4330      	orrcc	r0, r6
 122:	bf3f      	itttt	cc
 124:	f848 0c0c 	strcc.w	r0, [r8, #-12]
 128:	9802      	ldrcc	r0, [sp, #8]
 12a:	4410      	addcc	r0, r2
 12c:	4281      	cmpcc	r1, r0
 12e:	d27d      	bcs.n	22c <compiler_builtins::mem::memmove+0x22c>
 130:	f85a e002 	ldr.w	lr, [sl, r2]
 134:	fa03 f005 	lsl.w	r0, r3, r5
 138:	3a10      	subs	r2, #16
 13a:	fa2e f30b 	lsr.w	r3, lr, fp
 13e:	4318      	orrs	r0, r3
 140:	f848 0c10 	str.w	r0, [r8, #-16]
 144:	eb09 0002 	add.w	r0, r9, r2
 148:	4281      	cmp	r1, r0
 14a:	d3c6      	bcc.n	da <compiler_builtins::mem::memmove+0xda>
 14c:	e06e      	b.n	22c <compiler_builtins::mem::memmove+0x22c>
 14e:	2a0f      	cmp	r2, #15
 150:	d965      	bls.n	21e <compiler_builtins::mem::memmove+0x21e>
 152:	4243      	negs	r3, r0
 154:	f013 0503 	ands.w	r5, r3, #3
 158:	eb00 0c05 	add.w	ip, r0, r5
 15c:	d016      	beq.n	18c <compiler_builtins::mem::memmove+0x18c>
 15e:	4603      	mov	r3, r0
 160:	460e      	mov	r6, r1
 162:	7834      	ldrb	r4, [r6, #0]
 164:	f803 4b01 	strb.w	r4, [r3], #1
 168:	4563      	cmp	r3, ip
 16a:	d20f      	bcs.n	18c <compiler_builtins::mem::memmove+0x18c>
 16c:	7874      	ldrb	r4, [r6, #1]
 16e:	f803 4b01 	strb.w	r4, [r3], #1
 172:	4563      	cmp	r3, ip
 174:	bf3e      	ittt	cc
 176:	78b4      	ldrbcc	r4, [r6, #2]
 178:	f803 4b01 	strbcc.w	r4, [r3], #1
 17c:	4563      	cmpcc	r3, ip
 17e:	d205      	bcs.n	18c <compiler_builtins::mem::memmove+0x18c>
 180:	78f4      	ldrb	r4, [r6, #3]
 182:	3604      	adds	r6, #4
 184:	f803 4b01 	strb.w	r4, [r3], #1
 188:	4563      	cmp	r3, ip
 18a:	d3ea      	bcc.n	162 <compiler_builtins::mem::memmove+0x162>
 18c:	eba2 0e05 	sub.w	lr, r2, r5
 190:	eb01 0805 	add.w	r8, r1, r5
 194:	f02e 0903 	bic.w	r9, lr, #3
 198:	f018 0103 	ands.w	r1, r8, #3
 19c:	eb0c 0309 	add.w	r3, ip, r9
 1a0:	d06a      	beq.n	278 <compiler_builtins::mem::memmove+0x278>
 1a2:	f1b9 0f01 	cmp.w	r9, #1
 1a6:	f2c0 8080 	blt.w	2aa <compiler_builtins::mem::memmove+0x2aa>
 1aa:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
 1ae:	f028 0103 	bic.w	r1, r8, #3
 1b2:	f1ca 0200 	rsb	r2, sl, #0
 1b6:	f101 0508 	add.w	r5, r1, #8
 1ba:	6809      	ldr	r1, [r1, #0]
 1bc:	f002 0218 	and.w	r2, r2, #24
 1c0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 1c4:	fa21 f10a 	lsr.w	r1, r1, sl
 1c8:	fa04 f602 	lsl.w	r6, r4, r2
 1cc:	4331      	orrs	r1, r6
 1ce:	f84c 1b04 	str.w	r1, [ip], #4
 1d2:	459c      	cmp	ip, r3
 1d4:	d269      	bcs.n	2aa <compiler_builtins::mem::memmove+0x2aa>
 1d6:	6829      	ldr	r1, [r5, #0]
 1d8:	fa24 f40a 	lsr.w	r4, r4, sl
 1dc:	fa01 f602 	lsl.w	r6, r1, r2
 1e0:	4334      	orrs	r4, r6
 1e2:	f84c 4b04 	str.w	r4, [ip], #4
 1e6:	459c      	cmp	ip, r3
 1e8:	bf3f      	itttt	cc
 1ea:	686c      	ldrcc	r4, [r5, #4]
 1ec:	fa21 f10a 	lsrcc.w	r1, r1, sl
 1f0:	fa04 f602 	lslcc.w	r6, r4, r2
 1f4:	4331      	orrcc	r1, r6
 1f6:	bf3c      	itt	cc
 1f8:	f84c 1b04 	strcc.w	r1, [ip], #4
 1fc:	459c      	cmpcc	ip, r3
 1fe:	d254      	bcs.n	2aa <compiler_builtins::mem::memmove+0x2aa>
 200:	68a9      	ldr	r1, [r5, #8]
 202:	fa24 f40a 	lsr.w	r4, r4, sl
 206:	3510      	adds	r5, #16
 208:	fa01 f602 	lsl.w	r6, r1, r2
 20c:	4334      	orrs	r4, r6
 20e:	f84c 4b04 	str.w	r4, [ip], #4
 212:	459c      	cmp	ip, r3
 214:	d3d4      	bcc.n	1c0 <compiler_builtins::mem::memmove+0x1c0>
 216:	e048      	b.n	2aa <compiler_builtins::mem::memmove+0x2aa>
 218:	4602      	mov	r2, r0
 21a:	4661      	mov	r1, ip
 21c:	e00f      	b.n	23e <compiler_builtins::mem::memmove+0x23e>
 21e:	4603      	mov	r3, r0
 220:	2a00      	cmp	r2, #0
 222:	d147      	bne.n	2b4 <compiler_builtins::mem::memmove+0x2b4>
 224:	e05c      	b.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 226:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 22a:	dd5d      	ble.n	2e8 <compiler_builtins::mem::memmove+0x2e8>
 22c:	9805      	ldr	r0, [sp, #20]
 22e:	f010 0203 	ands.w	r2, r0, #3
 232:	9806      	ldr	r0, [sp, #24]
 234:	d054      	beq.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 236:	e9dd 6300 	ldrd	r6, r3, [sp]
 23a:	1a8a      	subs	r2, r1, r2
 23c:	4433      	add	r3, r6
 23e:	1e8e      	subs	r6, r1, #2
 240:	3b02      	subs	r3, #2
 242:	785d      	ldrb	r5, [r3, #1]
 244:	4631      	mov	r1, r6
 246:	f801 5f01 	strb.w	r5, [r1, #1]!
 24a:	428a      	cmp	r2, r1
 24c:	d248      	bcs.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 24e:	7819      	ldrb	r1, [r3, #0]
 250:	42b2      	cmp	r2, r6
 252:	7031      	strb	r1, [r6, #0]
 254:	bf3f      	itttt	cc
 256:	f813 5c01 	ldrbcc.w	r5, [r3, #-1]
 25a:	4631      	movcc	r1, r6
 25c:	f801 5d01 	strbcc.w	r5, [r1, #-1]!
 260:	428a      	cmpcc	r2, r1
 262:	d23d      	bcs.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 264:	f813 1c02 	ldrb.w	r1, [r3, #-2]
 268:	3b04      	subs	r3, #4
 26a:	f806 1d02 	strb.w	r1, [r6, #-2]!
 26e:	1eb1      	subs	r1, r6, #2
 270:	42b2      	cmp	r2, r6
 272:	460e      	mov	r6, r1
 274:	d3e5      	bcc.n	242 <compiler_builtins::mem::memmove+0x242>
 276:	e033      	b.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 278:	f1b9 0f01 	cmp.w	r9, #1
 27c:	db15      	blt.n	2aa <compiler_builtins::mem::memmove+0x2aa>
 27e:	4642      	mov	r2, r8
 280:	6811      	ldr	r1, [r2, #0]
 282:	f84c 1b04 	str.w	r1, [ip], #4
 286:	459c      	cmp	ip, r3
 288:	d20f      	bcs.n	2aa <compiler_builtins::mem::memmove+0x2aa>
 28a:	6851      	ldr	r1, [r2, #4]
 28c:	f84c 1b04 	str.w	r1, [ip], #4
 290:	459c      	cmp	ip, r3
 292:	bf3e      	ittt	cc
 294:	6891      	ldrcc	r1, [r2, #8]
 296:	f84c 1b04 	strcc.w	r1, [ip], #4
 29a:	459c      	cmpcc	ip, r3
 29c:	d205      	bcs.n	2aa <compiler_builtins::mem::memmove+0x2aa>
 29e:	68d1      	ldr	r1, [r2, #12]
 2a0:	3210      	adds	r2, #16
 2a2:	f84c 1b04 	str.w	r1, [ip], #4
 2a6:	459c      	cmp	ip, r3
 2a8:	d3ea      	bcc.n	280 <compiler_builtins::mem::memmove+0x280>
 2aa:	eb08 0109 	add.w	r1, r8, r9
 2ae:	f00e 0203 	and.w	r2, lr, #3
 2b2:	b1aa      	cbz	r2, 2e0 <compiler_builtins::mem::memmove+0x2e0>
 2b4:	441a      	add	r2, r3
 2b6:	780e      	ldrb	r6, [r1, #0]
 2b8:	f803 6b01 	strb.w	r6, [r3], #1
 2bc:	4293      	cmp	r3, r2
 2be:	d20f      	bcs.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 2c0:	784e      	ldrb	r6, [r1, #1]
 2c2:	f803 6b01 	strb.w	r6, [r3], #1
 2c6:	4293      	cmp	r3, r2
 2c8:	bf3e      	ittt	cc
 2ca:	788e      	ldrbcc	r6, [r1, #2]
 2cc:	f803 6b01 	strbcc.w	r6, [r3], #1
 2d0:	4293      	cmpcc	r3, r2
 2d2:	d205      	bcs.n	2e0 <compiler_builtins::mem::memmove+0x2e0>
 2d4:	78ce      	ldrb	r6, [r1, #3]
 2d6:	3104      	adds	r1, #4
 2d8:	f803 6b01 	strb.w	r6, [r3], #1
 2dc:	4293      	cmp	r3, r2
 2de:	d3ea      	bcc.n	2b6 <compiler_builtins::mem::memmove+0x2b6>
 2e0:	b007      	add	sp, #28
 2e2:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 2e8:	f1a6 0210 	sub.w	r2, r6, #16
 2ec:	f1ab 0604 	sub.w	r6, fp, #4
 2f0:	eb02 050b 	add.w	r5, r2, fp
 2f4:	eb0c 0406 	add.w	r4, ip, r6
 2f8:	eb0c 030b 	add.w	r3, ip, fp
 2fc:	42a1      	cmp	r1, r4
 2fe:	68e8      	ldr	r0, [r5, #12]
 300:	f843 0c04 	str.w	r0, [r3, #-4]
 304:	d292      	bcs.n	22c <compiler_builtins::mem::memmove+0x22c>
 306:	68a8      	ldr	r0, [r5, #8]
 308:	f843 0c08 	str.w	r0, [r3, #-8]
 30c:	1f20      	subs	r0, r4, #4
 30e:	4281      	cmp	r1, r0
 310:	bf3f      	itttt	cc
 312:	6868      	ldrcc	r0, [r5, #4]
 314:	f843 0c0c 	strcc.w	r0, [r3, #-12]
 318:	f1a4 0008 	subcc.w	r0, r4, #8
 31c:	4281      	cmpcc	r1, r0
 31e:	f4bf af85 	bcs.w	22c <compiler_builtins::mem::memmove+0x22c>
 322:	f852 000b 	ldr.w	r0, [r2, fp]
 326:	f1ac 0c10 	sub.w	ip, ip, #16
 32a:	3a10      	subs	r2, #16
 32c:	f843 0c10 	str.w	r0, [r3, #-16]
 330:	eb0c 000b 	add.w	r0, ip, fp
 334:	4281      	cmp	r1, r0
 336:	d3db      	bcc.n	2f0 <compiler_builtins::mem::memmove+0x2f0>
 338:	e778      	b.n	22c <compiler_builtins::mem::memmove+0x22c>

Disassembly of section .text.compiler_builtins::mem::memset:

00000000 <compiler_builtins::mem::memset>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	2a0f      	cmp	r2, #15
   6:	d935      	bls.n	74 <compiler_builtins::mem::memset+0x74>
   8:	4243      	negs	r3, r0
   a:	f013 0e03 	ands.w	lr, r3, #3
   e:	eb00 0c0e 	add.w	ip, r0, lr
  12:	d00f      	beq.n	34 <compiler_builtins::mem::memset+0x34>
  14:	4603      	mov	r3, r0
  16:	f803 1b01 	strb.w	r1, [r3], #1
  1a:	4563      	cmp	r3, ip
  1c:	bf3f      	itttt	cc
  1e:	f803 1b01 	strbcc.w	r1, [r3], #1
  22:	4563      	cmpcc	r3, ip
  24:	f803 1b01 	strbcc.w	r1, [r3], #1
  28:	4563      	cmpcc	r3, ip
  2a:	d203      	bcs.n	34 <compiler_builtins::mem::memset+0x34>
  2c:	f803 1b01 	strb.w	r1, [r3], #1
  30:	4563      	cmp	r3, ip
  32:	d3f0      	bcc.n	16 <compiler_builtins::mem::memset+0x16>
  34:	eba2 0e0e 	sub.w	lr, r2, lr
  38:	f02e 0203 	bic.w	r2, lr, #3
  3c:	eb0c 0302 	add.w	r3, ip, r2
  40:	2a01      	cmp	r2, #1
  42:	db13      	blt.n	6c <compiler_builtins::mem::memset+0x6c>
  44:	b2ca      	uxtb	r2, r1
  46:	f04f 3401 	mov.w	r4, #16843009	; 0x1010101
  4a:	4362      	muls	r2, r4
  4c:	f84c 2b04 	str.w	r2, [ip], #4
  50:	459c      	cmp	ip, r3
  52:	d20b      	bcs.n	6c <compiler_builtins::mem::memset+0x6c>
  54:	f84c 2b04 	str.w	r2, [ip], #4
  58:	459c      	cmp	ip, r3
  5a:	bf3c      	itt	cc
  5c:	f84c 2b04 	strcc.w	r2, [ip], #4
  60:	459c      	cmpcc	ip, r3
  62:	d203      	bcs.n	6c <compiler_builtins::mem::memset+0x6c>
  64:	f84c 2b04 	str.w	r2, [ip], #4
  68:	459c      	cmp	ip, r3
  6a:	d3ef      	bcc.n	4c <compiler_builtins::mem::memset+0x4c>
  6c:	f00e 0203 	and.w	r2, lr, #3
  70:	b912      	cbnz	r2, 78 <compiler_builtins::mem::memset+0x78>
  72:	e012      	b.n	9a <compiler_builtins::mem::memset+0x9a>
  74:	4603      	mov	r3, r0
  76:	b182      	cbz	r2, 9a <compiler_builtins::mem::memset+0x9a>
  78:	441a      	add	r2, r3
  7a:	f803 1b01 	strb.w	r1, [r3], #1
  7e:	4293      	cmp	r3, r2
  80:	d20b      	bcs.n	9a <compiler_builtins::mem::memset+0x9a>
  82:	f803 1b01 	strb.w	r1, [r3], #1
  86:	4293      	cmp	r3, r2
  88:	bf3c      	itt	cc
  8a:	f803 1b01 	strbcc.w	r1, [r3], #1
  8e:	4293      	cmpcc	r3, r2
  90:	d203      	bcs.n	9a <compiler_builtins::mem::memset+0x9a>
  92:	f803 1b01 	strb.w	r1, [r3], #1
  96:	4293      	cmp	r3, r2
  98:	d3ef      	bcc.n	7a <compiler_builtins::mem::memset+0x7a>
  9a:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::memcmp:

00000000 <compiler_builtins::mem::memcmp>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	b34a      	cbz	r2, 5e <compiler_builtins::mem::memcmp+0x5e>
   a:	f1a2 0e01 	sub.w	lr, r2, #1
   e:	f1c2 0c00 	rsb	ip, r2, #0
  12:	2300      	movs	r3, #0
  14:	5ccc      	ldrb	r4, [r1, r3]
  16:	5cc5      	ldrb	r5, [r0, r3]
  18:	42a5      	cmp	r5, r4
  1a:	d124      	bne.n	66 <compiler_builtins::mem::memcmp+0x66>
  1c:	459e      	cmp	lr, r3
  1e:	d01e      	beq.n	5e <compiler_builtins::mem::memcmp+0x5e>
  20:	eb01 0803 	add.w	r8, r1, r3
  24:	eb00 0903 	add.w	r9, r0, r3
  28:	f898 4001 	ldrb.w	r4, [r8, #1]
  2c:	f899 5001 	ldrb.w	r5, [r9, #1]
  30:	42a5      	cmp	r5, r4
  32:	d118      	bne.n	66 <compiler_builtins::mem::memcmp+0x66>
  34:	eb0c 0603 	add.w	r6, ip, r3
  38:	1cb4      	adds	r4, r6, #2
  3a:	d010      	beq.n	5e <compiler_builtins::mem::memcmp+0x5e>
  3c:	f898 4002 	ldrb.w	r4, [r8, #2]
  40:	f899 5002 	ldrb.w	r5, [r9, #2]
  44:	42a5      	cmp	r5, r4
  46:	d10e      	bne.n	66 <compiler_builtins::mem::memcmp+0x66>
  48:	1cf4      	adds	r4, r6, #3
  4a:	d008      	beq.n	5e <compiler_builtins::mem::memcmp+0x5e>
  4c:	f898 4003 	ldrb.w	r4, [r8, #3]
  50:	f899 5003 	ldrb.w	r5, [r9, #3]
  54:	42a5      	cmp	r5, r4
  56:	d106      	bne.n	66 <compiler_builtins::mem::memcmp+0x66>
  58:	3304      	adds	r3, #4
  5a:	429a      	cmp	r2, r3
  5c:	d1da      	bne.n	14 <compiler_builtins::mem::memcmp+0x14>
  5e:	2000      	movs	r0, #0
  60:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  66:	1b28      	subs	r0, r5, r4
  68:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::bcmp:

00000000 <compiler_builtins::mem::bcmp>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::bcmp>

Disassembly of section .text.compiler_builtins::mem::strlen:

00000000 <compiler_builtins::mem::strlen>:
   0:	4601      	mov	r1, r0
   2:	7800      	ldrb	r0, [r0, #0]
   4:	2800      	cmp	r0, #0
   6:	bf04      	itt	eq
   8:	2000      	moveq	r0, #0
   a:	4770      	bxeq	lr
   c:	2002      	movs	r0, #2
   e:	180a      	adds	r2, r1, r0
  10:	f812 3c01 	ldrb.w	r3, [r2, #-1]
  14:	2b00      	cmp	r3, #0
  16:	bf04      	itt	eq
  18:	3801      	subeq	r0, #1
  1a:	4770      	bxeq	lr
  1c:	5c0b      	ldrb	r3, [r1, r0]
  1e:	2b00      	cmp	r3, #0
  20:	bf08      	it	eq
  22:	4770      	bxeq	lr
  24:	7853      	ldrb	r3, [r2, #1]
  26:	2b00      	cmp	r3, #0
  28:	bf04      	itt	eq
  2a:	3001      	addeq	r0, #1
  2c:	4770      	bxeq	lr
  2e:	7892      	ldrb	r2, [r2, #2]
  30:	3004      	adds	r0, #4
  32:	2a00      	cmp	r2, #0
  34:	d1eb      	bne.n	e <compiler_builtins::mem::strlen+0xe>
  36:	3802      	subs	r0, #2
  38:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1:

00000000 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	b142      	cbz	r2, 1c <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x1c>
   a:	1e53      	subs	r3, r2, #1
   c:	f002 0c03 	and.w	ip, r2, #3
  10:	2b03      	cmp	r3, #3
  12:	d206      	bcs.n	22 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x22>
  14:	2200      	movs	r2, #0
  16:	f1bc 0f00 	cmp.w	ip, #0
  1a:	d11f      	bne.n	5c <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x5c>
  1c:	f85d 8b04 	ldr.w	r8, [sp], #4
  20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  22:	f022 0203 	bic.w	r2, r2, #3
  26:	f101 0e01 	add.w	lr, r1, #1
  2a:	4254      	negs	r4, r2
  2c:	f100 0801 	add.w	r8, r0, #1
  30:	f06f 0203 	mvn.w	r2, #3
  34:	eb0e 0502 	add.w	r5, lr, r2
  38:	eb08 0302 	add.w	r3, r8, r2
  3c:	3204      	adds	r2, #4
  3e:	78ee      	ldrb	r6, [r5, #3]
  40:	70de      	strb	r6, [r3, #3]
  42:	792e      	ldrb	r6, [r5, #4]
  44:	711e      	strb	r6, [r3, #4]
  46:	796e      	ldrb	r6, [r5, #5]
  48:	715e      	strb	r6, [r3, #5]
  4a:	79ad      	ldrb	r5, [r5, #6]
  4c:	719d      	strb	r5, [r3, #6]
  4e:	18a3      	adds	r3, r4, r2
  50:	3304      	adds	r3, #4
  52:	d1ef      	bne.n	34 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x34>
  54:	3204      	adds	r2, #4
  56:	f1bc 0f00 	cmp.w	ip, #0
  5a:	d0df      	beq.n	1c <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x1c>
  5c:	5c8b      	ldrb	r3, [r1, r2]
  5e:	f1bc 0f01 	cmp.w	ip, #1
  62:	5483      	strb	r3, [r0, r2]
  64:	d0da      	beq.n	1c <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x1c>
  66:	1c53      	adds	r3, r2, #1
  68:	f1bc 0f02 	cmp.w	ip, #2
  6c:	5cce      	ldrb	r6, [r1, r3]
  6e:	54c6      	strb	r6, [r0, r3]
  70:	d0d4      	beq.n	1c <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_1+0x1c>
  72:	3202      	adds	r2, #2
  74:	5c89      	ldrb	r1, [r1, r2]
  76:	5481      	strb	r1, [r0, r2]
  78:	f85d 8b04 	ldr.w	r8, [sp], #4
  7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2:

00000000 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	2a00      	cmp	r2, #0
   a:	d040      	beq.n	8e <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x8e>
   c:	ea4f 0c52 	mov.w	ip, r2, lsr #1
  10:	2301      	movs	r3, #1
  12:	f1bc 0f01 	cmp.w	ip, #1
  16:	bf88      	it	hi
  18:	0853      	lsrhi	r3, r2, #1
  1a:	1e5a      	subs	r2, r3, #1
  1c:	f003 0c03 	and.w	ip, r3, #3
  20:	2a03      	cmp	r2, #3
  22:	d201      	bcs.n	28 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x28>
  24:	2300      	movs	r3, #0
  26:	e01b      	b.n	60 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x60>
  28:	f023 0e03 	bic.w	lr, r3, #3
  2c:	2300      	movs	r3, #0
  2e:	f06f 0201 	mvn.w	r2, #1
  32:	eb01 0902 	add.w	r9, r1, r2
  36:	1886      	adds	r6, r0, r2
  38:	eb00 0443 	add.w	r4, r0, r3, lsl #1
  3c:	3208      	adds	r2, #8
  3e:	f8b9 5002 	ldrh.w	r5, [r9, #2]
  42:	8075      	strh	r5, [r6, #2]
  44:	eb01 0543 	add.w	r5, r1, r3, lsl #1
  48:	3304      	adds	r3, #4
  4a:	f8b5 8002 	ldrh.w	r8, [r5, #2]
  4e:	459e      	cmp	lr, r3
  50:	f8a4 8002 	strh.w	r8, [r4, #2]
  54:	88ad      	ldrh	r5, [r5, #4]
  56:	80a5      	strh	r5, [r4, #4]
  58:	f8b9 4008 	ldrh.w	r4, [r9, #8]
  5c:	8134      	strh	r4, [r6, #8]
  5e:	d1e8      	bne.n	32 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x32>
  60:	f1bc 0f00 	cmp.w	ip, #0
  64:	d013      	beq.n	8e <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x8e>
  66:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
  6a:	f1bc 0f01 	cmp.w	ip, #1
  6e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
  72:	d00c      	beq.n	8e <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x8e>
  74:	1c5a      	adds	r2, r3, #1
  76:	f1bc 0f02 	cmp.w	ip, #2
  7a:	f831 6012 	ldrh.w	r6, [r1, r2, lsl #1]
  7e:	f820 6012 	strh.w	r6, [r0, r2, lsl #1]
  82:	d004      	beq.n	8e <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_2+0x8e>
  84:	1c9a      	adds	r2, r3, #2
  86:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  8a:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
  8e:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  92:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4:

00000000 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	b16a      	cbz	r2, 26 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x26>
   a:	2301      	movs	r3, #1
   c:	0895      	lsrs	r5, r2, #2
   e:	2d01      	cmp	r5, #1
  10:	bf88      	it	hi
  12:	0893      	lsrhi	r3, r2, #2
  14:	1e5a      	subs	r2, r3, #1
  16:	f003 0c03 	and.w	ip, r3, #3
  1a:	2a03      	cmp	r2, #3
  1c:	d206      	bcs.n	2c <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x2c>
  1e:	2200      	movs	r2, #0
  20:	f1bc 0f00 	cmp.w	ip, #0
  24:	d127      	bne.n	76 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x76>
  26:	f85d 8b04 	ldr.w	r8, [sp], #4
  2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  2c:	f023 0303 	bic.w	r3, r3, #3
  30:	f101 0e08 	add.w	lr, r1, #8
  34:	f1c3 0800 	rsb	r8, r3, #0
  38:	f100 0208 	add.w	r2, r0, #8
  3c:	2300      	movs	r3, #0
  3e:	2500      	movs	r5, #0
  40:	594e      	ldr	r6, [r1, r5]
  42:	1954      	adds	r4, r2, r5
  44:	3b04      	subs	r3, #4
  46:	5146      	str	r6, [r0, r5]
  48:	eb0e 0605 	add.w	r6, lr, r5
  4c:	4598      	cmp	r8, r3
  4e:	f856 6c04 	ldr.w	r6, [r6, #-4]
  52:	f844 6c04 	str.w	r6, [r4, #-4]
  56:	eb00 0605 	add.w	r6, r0, r5
  5a:	f85e 4005 	ldr.w	r4, [lr, r5]
  5e:	5154      	str	r4, [r2, r5]
  60:	eb01 0405 	add.w	r4, r1, r5
  64:	f105 0510 	add.w	r5, r5, #16
  68:	68e4      	ldr	r4, [r4, #12]
  6a:	60f4      	str	r4, [r6, #12]
  6c:	d1e8      	bne.n	40 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x40>
  6e:	425a      	negs	r2, r3
  70:	f1bc 0f00 	cmp.w	ip, #0
  74:	d0d7      	beq.n	26 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x26>
  76:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  7a:	f1bc 0f01 	cmp.w	ip, #1
  7e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  82:	d0d0      	beq.n	26 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x26>
  84:	1c53      	adds	r3, r2, #1
  86:	f1bc 0f02 	cmp.w	ip, #2
  8a:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
  8e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
  92:	d0c8      	beq.n	26 <compiler_builtins::mem::__llvm_memcpy_element_unordered_atomic_4+0x26>
  94:	3202      	adds	r2, #2
  96:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  9a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  9e:	f85d 8b04 	ldr.w	r8, [sp], #4
  a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1:

00000000 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	4281      	cmp	r1, r0
   a:	d217      	bcs.n	3c <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x3c>
   c:	b302      	cbz	r2, 50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>
   e:	f012 0e03 	ands.w	lr, r2, #3
  12:	f1a2 0c01 	sub.w	ip, r2, #1
  16:	d04c      	beq.n	b2 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0xb2>
  18:	f811 300c 	ldrb.w	r3, [r1, ip]
  1c:	f1be 0f01 	cmp.w	lr, #1
  20:	f800 300c 	strb.w	r3, [r0, ip]
  24:	4663      	mov	r3, ip
  26:	d045      	beq.n	b4 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0xb4>
  28:	1e93      	subs	r3, r2, #2
  2a:	f1be 0f02 	cmp.w	lr, #2
  2e:	5ccc      	ldrb	r4, [r1, r3]
  30:	54c4      	strb	r4, [r0, r3]
  32:	d03f      	beq.n	b4 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0xb4>
  34:	1ed3      	subs	r3, r2, #3
  36:	5cca      	ldrb	r2, [r1, r3]
  38:	54c2      	strb	r2, [r0, r3]
  3a:	e03b      	b.n	b4 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0xb4>
  3c:	b142      	cbz	r2, 50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>
  3e:	1e53      	subs	r3, r2, #1
  40:	f002 0c03 	and.w	ip, r2, #3
  44:	2b03      	cmp	r3, #3
  46:	d206      	bcs.n	56 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x56>
  48:	2200      	movs	r2, #0
  4a:	f1bc 0f00 	cmp.w	ip, #0
  4e:	d11f      	bne.n	90 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x90>
  50:	f85d 8b04 	ldr.w	r8, [sp], #4
  54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  56:	f022 0203 	bic.w	r2, r2, #3
  5a:	f101 0e01 	add.w	lr, r1, #1
  5e:	4254      	negs	r4, r2
  60:	f100 0801 	add.w	r8, r0, #1
  64:	f06f 0203 	mvn.w	r2, #3
  68:	eb0e 0502 	add.w	r5, lr, r2
  6c:	eb08 0302 	add.w	r3, r8, r2
  70:	3204      	adds	r2, #4
  72:	78ee      	ldrb	r6, [r5, #3]
  74:	70de      	strb	r6, [r3, #3]
  76:	792e      	ldrb	r6, [r5, #4]
  78:	711e      	strb	r6, [r3, #4]
  7a:	796e      	ldrb	r6, [r5, #5]
  7c:	715e      	strb	r6, [r3, #5]
  7e:	79ad      	ldrb	r5, [r5, #6]
  80:	719d      	strb	r5, [r3, #6]
  82:	18a3      	adds	r3, r4, r2
  84:	3304      	adds	r3, #4
  86:	d1ef      	bne.n	68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x68>
  88:	3204      	adds	r2, #4
  8a:	f1bc 0f00 	cmp.w	ip, #0
  8e:	d0df      	beq.n	50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>
  90:	5c8b      	ldrb	r3, [r1, r2]
  92:	f1bc 0f01 	cmp.w	ip, #1
  96:	5483      	strb	r3, [r0, r2]
  98:	d0da      	beq.n	50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>
  9a:	1c53      	adds	r3, r2, #1
  9c:	f1bc 0f02 	cmp.w	ip, #2
  a0:	5cce      	ldrb	r6, [r1, r3]
  a2:	54c6      	strb	r6, [r0, r3]
  a4:	d0d4      	beq.n	50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>
  a6:	3202      	adds	r2, #2
  a8:	5c89      	ldrb	r1, [r1, r2]
  aa:	5481      	strb	r1, [r0, r2]
  ac:	f85d 8b04 	ldr.w	r8, [sp], #4
  b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  b2:	4613      	mov	r3, r2
  b4:	f1bc 0f03 	cmp.w	ip, #3
  b8:	d3ca      	bcc.n	50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>
  ba:	f1a0 0c04 	sub.w	ip, r0, #4
  be:	3902      	subs	r1, #2
  c0:	18ca      	adds	r2, r1, r3
  c2:	eb0c 0003 	add.w	r0, ip, r3
  c6:	7854      	ldrb	r4, [r2, #1]
  c8:	70c4      	strb	r4, [r0, #3]
  ca:	5ccc      	ldrb	r4, [r1, r3]
  cc:	7084      	strb	r4, [r0, #2]
  ce:	f812 4c01 	ldrb.w	r4, [r2, #-1]
  d2:	7044      	strb	r4, [r0, #1]
  d4:	f812 0c02 	ldrb.w	r0, [r2, #-2]
  d8:	f80c 0003 	strb.w	r0, [ip, r3]
  dc:	3b04      	subs	r3, #4
  de:	d1ef      	bne.n	c0 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0xc0>
  e0:	e7b6      	b.n	50 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_1+0x50>

Disassembly of section .text.compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2:

00000000 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	0853      	lsrs	r3, r2, #1
   a:	4281      	cmp	r1, r0
   c:	d21c      	bcs.n	48 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0x48>
   e:	2a00      	cmp	r2, #0
  10:	d073      	beq.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  12:	f013 0e03 	ands.w	lr, r3, #3
  16:	f1a3 0c01 	sub.w	ip, r3, #1
  1a:	d055      	beq.n	c8 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xc8>
  1c:	f831 201c 	ldrh.w	r2, [r1, ip, lsl #1]
  20:	f1be 0f01 	cmp.w	lr, #1
  24:	f820 201c 	strh.w	r2, [r0, ip, lsl #1]
  28:	4662      	mov	r2, ip
  2a:	d04e      	beq.n	ca <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xca>
  2c:	1e9a      	subs	r2, r3, #2
  2e:	f1be 0f02 	cmp.w	lr, #2
  32:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
  36:	f820 4012 	strh.w	r4, [r0, r2, lsl #1]
  3a:	d046      	beq.n	ca <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xca>
  3c:	1eda      	subs	r2, r3, #3
  3e:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
  42:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
  46:	e040      	b.n	ca <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xca>
  48:	2a00      	cmp	r2, #0
  4a:	d056      	beq.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  4c:	2b01      	cmp	r3, #1
  4e:	bf98      	it	ls
  50:	2301      	movls	r3, #1
  52:	1e5a      	subs	r2, r3, #1
  54:	f003 0c03 	and.w	ip, r3, #3
  58:	2a03      	cmp	r2, #3
  5a:	d201      	bcs.n	60 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0x60>
  5c:	2300      	movs	r3, #0
  5e:	e01b      	b.n	98 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0x98>
  60:	f023 0e03 	bic.w	lr, r3, #3
  64:	2300      	movs	r3, #0
  66:	f06f 0201 	mvn.w	r2, #1
  6a:	eb01 0902 	add.w	r9, r1, r2
  6e:	1886      	adds	r6, r0, r2
  70:	eb00 0443 	add.w	r4, r0, r3, lsl #1
  74:	3208      	adds	r2, #8
  76:	f8b9 5002 	ldrh.w	r5, [r9, #2]
  7a:	8075      	strh	r5, [r6, #2]
  7c:	eb01 0543 	add.w	r5, r1, r3, lsl #1
  80:	3304      	adds	r3, #4
  82:	f8b5 8002 	ldrh.w	r8, [r5, #2]
  86:	459e      	cmp	lr, r3
  88:	f8a4 8002 	strh.w	r8, [r4, #2]
  8c:	88ad      	ldrh	r5, [r5, #4]
  8e:	80a5      	strh	r5, [r4, #4]
  90:	f8b9 4008 	ldrh.w	r4, [r9, #8]
  94:	8134      	strh	r4, [r6, #8]
  96:	d1e8      	bne.n	6a <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0x6a>
  98:	f1bc 0f00 	cmp.w	ip, #0
  9c:	d02d      	beq.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  9e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
  a2:	f1bc 0f01 	cmp.w	ip, #1
  a6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
  aa:	d026      	beq.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  ac:	1c5a      	adds	r2, r3, #1
  ae:	f1bc 0f02 	cmp.w	ip, #2
  b2:	f831 6012 	ldrh.w	r6, [r1, r2, lsl #1]
  b6:	f820 6012 	strh.w	r6, [r0, r2, lsl #1]
  ba:	d01e      	beq.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  bc:	1c9a      	adds	r2, r3, #2
  be:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  c2:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
  c6:	e018      	b.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  c8:	461a      	mov	r2, r3
  ca:	f1bc 0f03 	cmp.w	ip, #3
  ce:	d314      	bcc.n	fa <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xfa>
  d0:	eb00 0042 	add.w	r0, r0, r2, lsl #1
  d4:	eb01 0142 	add.w	r1, r1, r2, lsl #1
  d8:	3808      	subs	r0, #8
  da:	3904      	subs	r1, #4
  dc:	884b      	ldrh	r3, [r1, #2]
  de:	3a04      	subs	r2, #4
  e0:	80c3      	strh	r3, [r0, #6]
  e2:	880b      	ldrh	r3, [r1, #0]
  e4:	8083      	strh	r3, [r0, #4]
  e6:	f831 3c02 	ldrh.w	r3, [r1, #-2]
  ea:	8043      	strh	r3, [r0, #2]
  ec:	f831 3c04 	ldrh.w	r3, [r1, #-4]
  f0:	f1a1 0108 	sub.w	r1, r1, #8
  f4:	f820 3908 	strh.w	r3, [r0], #-8
  f8:	d1f0      	bne.n	dc <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_2+0xdc>
  fa:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4:

00000000 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	ea4f 0e92 	mov.w	lr, r2, lsr #2
   c:	4281      	cmp	r1, r0
   e:	d21b      	bcs.n	48 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x48>
  10:	b352      	cbz	r2, 68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>
  12:	f01e 0503 	ands.w	r5, lr, #3
  16:	f1ae 0301 	sub.w	r3, lr, #1
  1a:	d064      	beq.n	e6 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0xe6>
  1c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
  20:	2d01      	cmp	r5, #1
  22:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  26:	461a      	mov	r2, r3
  28:	d05e      	beq.n	e8 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0xe8>
  2a:	f1ae 0202 	sub.w	r2, lr, #2
  2e:	2d02      	cmp	r5, #2
  30:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
  34:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
  38:	d056      	beq.n	e8 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0xe8>
  3a:	f1ae 0203 	sub.w	r2, lr, #3
  3e:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  42:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
  46:	e04f      	b.n	e8 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0xe8>
  48:	b172      	cbz	r2, 68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>
  4a:	f1be 0f01 	cmp.w	lr, #1
  4e:	bf98      	it	ls
  50:	f04f 0e01 	movls.w	lr, #1
  54:	f1ae 0201 	sub.w	r2, lr, #1
  58:	f00e 0c03 	and.w	ip, lr, #3
  5c:	2a03      	cmp	r2, #3
  5e:	d206      	bcs.n	6e <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x6e>
  60:	2200      	movs	r2, #0
  62:	f1bc 0f00 	cmp.w	ip, #0
  66:	d127      	bne.n	b8 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0xb8>
  68:	f85d 8b04 	ldr.w	r8, [sp], #4
  6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  6e:	f02e 0203 	bic.w	r2, lr, #3
  72:	f101 0808 	add.w	r8, r1, #8
  76:	f1c2 0e00 	rsb	lr, r2, #0
  7a:	f100 0308 	add.w	r3, r0, #8
  7e:	2200      	movs	r2, #0
  80:	2500      	movs	r5, #0
  82:	594e      	ldr	r6, [r1, r5]
  84:	195c      	adds	r4, r3, r5
  86:	3a04      	subs	r2, #4
  88:	5146      	str	r6, [r0, r5]
  8a:	eb08 0605 	add.w	r6, r8, r5
  8e:	4596      	cmp	lr, r2
  90:	f856 6c04 	ldr.w	r6, [r6, #-4]
  94:	f844 6c04 	str.w	r6, [r4, #-4]
  98:	eb00 0605 	add.w	r6, r0, r5
  9c:	f858 4005 	ldr.w	r4, [r8, r5]
  a0:	515c      	str	r4, [r3, r5]
  a2:	eb01 0405 	add.w	r4, r1, r5
  a6:	f105 0510 	add.w	r5, r5, #16
  aa:	68e4      	ldr	r4, [r4, #12]
  ac:	60f4      	str	r4, [r6, #12]
  ae:	d1e8      	bne.n	82 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x82>
  b0:	4252      	negs	r2, r2
  b2:	f1bc 0f00 	cmp.w	ip, #0
  b6:	d0d7      	beq.n	68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>
  b8:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  bc:	f1bc 0f01 	cmp.w	ip, #1
  c0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  c4:	d0d0      	beq.n	68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>
  c6:	1c53      	adds	r3, r2, #1
  c8:	f1bc 0f02 	cmp.w	ip, #2
  cc:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
  d0:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
  d4:	d0c8      	beq.n	68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>
  d6:	3202      	adds	r2, #2
  d8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  dc:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  e0:	f85d 8b04 	ldr.w	r8, [sp], #4
  e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  e6:	4672      	mov	r2, lr
  e8:	2b03      	cmp	r3, #3
  ea:	d3bd      	bcc.n	68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>
  ec:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  f4:	3810      	subs	r0, #16
  f6:	3908      	subs	r1, #8
  f8:	684b      	ldr	r3, [r1, #4]
  fa:	3a04      	subs	r2, #4
  fc:	60c3      	str	r3, [r0, #12]
  fe:	680b      	ldr	r3, [r1, #0]
 100:	6083      	str	r3, [r0, #8]
 102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 106:	6043      	str	r3, [r0, #4]
 108:	f851 3c08 	ldr.w	r3, [r1, #-8]
 10c:	f1a1 0110 	sub.w	r1, r1, #16
 110:	6003      	str	r3, [r0, #0]
 112:	f1a0 0010 	sub.w	r0, r0, #16
 116:	d1ef      	bne.n	f8 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0xf8>
 118:	e7a6      	b.n	68 <compiler_builtins::mem::__llvm_memmove_element_unordered_atomic_4+0x68>

Disassembly of section .text.compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1:

00000000 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b1fa      	cbz	r2, 46 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1+0x46>
   6:	1e53      	subs	r3, r2, #1
   8:	f002 0c03 	and.w	ip, r2, #3
   c:	2b03      	cmp	r3, #3
   e:	d201      	bcs.n	14 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1+0x14>
  10:	2200      	movs	r2, #0
  12:	e011      	b.n	38 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1+0x38>
  14:	f022 0203 	bic.w	r2, r2, #3
  18:	f100 0e01 	add.w	lr, r0, #1
  1c:	4253      	negs	r3, r2
  1e:	f06f 0203 	mvn.w	r2, #3
  22:	eb0e 0402 	add.w	r4, lr, r2
  26:	3204      	adds	r2, #4
  28:	70e1      	strb	r1, [r4, #3]
  2a:	7121      	strb	r1, [r4, #4]
  2c:	7161      	strb	r1, [r4, #5]
  2e:	71a1      	strb	r1, [r4, #6]
  30:	189c      	adds	r4, r3, r2
  32:	3404      	adds	r4, #4
  34:	d1f5      	bne.n	22 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1+0x22>
  36:	3204      	adds	r2, #4
  38:	f1bc 0f00 	cmp.w	ip, #0
  3c:	bf1c      	itt	ne
  3e:	5481      	strbne	r1, [r0, r2]
  40:	f1bc 0f01 	cmpne.w	ip, #1
  44:	d100      	bne.n	48 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_1+0x48>
  46:	bdd0      	pop	{r4, r6, r7, pc}
  48:	4410      	add	r0, r2
  4a:	f1bc 0f02 	cmp.w	ip, #2
  4e:	7041      	strb	r1, [r0, #1]
  50:	bf18      	it	ne
  52:	7081      	strbne	r1, [r0, #2]
  54:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.compiler_builtins::mem::__llvm_memset_element_unordered_atomic_2:

00000000 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_2>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	bd80      	popeq	{r7, pc}
   a:	ea4f 0c52 	mov.w	ip, r2, lsr #1
   e:	2301      	movs	r3, #1
  10:	f1bc 0f01 	cmp.w	ip, #1
  14:	bf88      	it	hi
  16:	0853      	lsrhi	r3, r2, #1
  18:	1e5a      	subs	r2, r3, #1
  1a:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  1e:	f003 0c03 	and.w	ip, r3, #3
  22:	2a03      	cmp	r2, #3
  24:	d201      	bcs.n	2a <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_2+0x2a>
  26:	2300      	movs	r3, #0
  28:	e00d      	b.n	46 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_2+0x46>
  2a:	f023 0e03 	bic.w	lr, r3, #3
  2e:	f1a0 0208 	sub.w	r2, r0, #8
  32:	2300      	movs	r3, #0
  34:	3304      	adds	r3, #4
  36:	8111      	strh	r1, [r2, #8]
  38:	8151      	strh	r1, [r2, #10]
  3a:	459e      	cmp	lr, r3
  3c:	8191      	strh	r1, [r2, #12]
  3e:	81d1      	strh	r1, [r2, #14]
  40:	f102 0208 	add.w	r2, r2, #8
  44:	d1f6      	bne.n	34 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_2+0x34>
  46:	f1bc 0f00 	cmp.w	ip, #0
  4a:	bf1c      	itt	ne
  4c:	f820 1013 	strhne.w	r1, [r0, r3, lsl #1]
  50:	f1bc 0f01 	cmpne.w	ip, #1
  54:	d100      	bne.n	58 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_2+0x58>
  56:	bd80      	pop	{r7, pc}
  58:	eb00 0043 	add.w	r0, r0, r3, lsl #1
  5c:	f1bc 0f02 	cmp.w	ip, #2
  60:	8041      	strh	r1, [r0, #2]
  62:	bf18      	it	ne
  64:	8081      	strhne	r1, [r0, #4]
  66:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::mem::__llvm_memset_element_unordered_atomic_4:

00000000 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_4>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	bd80      	popeq	{r7, pc}
   a:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   e:	f04f 0e01 	mov.w	lr, #1
  12:	4359      	muls	r1, r3
  14:	0893      	lsrs	r3, r2, #2
  16:	2b01      	cmp	r3, #1
  18:	bf88      	it	hi
  1a:	ea4f 0e92 	movhi.w	lr, r2, lsr #2
  1e:	f1ae 0201 	sub.w	r2, lr, #1
  22:	f00e 0c03 	and.w	ip, lr, #3
  26:	2a03      	cmp	r2, #3
  28:	d201      	bcs.n	2e <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_4+0x2e>
  2a:	2200      	movs	r2, #0
  2c:	e010      	b.n	50 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_4+0x50>
  2e:	f02e 0203 	bic.w	r2, lr, #3
  32:	f1a0 0310 	sub.w	r3, r0, #16
  36:	f1c2 0e00 	rsb	lr, r2, #0
  3a:	2200      	movs	r2, #0
  3c:	3a04      	subs	r2, #4
  3e:	6119      	str	r1, [r3, #16]
  40:	6159      	str	r1, [r3, #20]
  42:	4596      	cmp	lr, r2
  44:	6199      	str	r1, [r3, #24]
  46:	61d9      	str	r1, [r3, #28]
  48:	f103 0310 	add.w	r3, r3, #16
  4c:	d1f6      	bne.n	3c <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_4+0x3c>
  4e:	4252      	negs	r2, r2
  50:	f1bc 0f00 	cmp.w	ip, #0
  54:	bf1c      	itt	ne
  56:	f840 1022 	strne.w	r1, [r0, r2, lsl #2]
  5a:	f1bc 0f01 	cmpne.w	ip, #1
  5e:	d100      	bne.n	62 <compiler_builtins::mem::__llvm_memset_element_unordered_atomic_4+0x62>
  60:	bd80      	pop	{r7, pc}
  62:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  66:	f1bc 0f02 	cmp.w	ip, #2
  6a:	6041      	str	r1, [r0, #4]
  6c:	bf18      	it	ne
  6e:	6081      	strne	r1, [r0, #8]
  70:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.46.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__udivdi3:

00000000 <__udivdi3>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.47.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__lesf2vfp:

00000000 <__lesf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf98      	it	ls
   c:	2001      	movls	r0, #1
   e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.48.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.fmax:

00000000 <fmax>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	ec59 8b11 	vmov	r8, r9, d1
   c:	ec5a 6b10 	vmov	r6, sl, d0
  10:	4642      	mov	r2, r8
  12:	464b      	mov	r3, r9
  14:	4630      	mov	r0, r6
  16:	4651      	mov	r1, sl
  18:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  1c:	2800      	cmp	r0, #0
  1e:	464d      	mov	r5, r9
  20:	4644      	mov	r4, r8
  22:	4630      	mov	r0, r6
  24:	4651      	mov	r1, sl
  26:	4632      	mov	r2, r6
  28:	4653      	mov	r3, sl
  2a:	bf04      	itt	eq
  2c:	4655      	moveq	r5, sl
  2e:	4634      	moveq	r4, r6
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  34:	2800      	cmp	r0, #0
  36:	bf1c      	itt	ne
  38:	464d      	movne	r5, r9
  3a:	4644      	movne	r4, r8
  3c:	ec45 4b10 	vmov	d0, r4, r5
  40:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.49.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__unorddf2:

00000000 <__unorddf2>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b11 	vmov	r0, r1, d1
   8:	f240 0e00 	movw	lr, #0
   c:	ec53 cb10 	vmov	ip, r3, d0
  10:	f6c7 7ef0 	movt	lr, #32752	; 0x7ff0
  14:	2200      	movs	r2, #0
  16:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  1a:	4240      	negs	r0, r0
  1c:	eb7e 0001 	sbcs.w	r0, lr, r1
  20:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
  24:	f04f 0000 	mov.w	r0, #0
  28:	bf38      	it	cc
  2a:	2001      	movcc	r0, #1
  2c:	f1dc 0300 	rsbs	r3, ip, #0
  30:	eb7e 0101 	sbcs.w	r1, lr, r1
  34:	bf38      	it	cc
  36:	2201      	movcc	r2, #1
  38:	4310      	orrs	r0, r2
  3a:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.5.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floatdidf:

00000000 <__floatdidf>:
   0:	ea50 0201 	orrs.w	r2, r0, r1
   4:	d03e      	beq.n	84 <__floatdidf+0x84>
   6:	b5d0      	push	{r4, r6, r7, lr}
   8:	af02      	add	r7, sp, #8
   a:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   e:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
  12:	ebb0 7ee1 	subs.w	lr, r0, r1, asr #31
  16:	fabe f28e 	clz	r2, lr
  1a:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
  1e:	3220      	adds	r2, #32
  20:	2b00      	cmp	r3, #0
  22:	bf18      	it	ne
  24:	fab3 f283 	clzne	r2, r3
  28:	fa03 fc02 	lsl.w	ip, r3, r2
  2c:	f1c2 0320 	rsb	r3, r2, #32
  30:	f1b2 0020 	subs.w	r0, r2, #32
  34:	fa2e f303 	lsr.w	r3, lr, r3
  38:	ea4c 0c03 	orr.w	ip, ip, r3
  3c:	bf58      	it	pl
  3e:	fa0e fc00 	lslpl.w	ip, lr, r0
  42:	fa0e f002 	lsl.w	r0, lr, r2
  46:	bf58      	it	pl
  48:	2000      	movpl	r0, #0
  4a:	0ac3      	lsrs	r3, r0, #11
  4c:	ea43 544c 	orr.w	r4, r3, ip, lsl #21
  50:	0540      	lsls	r0, r0, #21
  52:	ea6f 0e04 	mvn.w	lr, r4
  56:	ea0e 73d0 	and.w	r3, lr, r0, lsr #31
  5a:	425b      	negs	r3, r3
  5c:	f160 0000 	sbc.w	r0, r0, #0
  60:	ea4f 23dc 	mov.w	r3, ip, lsr #11
  64:	eba3 5202 	sub.w	r2, r3, r2, lsl #20
  68:	2300      	movs	r3, #0
  6a:	eb14 70d0 	adds.w	r0, r4, r0, lsr #31
  6e:	f2c4 33d0 	movt	r3, #17360	; 0x43d0
  72:	415a      	adcs	r2, r3
  74:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
  78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  7c:	4311      	orrs	r1, r2
  7e:	ec41 0b10 	vmov	d0, r0, r1
  82:	4770      	bx	lr
  84:	2000      	movs	r0, #0
  86:	2200      	movs	r2, #0
  88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  8c:	4311      	orrs	r1, r2
  8e:	ec41 0b10 	vmov	d0, r0, r1
  92:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.50.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__muldf3vfp:

00000000 <__muldf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.51.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.<isize as compiler_builtins::int::Int>::logical_shr:

00000000 <<isize as compiler_builtins::int::Int>::logical_shr>:
   0:	f001 011f 	and.w	r1, r1, #31
   4:	40c8      	lsrs	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<u8 as compiler_builtins::int::Int>::abs_diff:

00000000 <<u8 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a42      	subs	r2, r0, r1
   2:	fa5f fc81 	uxtb.w	ip, r1
   6:	b2c3      	uxtb	r3, r0
   8:	4563      	cmp	r3, ip
   a:	bf38      	it	cc
   c:	1a0a      	subcc	r2, r1, r0
   e:	4610      	mov	r0, r2
  10:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::from_unsigned:

00000000 <<i8 as compiler_builtins::int::Int>::from_unsigned>:
   0:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::abs_diff:

00000000 <<i8 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a40      	subs	r0, r0, r1
   2:	b241      	sxtb	r1, r0
   4:	ea80 10e1 	eor.w	r0, r0, r1, asr #7
   8:	eba0 10e1 	sub.w	r0, r0, r1, asr #7
   c:	4770      	bx	lr

Disassembly of section .text.<u8 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<u8 as compiler_builtins::int::Int>::overflowing_add>:
   0:	b2c0      	uxtb	r0, r0
   2:	b2c9      	uxtb	r1, r1
   4:	4408      	add	r0, r1
   6:	b2c1      	uxtb	r1, r0
   8:	1a09      	subs	r1, r1, r0
   a:	bf18      	it	ne
   c:	2101      	movne	r1, #1
   e:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::from_bool:

00000000 <<i8 as compiler_builtins::int::Int>::from_bool>:
   0:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::logical_shr:

00000000 <<i8 as compiler_builtins::int::Int>::logical_shr>:
   0:	f001 0107 	and.w	r1, r1, #7
   4:	b2c0      	uxtb	r0, r0
   6:	40c8      	lsrs	r0, r1
   8:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::is_zero:

00000000 <<i8 as compiler_builtins::int::Int>::is_zero>:
   0:	b2c0      	uxtb	r0, r0
   2:	fab0 f080 	clz	r0, r0
   6:	0940      	lsrs	r0, r0, #5
   8:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::wrapping_neg:

00000000 <<i8 as compiler_builtins::int::Int>::wrapping_neg>:
   0:	4240      	negs	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::wrapping_add:

00000000 <<i8 as compiler_builtins::int::Int>::wrapping_add>:
   0:	4408      	add	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::wrapping_mul:

00000000 <<i8 as compiler_builtins::int::Int>::wrapping_mul>:
   0:	4348      	muls	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::wrapping_sub:

00000000 <<i8 as compiler_builtins::int::Int>::wrapping_sub>:
   0:	1a40      	subs	r0, r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::wrapping_shl:

00000000 <<i8 as compiler_builtins::int::Int>::wrapping_shl>:
   0:	f001 0107 	and.w	r1, r1, #7
   4:	4088      	lsls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::wrapping_shr:

00000000 <<i8 as compiler_builtins::int::Int>::wrapping_shr>:
   0:	f001 0107 	and.w	r1, r1, #7
   4:	b240      	sxtb	r0, r0
   6:	4108      	asrs	r0, r1
   8:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::rotate_left:

00000000 <<i8 as compiler_builtins::int::Int>::rotate_left>:
   0:	f001 0207 	and.w	r2, r1, #7
   4:	4249      	negs	r1, r1
   6:	f001 0107 	and.w	r1, r1, #7
   a:	fa00 f202 	lsl.w	r2, r0, r2
   e:	b2c0      	uxtb	r0, r0
  10:	40c8      	lsrs	r0, r1
  12:	4310      	orrs	r0, r2
  14:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<i8 as compiler_builtins::int::Int>::overflowing_add>:
   0:	b240      	sxtb	r0, r0
   2:	b249      	sxtb	r1, r1
   4:	4408      	add	r0, r1
   6:	b241      	sxtb	r1, r0
   8:	1a09      	subs	r1, r1, r0
   a:	bf18      	it	ne
   c:	2101      	movne	r1, #1
   e:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::Int>::leading_zeros:

00000000 <<i8 as compiler_builtins::int::Int>::leading_zeros>:
   0:	b2c0      	uxtb	r0, r0
   2:	fab0 f080 	clz	r0, r0
   6:	3818      	subs	r0, #24
   8:	b2c0      	uxtb	r0, r0
   a:	4770      	bx	lr

Disassembly of section .text.<u16 as compiler_builtins::int::Int>::abs_diff:

00000000 <<u16 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a42      	subs	r2, r0, r1
   2:	fa1f fc81 	uxth.w	ip, r1
   6:	b283      	uxth	r3, r0
   8:	4563      	cmp	r3, ip
   a:	bf38      	it	cc
   c:	1a0a      	subcc	r2, r1, r0
   e:	4610      	mov	r0, r2
  10:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::from_unsigned:

00000000 <<i16 as compiler_builtins::int::Int>::from_unsigned>:
   0:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::abs_diff:

00000000 <<i16 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a40      	subs	r0, r0, r1
   2:	b201      	sxth	r1, r0
   4:	ea80 30e1 	eor.w	r0, r0, r1, asr #15
   8:	eba0 30e1 	sub.w	r0, r0, r1, asr #15
   c:	4770      	bx	lr

Disassembly of section .text.<u16 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<u16 as compiler_builtins::int::Int>::overflowing_add>:
   0:	b280      	uxth	r0, r0
   2:	b289      	uxth	r1, r1
   4:	4408      	add	r0, r1
   6:	b281      	uxth	r1, r0
   8:	1a09      	subs	r1, r1, r0
   a:	bf18      	it	ne
   c:	2101      	movne	r1, #1
   e:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::from_bool:

00000000 <<i16 as compiler_builtins::int::Int>::from_bool>:
   0:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::logical_shr:

00000000 <<i16 as compiler_builtins::int::Int>::logical_shr>:
   0:	f001 010f 	and.w	r1, r1, #15
   4:	b280      	uxth	r0, r0
   6:	40c8      	lsrs	r0, r1
   8:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::is_zero:

00000000 <<i16 as compiler_builtins::int::Int>::is_zero>:
   0:	b280      	uxth	r0, r0
   2:	fab0 f080 	clz	r0, r0
   6:	0940      	lsrs	r0, r0, #5
   8:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::wrapping_neg:

00000000 <<i16 as compiler_builtins::int::Int>::wrapping_neg>:
   0:	4240      	negs	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::wrapping_add:

00000000 <<i16 as compiler_builtins::int::Int>::wrapping_add>:
   0:	4408      	add	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::wrapping_mul:

00000000 <<i16 as compiler_builtins::int::Int>::wrapping_mul>:
   0:	4348      	muls	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::wrapping_sub:

00000000 <<i16 as compiler_builtins::int::Int>::wrapping_sub>:
   0:	1a40      	subs	r0, r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::wrapping_shl:

00000000 <<i16 as compiler_builtins::int::Int>::wrapping_shl>:
   0:	f001 010f 	and.w	r1, r1, #15
   4:	4088      	lsls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::wrapping_shr:

00000000 <<i16 as compiler_builtins::int::Int>::wrapping_shr>:
   0:	f001 010f 	and.w	r1, r1, #15
   4:	b200      	sxth	r0, r0
   6:	4108      	asrs	r0, r1
   8:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::rotate_left:

00000000 <<i16 as compiler_builtins::int::Int>::rotate_left>:
   0:	f001 020f 	and.w	r2, r1, #15
   4:	4249      	negs	r1, r1
   6:	f001 010f 	and.w	r1, r1, #15
   a:	fa00 f202 	lsl.w	r2, r0, r2
   e:	b280      	uxth	r0, r0
  10:	40c8      	lsrs	r0, r1
  12:	4310      	orrs	r0, r2
  14:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<i16 as compiler_builtins::int::Int>::overflowing_add>:
   0:	b200      	sxth	r0, r0
   2:	b209      	sxth	r1, r1
   4:	4408      	add	r0, r1
   6:	b201      	sxth	r1, r0
   8:	1a09      	subs	r1, r1, r0
   a:	bf18      	it	ne
   c:	2101      	movne	r1, #1
   e:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::Int>::leading_zeros:

00000000 <<i16 as compiler_builtins::int::Int>::leading_zeros>:
   0:	b280      	uxth	r0, r0
   2:	fab0 f080 	clz	r0, r0
   6:	3810      	subs	r0, #16
   8:	b280      	uxth	r0, r0
   a:	4770      	bx	lr

Disassembly of section .text.<u32 as compiler_builtins::int::Int>::abs_diff:

00000000 <<u32 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a0a      	subs	r2, r1, r0
   2:	bf98      	it	ls
   4:	1a42      	subls	r2, r0, r1
   6:	4610      	mov	r0, r2
   8:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::from_unsigned:

00000000 <<i32 as compiler_builtins::int::Int>::from_unsigned>:
   0:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::abs_diff:

00000000 <<i32 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a40      	subs	r0, r0, r1
   2:	bf48      	it	mi
   4:	4240      	negmi	r0, r0
   6:	4770      	bx	lr

Disassembly of section .text.<u32 as compiler_builtins::int::Int>::wrapping_shl:

00000000 <<u32 as compiler_builtins::int::Int>::wrapping_shl>:
   0:	f001 011f 	and.w	r1, r1, #31
   4:	4088      	lsls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<u32 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<u32 as compiler_builtins::int::Int>::overflowing_add>:
   0:	1840      	adds	r0, r0, r1
   2:	f04f 0200 	mov.w	r2, #0
   6:	f142 0100 	adc.w	r1, r2, #0
   a:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::from_bool:

00000000 <<i32 as compiler_builtins::int::Int>::from_bool>:
   0:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::logical_shr:

00000000 <<i32 as compiler_builtins::int::Int>::logical_shr>:
   0:	f001 011f 	and.w	r1, r1, #31
   4:	40c8      	lsrs	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::is_zero:

00000000 <<i32 as compiler_builtins::int::Int>::is_zero>:
   0:	fab0 f080 	clz	r0, r0
   4:	0940      	lsrs	r0, r0, #5
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::wrapping_neg:

00000000 <<i32 as compiler_builtins::int::Int>::wrapping_neg>:
   0:	4240      	negs	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::wrapping_add:

00000000 <<i32 as compiler_builtins::int::Int>::wrapping_add>:
   0:	4408      	add	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::wrapping_mul:

00000000 <<i32 as compiler_builtins::int::Int>::wrapping_mul>:
   0:	4348      	muls	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::wrapping_sub:

00000000 <<i32 as compiler_builtins::int::Int>::wrapping_sub>:
   0:	1a40      	subs	r0, r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::wrapping_shl:

00000000 <<i32 as compiler_builtins::int::Int>::wrapping_shl>:
   0:	f001 011f 	and.w	r1, r1, #31
   4:	4088      	lsls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::wrapping_shr:

00000000 <<i32 as compiler_builtins::int::Int>::wrapping_shr>:
   0:	f001 011f 	and.w	r1, r1, #31
   4:	4108      	asrs	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::rotate_left:

00000000 <<i32 as compiler_builtins::int::Int>::rotate_left>:
   0:	4249      	negs	r1, r1
   2:	41c8      	rors	r0, r1
   4:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<i32 as compiler_builtins::int::Int>::overflowing_add>:
   0:	1840      	adds	r0, r0, r1
   2:	f04f 0101 	mov.w	r1, #1
   6:	bf78      	it	vc
   8:	2100      	movvc	r1, #0
   a:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::Int>::leading_zeros:

00000000 <<i32 as compiler_builtins::int::Int>::leading_zeros>:
   0:	fab0 f080 	clz	r0, r0
   4:	4770      	bx	lr

Disassembly of section .text.<u64 as compiler_builtins::int::Int>::abs_diff:

00000000 <<u64 as compiler_builtins::int::Int>::abs_diff>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	ebb2 0c00 	subs.w	ip, r2, r0
   8:	f04f 0400 	mov.w	r4, #0
   c:	eb63 0e01 	sbc.w	lr, r3, r1
  10:	1a80      	subs	r0, r0, r2
  12:	4199      	sbcs	r1, r3
  14:	bf38      	it	cc
  16:	2401      	movcc	r4, #1
  18:	2c00      	cmp	r4, #0
  1a:	bf1c      	itt	ne
  1c:	4660      	movne	r0, ip
  1e:	4671      	movne	r1, lr
  20:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::from_unsigned:

00000000 <<i64 as compiler_builtins::int::Int>::from_unsigned>:
   0:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::abs_diff:

00000000 <<i64 as compiler_builtins::int::Int>::abs_diff>:
   0:	1a80      	subs	r0, r0, r2
   2:	4199      	sbcs	r1, r3
   4:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   8:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
   c:	ebb0 70e1 	subs.w	r0, r0, r1, asr #31
  10:	eb62 71e1 	sbc.w	r1, r2, r1, asr #31
  14:	4770      	bx	lr

Disassembly of section .text.<u64 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<u64 as compiler_builtins::int::Int>::overflowing_add>:
   0:	1880      	adds	r0, r0, r2
   2:	f04f 0c00 	mov.w	ip, #0
   6:	4159      	adcs	r1, r3
   8:	f14c 0200 	adc.w	r2, ip, #0
   c:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::from_bool:

00000000 <<i64 as compiler_builtins::int::Int>::from_bool>:
   0:	2100      	movs	r1, #0
   2:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::logical_shr:

00000000 <<i64 as compiler_builtins::int::Int>::logical_shr>:
   0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   4:	f1c2 0320 	rsb	r3, r2, #32
   8:	40d0      	lsrs	r0, r2
   a:	fa01 f303 	lsl.w	r3, r1, r3
   e:	4318      	orrs	r0, r3
  10:	f1b2 0320 	subs.w	r3, r2, #32
  14:	bf58      	it	pl
  16:	fa21 f003 	lsrpl.w	r0, r1, r3
  1a:	fa21 f102 	lsr.w	r1, r1, r2
  1e:	bf58      	it	pl
  20:	2100      	movpl	r1, #0
  22:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::is_zero:

00000000 <<i64 as compiler_builtins::int::Int>::is_zero>:
   0:	4308      	orrs	r0, r1
   2:	fab0 f080 	clz	r0, r0
   6:	0940      	lsrs	r0, r0, #5
   8:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::wrapping_neg:

00000000 <<i64 as compiler_builtins::int::Int>::wrapping_neg>:
   0:	4240      	negs	r0, r0
   2:	f04f 0200 	mov.w	r2, #0
   6:	eb62 0101 	sbc.w	r1, r2, r1
   a:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::wrapping_add:

00000000 <<i64 as compiler_builtins::int::Int>::wrapping_add>:
   0:	1880      	adds	r0, r0, r2
   2:	4159      	adcs	r1, r3
   4:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::wrapping_mul:

00000000 <<i64 as compiler_builtins::int::Int>::wrapping_mul>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	fba2 ce00 	umull	ip, lr, r2, r0
   8:	fb02 e101 	mla	r1, r2, r1, lr
   c:	fb03 1100 	mla	r1, r3, r0, r1
  10:	4660      	mov	r0, ip
  12:	bd80      	pop	{r7, pc}

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::wrapping_sub:

00000000 <<i64 as compiler_builtins::int::Int>::wrapping_sub>:
   0:	1a80      	subs	r0, r0, r2
   2:	4199      	sbcs	r1, r3
   4:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::wrapping_shl:

00000000 <<i64 as compiler_builtins::int::Int>::wrapping_shl>:
   0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   4:	f1c2 0320 	rsb	r3, r2, #32
   8:	4091      	lsls	r1, r2
   a:	fa20 f303 	lsr.w	r3, r0, r3
   e:	4319      	orrs	r1, r3
  10:	f1b2 0320 	subs.w	r3, r2, #32
  14:	bf58      	it	pl
  16:	fa00 f103 	lslpl.w	r1, r0, r3
  1a:	fa00 f002 	lsl.w	r0, r0, r2
  1e:	bf58      	it	pl
  20:	2000      	movpl	r0, #0
  22:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::wrapping_shr:

00000000 <<i64 as compiler_builtins::int::Int>::wrapping_shr>:
   0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   4:	f1c2 0320 	rsb	r3, r2, #32
   8:	40d0      	lsrs	r0, r2
   a:	fa01 f303 	lsl.w	r3, r1, r3
   e:	4318      	orrs	r0, r3
  10:	f1b2 0320 	subs.w	r3, r2, #32
  14:	fa41 f202 	asr.w	r2, r1, r2
  18:	bf58      	it	pl
  1a:	fa41 f003 	asrpl.w	r0, r1, r3
  1e:	bf58      	it	pl
  20:	17ca      	asrpl	r2, r1, #31
  22:	4611      	mov	r1, r2
  24:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::rotate_left:

00000000 <<i64 as compiler_builtins::int::Int>::rotate_left>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	f012 0320 	ands.w	r3, r2, #32
   8:	f002 0c1f 	and.w	ip, r2, #31
   c:	4603      	mov	r3, r0
   e:	f04f 041f 	mov.w	r4, #31
  12:	ea24 0202 	bic.w	r2, r4, r2
  16:	bf18      	it	ne
  18:	460b      	movne	r3, r1
  1a:	bf18      	it	ne
  1c:	4601      	movne	r1, r0
  1e:	0848      	lsrs	r0, r1, #1
  20:	fa03 fe0c 	lsl.w	lr, r3, ip
  24:	40d0      	lsrs	r0, r2
  26:	085b      	lsrs	r3, r3, #1
  28:	fa01 f10c 	lsl.w	r1, r1, ip
  2c:	fa23 f202 	lsr.w	r2, r3, r2
  30:	ea40 000e 	orr.w	r0, r0, lr
  34:	4311      	orrs	r1, r2
  36:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<i64 as compiler_builtins::int::Int>::overflowing_add>:
   0:	1880      	adds	r0, r0, r2
   2:	ea81 0c03 	eor.w	ip, r1, r3
   6:	414b      	adcs	r3, r1
   8:	2200      	movs	r2, #0
   a:	4059      	eors	r1, r3
   c:	ea21 010c 	bic.w	r1, r1, ip
  10:	2900      	cmp	r1, #0
  12:	4619      	mov	r1, r3
  14:	bf48      	it	mi
  16:	2201      	movmi	r2, #1
  18:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::Int>::leading_zeros:

00000000 <<i64 as compiler_builtins::int::Int>::leading_zeros>:
   0:	fab0 f080 	clz	r0, r0
   4:	2900      	cmp	r1, #0
   6:	f100 0020 	add.w	r0, r0, #32
   a:	bf18      	it	ne
   c:	fab1 f081 	clzne	r0, r1
  10:	4770      	bx	lr

Disassembly of section .text.<u128 as compiler_builtins::int::Int>::abs_diff:

00000000 <<u128 as compiler_builtins::int::Int>::abs_diff>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	e9d7 5402 	ldrd	r5, r4, [r7, #8]
   c:	e9d7 ec04 	ldrd	lr, ip, [r7, #16]
  10:	1b46      	subs	r6, r0, r5
  12:	eb71 0604 	sbcs.w	r6, r1, r4
  16:	eb72 060e 	sbcs.w	r6, r2, lr
  1a:	eb73 060c 	sbcs.w	r6, r3, ip
  1e:	d209      	bcs.n	34 <<u128 as compiler_builtins::int::Int>::abs_diff+0x34>
  20:	1a28      	subs	r0, r5, r0
  22:	eb74 0101 	sbcs.w	r1, r4, r1
  26:	eb7e 0202 	sbcs.w	r2, lr, r2
  2a:	eb6c 0303 	sbc.w	r3, ip, r3
  2e:	f85d bb04 	ldr.w	fp, [sp], #4
  32:	bdf0      	pop	{r4, r5, r6, r7, pc}
  34:	1b40      	subs	r0, r0, r5
  36:	41a1      	sbcs	r1, r4
  38:	eb72 020e 	sbcs.w	r2, r2, lr
  3c:	eb63 030c 	sbc.w	r3, r3, ip
  40:	f85d bb04 	ldr.w	fp, [sp], #4
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::from_unsigned:

00000000 <<i128 as compiler_builtins::int::Int>::from_unsigned>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::abs_diff:

00000000 <<i128 as compiler_builtins::int::Int>::abs_diff>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c502 	ldrd	ip, r5, [r7, #8]
   8:	e9d7 e404 	ldrd	lr, r4, [r7, #16]
   c:	ebb0 000c 	subs.w	r0, r0, ip
  10:	41a9      	sbcs	r1, r5
  12:	eb72 020e 	sbcs.w	r2, r2, lr
  16:	41a3      	sbcs	r3, r4
  18:	ea80 70e3 	eor.w	r0, r0, r3, asr #31
  1c:	ea81 71e3 	eor.w	r1, r1, r3, asr #31
  20:	ebb0 70e3 	subs.w	r0, r0, r3, asr #31
  24:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  28:	eb71 71e3 	sbcs.w	r1, r1, r3, asr #31
  2c:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
  30:	eb72 72e3 	sbcs.w	r2, r2, r3, asr #31
  34:	eb65 73e3 	sbc.w	r3, r5, r3, asr #31
  38:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.<u128 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<u128 as compiler_builtins::int::Int>::overflowing_add>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	e9d7 c406 	ldrd	ip, r4, [r7, #24]
  10:	e89e 4062 	ldmia.w	lr, {r1, r5, r6, lr}
  14:	1992      	adds	r2, r2, r6
  16:	eb53 030e 	adcs.w	r3, r3, lr
  1a:	eb51 010c 	adcs.w	r1, r1, ip
  1e:	eb55 0604 	adcs.w	r6, r5, r4
  22:	e9c0 2300 	strd	r2, r3, [r0]
  26:	e9c0 1602 	strd	r1, r6, [r0, #8]
  2a:	f04f 0100 	mov.w	r1, #0
  2e:	f141 0100 	adc.w	r1, r1, #0
  32:	7401      	strb	r1, [r0, #16]
  34:	f85d bb04 	ldr.w	fp, [sp], #4
  38:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::from_bool:

00000000 <<i128 as compiler_builtins::int::Int>::from_bool>:
   0:	2100      	movs	r1, #0
   2:	2200      	movs	r2, #0
   4:	2300      	movs	r3, #0
   6:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::logical_shr:

00000000 <<i128 as compiler_builtins::int::Int>::logical_shr>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	68be      	ldr	r6, [r7, #8]
   a:	f006 0e7f 	and.w	lr, r6, #127	; 0x7f
   e:	f1ce 0660 	rsb	r6, lr, #96	; 0x60
  12:	f1ae 0840 	sub.w	r8, lr, #64	; 0x40
  16:	f1be 0a60 	subs.w	sl, lr, #96	; 0x60
  1a:	fa20 fc0e 	lsr.w	ip, r0, lr
  1e:	fa03 f606 	lsl.w	r6, r3, r6
  22:	fa22 f508 	lsr.w	r5, r2, r8
  26:	ea46 0605 	orr.w	r6, r6, r5
  2a:	f1ce 0520 	rsb	r5, lr, #32
  2e:	f1ce 0940 	rsb	r9, lr, #64	; 0x40
  32:	bf58      	it	pl
  34:	fa23 f60a 	lsrpl.w	r6, r3, sl
  38:	fa01 f405 	lsl.w	r4, r1, r5
  3c:	ea4c 0c04 	orr.w	ip, ip, r4
  40:	f1be 0b20 	subs.w	fp, lr, #32
  44:	bf58      	it	pl
  46:	fa21 fc0b 	lsrpl.w	ip, r1, fp
  4a:	fa02 f409 	lsl.w	r4, r2, r9
  4e:	2d00      	cmp	r5, #0
  50:	bf58      	it	pl
  52:	2400      	movpl	r4, #0
  54:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  58:	bf38      	it	cc
  5a:	ea4c 0604 	orrcc.w	r6, ip, r4
  5e:	f1be 0f00 	cmp.w	lr, #0
  62:	bf18      	it	ne
  64:	4630      	movne	r0, r6
  66:	fa22 f60e 	lsr.w	r6, r2, lr
  6a:	fa03 f405 	lsl.w	r4, r3, r5
  6e:	ea46 0c04 	orr.w	ip, r6, r4
  72:	f1bb 0f00 	cmp.w	fp, #0
  76:	bf58      	it	pl
  78:	fa23 fc0b 	lsrpl.w	ip, r3, fp
  7c:	2400      	movs	r4, #0
  7e:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  82:	bf28      	it	cs
  84:	46a4      	movcs	ip, r4
  86:	f1c9 0420 	rsb	r4, r9, #32
  8a:	fa03 f609 	lsl.w	r6, r3, r9
  8e:	2d00      	cmp	r5, #0
  90:	fa22 f404 	lsr.w	r4, r2, r4
  94:	ea44 0406 	orr.w	r4, r4, r6
  98:	bf58      	it	pl
  9a:	fa02 f405 	lslpl.w	r4, r2, r5
  9e:	fa21 f20e 	lsr.w	r2, r1, lr
  a2:	f1bb 0f00 	cmp.w	fp, #0
  a6:	bf58      	it	pl
  a8:	2200      	movpl	r2, #0
  aa:	fa23 f508 	lsr.w	r5, r3, r8
  ae:	f1ba 0f00 	cmp.w	sl, #0
  b2:	bf58      	it	pl
  b4:	2500      	movpl	r5, #0
  b6:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  ba:	bf38      	it	cc
  bc:	ea42 0504 	orrcc.w	r5, r2, r4
  c0:	f1be 0f00 	cmp.w	lr, #0
  c4:	fa23 f30e 	lsr.w	r3, r3, lr
  c8:	bf18      	it	ne
  ca:	4629      	movne	r1, r5
  cc:	f1bb 0f00 	cmp.w	fp, #0
  d0:	bf58      	it	pl
  d2:	2300      	movpl	r3, #0
  d4:	2200      	movs	r2, #0
  d6:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  da:	bf28      	it	cs
  dc:	4613      	movcs	r3, r2
  de:	4662      	mov	r2, ip
  e0:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::is_zero:

00000000 <<i128 as compiler_builtins::int::Int>::is_zero>:
   0:	4319      	orrs	r1, r3
   2:	4310      	orrs	r0, r2
   4:	4308      	orrs	r0, r1
   6:	fab0 f080 	clz	r0, r0
   a:	0940      	lsrs	r0, r0, #5
   c:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::wrapping_neg:

00000000 <<i128 as compiler_builtins::int::Int>::wrapping_neg>:
   0:	4240      	negs	r0, r0
   2:	f04f 0c00 	mov.w	ip, #0
   6:	eb7c 0101 	sbcs.w	r1, ip, r1
   a:	eb7c 0202 	sbcs.w	r2, ip, r2
   e:	eb6c 0303 	sbc.w	r3, ip, r3
  12:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::wrapping_add:

00000000 <<i128 as compiler_builtins::int::Int>::wrapping_add>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c502 	ldrd	ip, r5, [r7, #8]
   8:	e9d7 e404 	ldrd	lr, r4, [r7, #16]
   c:	eb10 000c 	adds.w	r0, r0, ip
  10:	4169      	adcs	r1, r5
  12:	eb52 020e 	adcs.w	r2, r2, lr
  16:	4163      	adcs	r3, r4
  18:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::wrapping_mul:

00000000 <<i128 as compiler_builtins::int::Int>::wrapping_mul>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	e9d7 a902 	ldrd	sl, r9, [r7, #8]
   e:	468c      	mov	ip, r1
  10:	4686      	mov	lr, r0
  12:	2600      	movs	r6, #0
  14:	f04f 0800 	mov.w	r8, #0
  18:	fbaa 0100 	umull	r0, r1, sl, r0
  1c:	fbe9 160e 	umlal	r1, r6, r9, lr
  20:	9000      	str	r0, [sp, #0]
  22:	fbaa 540c 	umull	r5, r4, sl, ip
  26:	186d      	adds	r5, r5, r1
  28:	e9d7 0504 	ldrd	r0, r5, [r7, #16]
  2c:	4174      	adcs	r4, r6
  2e:	f148 0400 	adc.w	r4, r8, #0
  32:	fbea 160c 	umlal	r1, r6, sl, ip
  36:	fbae b800 	umull	fp, r8, lr, r0
  3a:	fb0e 8505 	mla	r5, lr, r5, r8
  3e:	fbe9 640c 	umlal	r6, r4, r9, ip
  42:	fb0c 5c00 	mla	ip, ip, r0, r5
  46:	fba2 500a 	umull	r5, r0, r2, sl
  4a:	fb02 0009 	mla	r0, r2, r9, r0
  4e:	eb15 020b 	adds.w	r2, r5, fp
  52:	fb03 000a 	mla	r0, r3, sl, r0
  56:	eb40 000c 	adc.w	r0, r0, ip
  5a:	1992      	adds	r2, r2, r6
  5c:	eb44 0300 	adc.w	r3, r4, r0
  60:	f85d 0b04 	ldr.w	r0, [sp], #4
  64:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  68:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::wrapping_sub:

00000000 <<i128 as compiler_builtins::int::Int>::wrapping_sub>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	e9d7 c502 	ldrd	ip, r5, [r7, #8]
   8:	e9d7 e404 	ldrd	lr, r4, [r7, #16]
   c:	ebb0 000c 	subs.w	r0, r0, ip
  10:	41a9      	sbcs	r1, r5
  12:	eb72 020e 	sbcs.w	r2, r2, lr
  16:	41a3      	sbcs	r3, r4
  18:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::wrapping_shl:

00000000 <<i128 as compiler_builtins::int::Int>::wrapping_shl>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	68be      	ldr	r6, [r7, #8]
   a:	f006 0e7f 	and.w	lr, r6, #127	; 0x7f
   e:	f1ae 0840 	sub.w	r8, lr, #64	; 0x40
  12:	f1ce 0560 	rsb	r5, lr, #96	; 0x60
  16:	f1ce 0420 	rsb	r4, lr, #32
  1a:	f1be 0a60 	subs.w	sl, lr, #96	; 0x60
  1e:	fa01 f608 	lsl.w	r6, r1, r8
  22:	fa20 f505 	lsr.w	r5, r0, r5
  26:	ea46 0605 	orr.w	r6, r6, r5
  2a:	fa03 fc0e 	lsl.w	ip, r3, lr
  2e:	f1ce 0940 	rsb	r9, lr, #64	; 0x40
  32:	bf58      	it	pl
  34:	fa00 f60a 	lslpl.w	r6, r0, sl
  38:	fa22 f504 	lsr.w	r5, r2, r4
  3c:	ea4c 0c05 	orr.w	ip, ip, r5
  40:	f1be 0b20 	subs.w	fp, lr, #32
  44:	bf58      	it	pl
  46:	fa02 fc0b 	lslpl.w	ip, r2, fp
  4a:	fa21 f509 	lsr.w	r5, r1, r9
  4e:	2c00      	cmp	r4, #0
  50:	bf58      	it	pl
  52:	2500      	movpl	r5, #0
  54:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  58:	bf38      	it	cc
  5a:	ea4c 0605 	orrcc.w	r6, ip, r5
  5e:	f1be 0f00 	cmp.w	lr, #0
  62:	bf18      	it	ne
  64:	4633      	movne	r3, r6
  66:	fa01 f60e 	lsl.w	r6, r1, lr
  6a:	fa20 f504 	lsr.w	r5, r0, r4
  6e:	ea45 0c06 	orr.w	ip, r5, r6
  72:	f1bb 0f00 	cmp.w	fp, #0
  76:	bf58      	it	pl
  78:	fa00 fc0b 	lslpl.w	ip, r0, fp
  7c:	2500      	movs	r5, #0
  7e:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  82:	bf28      	it	cs
  84:	46ac      	movcs	ip, r5
  86:	f1c9 0520 	rsb	r5, r9, #32
  8a:	fa20 f609 	lsr.w	r6, r0, r9
  8e:	2c00      	cmp	r4, #0
  90:	fa01 f505 	lsl.w	r5, r1, r5
  94:	ea45 0506 	orr.w	r5, r5, r6
  98:	bf58      	it	pl
  9a:	fa21 f504 	lsrpl.w	r5, r1, r4
  9e:	fa02 f10e 	lsl.w	r1, r2, lr
  a2:	f1bb 0f00 	cmp.w	fp, #0
  a6:	bf58      	it	pl
  a8:	2100      	movpl	r1, #0
  aa:	fa00 f408 	lsl.w	r4, r0, r8
  ae:	f1ba 0f00 	cmp.w	sl, #0
  b2:	bf58      	it	pl
  b4:	2400      	movpl	r4, #0
  b6:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  ba:	bf38      	it	cc
  bc:	ea41 0405 	orrcc.w	r4, r1, r5
  c0:	f1be 0f00 	cmp.w	lr, #0
  c4:	fa00 f00e 	lsl.w	r0, r0, lr
  c8:	bf18      	it	ne
  ca:	4622      	movne	r2, r4
  cc:	f1bb 0f00 	cmp.w	fp, #0
  d0:	bf58      	it	pl
  d2:	2000      	movpl	r0, #0
  d4:	2100      	movs	r1, #0
  d6:	f1be 0f40 	cmp.w	lr, #64	; 0x40
  da:	bf28      	it	cs
  dc:	4608      	movcs	r0, r1
  de:	4661      	mov	r1, ip
  e0:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::wrapping_shr:

00000000 <<i128 as compiler_builtins::int::Int>::wrapping_shr>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	68be      	ldr	r6, [r7, #8]
   c:	ea4f 78e3 	mov.w	r8, r3, asr #31
  10:	f006 047f 	and.w	r4, r6, #127	; 0x7f
  14:	f1c4 0660 	rsb	r6, r4, #96	; 0x60
  18:	f1c4 0b20 	rsb	fp, r4, #32
  1c:	f1b4 0e60 	subs.w	lr, r4, #96	; 0x60
  20:	f1c4 0940 	rsb	r9, r4, #64	; 0x40
  24:	fa03 fc06 	lsl.w	ip, r3, r6
  28:	f1a4 0640 	sub.w	r6, r4, #64	; 0x40
  2c:	9600      	str	r6, [sp, #0]
  2e:	fa22 f506 	lsr.w	r5, r2, r6
  32:	fa01 f60b 	lsl.w	r6, r1, fp
  36:	ea45 050c 	orr.w	r5, r5, ip
  3a:	fa20 fc04 	lsr.w	ip, r0, r4
  3e:	bf58      	it	pl
  40:	fa43 f50e 	asrpl.w	r5, r3, lr
  44:	ea4c 0c06 	orr.w	ip, ip, r6
  48:	f1b4 0a20 	subs.w	sl, r4, #32
  4c:	bf58      	it	pl
  4e:	fa21 fc0a 	lsrpl.w	ip, r1, sl
  52:	fa02 f609 	lsl.w	r6, r2, r9
  56:	f1bb 0f00 	cmp.w	fp, #0
  5a:	bf58      	it	pl
  5c:	2600      	movpl	r6, #0
  5e:	2c40      	cmp	r4, #64	; 0x40
  60:	bf38      	it	cc
  62:	ea4c 0506 	orrcc.w	r5, ip, r6
  66:	2c00      	cmp	r4, #0
  68:	bf18      	it	ne
  6a:	4628      	movne	r0, r5
  6c:	fa03 f50b 	lsl.w	r5, r3, fp
  70:	fa22 f604 	lsr.w	r6, r2, r4
  74:	ea46 0c05 	orr.w	ip, r6, r5
  78:	f1c9 0520 	rsb	r5, r9, #32
  7c:	f1ba 0f00 	cmp.w	sl, #0
  80:	bf58      	it	pl
  82:	fa43 fc0a 	asrpl.w	ip, r3, sl
  86:	2c40      	cmp	r4, #64	; 0x40
  88:	fa22 f505 	lsr.w	r5, r2, r5
  8c:	fa03 f609 	lsl.w	r6, r3, r9
  90:	ea45 0506 	orr.w	r5, r5, r6
  94:	bf28      	it	cs
  96:	46c4      	movcs	ip, r8
  98:	f1bb 0f00 	cmp.w	fp, #0
  9c:	bf58      	it	pl
  9e:	fa02 f50b 	lslpl.w	r5, r2, fp
  a2:	fa21 f204 	lsr.w	r2, r1, r4
  a6:	f1ba 0f00 	cmp.w	sl, #0
  aa:	bf58      	it	pl
  ac:	2200      	movpl	r2, #0
  ae:	9e00      	ldr	r6, [sp, #0]
  b0:	f1be 0f00 	cmp.w	lr, #0
  b4:	fa43 fe04 	asr.w	lr, r3, r4
  b8:	fa43 f606 	asr.w	r6, r3, r6
  bc:	bf58      	it	pl
  be:	17de      	asrpl	r6, r3, #31
  c0:	2c40      	cmp	r4, #64	; 0x40
  c2:	bf38      	it	cc
  c4:	ea42 0605 	orrcc.w	r6, r2, r5
  c8:	2c00      	cmp	r4, #0
  ca:	bf18      	it	ne
  cc:	4631      	movne	r1, r6
  ce:	f1ba 0f00 	cmp.w	sl, #0
  d2:	bf58      	it	pl
  d4:	ea4f 7ee3 	movpl.w	lr, r3, asr #31
  d8:	2c40      	cmp	r4, #64	; 0x40
  da:	bf28      	it	cs
  dc:	46c6      	movcs	lr, r8
  de:	4662      	mov	r2, ip
  e0:	4673      	mov	r3, lr
  e2:	b001      	add	sp, #4
  e4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::rotate_left:

00000000 <<i128 as compiler_builtins::int::Int>::rotate_left>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	f8d7 c008 	ldr.w	ip, [r7, #8]
   c:	241f      	movs	r4, #31
   e:	4692      	mov	sl, r2
  10:	461e      	mov	r6, r3
  12:	f01c 0e40 	ands.w	lr, ip, #64	; 0x40
  16:	bf18      	it	ne
  18:	4682      	movne	sl, r0
  1a:	bf18      	it	ne
  1c:	460e      	movne	r6, r1
  1e:	ea24 080c 	bic.w	r8, r4, ip
  22:	4634      	mov	r4, r6
  24:	f01c 0920 	ands.w	r9, ip, #32
  28:	bf18      	it	ne
  2a:	4654      	movne	r4, sl
  2c:	0865      	lsrs	r5, r4, #1
  2e:	fa25 fb08 	lsr.w	fp, r5, r8
  32:	f1be 0f00 	cmp.w	lr, #0
  36:	f00c 051f 	and.w	r5, ip, #31
  3a:	bf18      	it	ne
  3c:	4610      	movne	r0, r2
  3e:	f1b9 0f00 	cmp.w	r9, #0
  42:	bf08      	it	eq
  44:	4606      	moveq	r6, r0
  46:	fa06 f205 	lsl.w	r2, r6, r5
  4a:	f1be 0f00 	cmp.w	lr, #0
  4e:	ea42 0c0b 	orr.w	ip, r2, fp
  52:	ea4f 0256 	mov.w	r2, r6, lsr #1
  56:	bf18      	it	ne
  58:	4619      	movne	r1, r3
  5a:	f1b9 0f00 	cmp.w	r9, #0
  5e:	bf08      	it	eq
  60:	4608      	moveq	r0, r1
  62:	fa00 f305 	lsl.w	r3, r0, r5
  66:	0840      	lsrs	r0, r0, #1
  68:	fa22 f208 	lsr.w	r2, r2, r8
  6c:	f1b9 0f00 	cmp.w	r9, #0
  70:	bf08      	it	eq
  72:	4651      	moveq	r1, sl
  74:	ea43 0e02 	orr.w	lr, r3, r2
  78:	fa01 f205 	lsl.w	r2, r1, r5
  7c:	0849      	lsrs	r1, r1, #1
  7e:	fa20 f008 	lsr.w	r0, r0, r8
  82:	4302      	orrs	r2, r0
  84:	fa04 f005 	lsl.w	r0, r4, r5
  88:	fa21 f108 	lsr.w	r1, r1, r8
  8c:	ea40 0301 	orr.w	r3, r0, r1
  90:	4660      	mov	r0, ip
  92:	4671      	mov	r1, lr
  94:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
  98:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::overflowing_add:

00000000 <<i128 as compiler_builtins::int::Int>::overflowing_add>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	e9d7 c406 	ldrd	ip, r4, [r7, #24]
  10:	e89e 4062 	ldmia.w	lr, {r1, r5, r6, lr}
  14:	1992      	adds	r2, r2, r6
  16:	eb53 030e 	adcs.w	r3, r3, lr
  1a:	eb51 010c 	adcs.w	r1, r1, ip
  1e:	eb45 0604 	adc.w	r6, r5, r4
  22:	e9c0 2300 	strd	r2, r3, [r0]
  26:	ea85 0206 	eor.w	r2, r5, r6
  2a:	e9c0 1602 	strd	r1, r6, [r0, #8]
  2e:	ea85 0104 	eor.w	r1, r5, r4
  32:	ea22 0101 	bic.w	r1, r2, r1
  36:	2200      	movs	r2, #0
  38:	2900      	cmp	r1, #0
  3a:	bf48      	it	mi
  3c:	2201      	movmi	r2, #1
  3e:	7402      	strb	r2, [r0, #16]
  40:	f85d bb04 	ldr.w	fp, [sp], #4
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i128 as compiler_builtins::int::Int>::leading_zeros:

00000000 <<i128 as compiler_builtins::int::Int>::leading_zeros>:
   0:	fab2 fc82 	clz	ip, r2
   4:	fab0 f080 	clz	r0, r0
   8:	f10c 0c20 	add.w	ip, ip, #32
   c:	2b00      	cmp	r3, #0
   e:	f100 0020 	add.w	r0, r0, #32
  12:	bf18      	it	ne
  14:	fab3 fc83 	clzne	ip, r3
  18:	2900      	cmp	r1, #0
  1a:	bf18      	it	ne
  1c:	fab1 f081 	clzne	r0, r1
  20:	ea52 0103 	orrs.w	r1, r2, r3
  24:	bf08      	it	eq
  26:	f100 0c40 	addeq.w	ip, r0, #64	; 0x40
  2a:	4660      	mov	r0, ip
  2c:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::DInt>::lo:

00000000 <<i16 as compiler_builtins::int::DInt>::lo>:
   0:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::DInt>::hi:

00000000 <<i16 as compiler_builtins::int::DInt>::hi>:
   0:	b280      	uxth	r0, r0
   2:	0a00      	lsrs	r0, r0, #8
   4:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::DInt>::lo_hi:

00000000 <<i16 as compiler_builtins::int::DInt>::lo_hi>:
   0:	b281      	uxth	r1, r0
   2:	0a09      	lsrs	r1, r1, #8
   4:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::DInt>::from_lo_hi:

00000000 <<i16 as compiler_builtins::int::DInt>::from_lo_hi>:
   0:	b2c0      	uxtb	r0, r0
   2:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::DInt>::lo:

00000000 <<i32 as compiler_builtins::int::DInt>::lo>:
   0:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::DInt>::hi:

00000000 <<i32 as compiler_builtins::int::DInt>::hi>:
   0:	0c00      	lsrs	r0, r0, #16
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::DInt>::lo_hi:

00000000 <<i32 as compiler_builtins::int::DInt>::lo_hi>:
   0:	0c01      	lsrs	r1, r0, #16
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::DInt>::from_lo_hi:

00000000 <<i32 as compiler_builtins::int::DInt>::from_lo_hi>:
   0:	b280      	uxth	r0, r0
   2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
   6:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::DInt>::lo:

00000000 <<i64 as compiler_builtins::int::DInt>::lo>:
   0:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::DInt>::hi:

00000000 <<i64 as compiler_builtins::int::DInt>::hi>:
   0:	4608      	mov	r0, r1
   2:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::DInt>::lo_hi:

00000000 <<i64 as compiler_builtins::int::DInt>::lo_hi>:
   0:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::DInt>::from_lo_hi:

00000000 <<i64 as compiler_builtins::int::DInt>::from_lo_hi>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::DInt>::lo:

00000000 <<i128 as compiler_builtins::int::DInt>::lo>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::DInt>::hi:

00000000 <<i128 as compiler_builtins::int::DInt>::hi>:
   0:	4619      	mov	r1, r3
   2:	4610      	mov	r0, r2
   4:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::DInt>::lo_hi:

00000000 <<i128 as compiler_builtins::int::DInt>::lo_hi>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::DInt>::from_lo_hi:

00000000 <<i128 as compiler_builtins::int::DInt>::from_lo_hi>:
   0:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::HInt>::widen:

00000000 <<i8 as compiler_builtins::int::HInt>::widen>:
   0:	b240      	sxtb	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::HInt>::zero_widen:

00000000 <<i8 as compiler_builtins::int::HInt>::zero_widen>:
   0:	b2c0      	uxtb	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::HInt>::widen_hi:

00000000 <<i8 as compiler_builtins::int::HInt>::widen_hi>:
   0:	0200      	lsls	r0, r0, #8
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::HInt>::zero_widen_mul:

00000000 <<i8 as compiler_builtins::int::HInt>::zero_widen_mul>:
   0:	b2c0      	uxtb	r0, r0
   2:	b2c9      	uxtb	r1, r1
   4:	4348      	muls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::HInt>::widen_mul:

00000000 <<i8 as compiler_builtins::int::HInt>::widen_mul>:
   0:	b240      	sxtb	r0, r0
   2:	b249      	sxtb	r1, r1
   4:	4348      	muls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::HInt>::widen:

00000000 <<i16 as compiler_builtins::int::HInt>::widen>:
   0:	b200      	sxth	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::HInt>::zero_widen:

00000000 <<i16 as compiler_builtins::int::HInt>::zero_widen>:
   0:	b280      	uxth	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::HInt>::widen_hi:

00000000 <<i16 as compiler_builtins::int::HInt>::widen_hi>:
   0:	0400      	lsls	r0, r0, #16
   2:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::HInt>::zero_widen_mul:

00000000 <<i16 as compiler_builtins::int::HInt>::zero_widen_mul>:
   0:	b280      	uxth	r0, r0
   2:	b289      	uxth	r1, r1
   4:	4348      	muls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::HInt>::widen_mul:

00000000 <<i16 as compiler_builtins::int::HInt>::widen_mul>:
   0:	b200      	sxth	r0, r0
   2:	b209      	sxth	r1, r1
   4:	4348      	muls	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::HInt>::widen:

00000000 <<i32 as compiler_builtins::int::HInt>::widen>:
   0:	17c1      	asrs	r1, r0, #31
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::HInt>::zero_widen:

00000000 <<i32 as compiler_builtins::int::HInt>::zero_widen>:
   0:	2100      	movs	r1, #0
   2:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::HInt>::widen_hi:

00000000 <<i32 as compiler_builtins::int::HInt>::widen_hi>:
   0:	4601      	mov	r1, r0
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::HInt>::zero_widen_mul:

00000000 <<i32 as compiler_builtins::int::HInt>::zero_widen_mul>:
   0:	fba1 0100 	umull	r0, r1, r1, r0
   4:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::HInt>::widen_mul:

00000000 <<i32 as compiler_builtins::int::HInt>::widen_mul>:
   0:	fb81 0100 	smull	r0, r1, r1, r0
   4:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::HInt>::widen:

00000000 <<i64 as compiler_builtins::int::HInt>::widen>:
   0:	17ca      	asrs	r2, r1, #31
   2:	4613      	mov	r3, r2
   4:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::HInt>::zero_widen:

00000000 <<i64 as compiler_builtins::int::HInt>::zero_widen>:
   0:	2200      	movs	r2, #0
   2:	2300      	movs	r3, #0
   4:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::HInt>::widen_hi:

00000000 <<i64 as compiler_builtins::int::HInt>::widen_hi>:
   0:	460b      	mov	r3, r1
   2:	4602      	mov	r2, r0
   4:	2000      	movs	r0, #0
   6:	2100      	movs	r1, #0
   8:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::HInt>::zero_widen_mul:

00000000 <<i64 as compiler_builtins::int::HInt>::zero_widen_mul>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	fba2 c500 	umull	ip, r5, r2, r0
   c:	2600      	movs	r6, #0
   e:	f04f 0800 	mov.w	r8, #0
  12:	fbe3 5600 	umlal	r5, r6, r3, r0
  16:	46b6      	mov	lr, r6
  18:	462c      	mov	r4, r5
  1a:	fbe2 4e01 	umlal	r4, lr, r2, r1
  1e:	fba2 0201 	umull	r0, r2, r2, r1
  22:	1940      	adds	r0, r0, r5
  24:	eb56 0002 	adcs.w	r0, r6, r2
  28:	f148 0500 	adc.w	r5, r8, #0
  2c:	4660      	mov	r0, ip
  2e:	fbe3 e501 	umlal	lr, r5, r3, r1
  32:	4621      	mov	r1, r4
  34:	4672      	mov	r2, lr
  36:	462b      	mov	r3, r5
  38:	f85d 8b04 	ldr.w	r8, [sp], #4
  3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<i64 as compiler_builtins::int::HInt>::widen_mul:

00000000 <<i64 as compiler_builtins::int::HInt>::widen_mul>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	468c      	mov	ip, r1
   a:	4686      	mov	lr, r0
   c:	fba2 0100 	umull	r0, r1, r2, r0
  10:	2500      	movs	r5, #0
  12:	f04f 0800 	mov.w	r8, #0
  16:	fbe3 150e 	umlal	r1, r5, r3, lr
  1a:	fba2 640c 	umull	r6, r4, r2, ip
  1e:	1876      	adds	r6, r6, r1
  20:	416c      	adcs	r4, r5
  22:	ea4f 76e3 	mov.w	r6, r3, asr #31
  26:	f148 0900 	adc.w	r9, r8, #0
  2a:	fbae 8406 	umull	r8, r4, lr, r6
  2e:	fb0e 4406 	mla	r4, lr, r6, r4
  32:	fbe2 150c 	umlal	r1, r5, r2, ip
  36:	fb0c 4e06 	mla	lr, ip, r6, r4
  3a:	ea4f 74ec 	mov.w	r4, ip, asr #31
  3e:	fbe3 590c 	umlal	r5, r9, r3, ip
  42:	fba4 c602 	umull	ip, r6, r4, r2
  46:	fb04 6303 	mla	r3, r4, r3, r6
  4a:	fb04 3202 	mla	r2, r4, r2, r3
  4e:	eb1c 0308 	adds.w	r3, ip, r8
  52:	eb42 060e 	adc.w	r6, r2, lr
  56:	18ea      	adds	r2, r5, r3
  58:	eb49 0306 	adc.w	r3, r9, r6
  5c:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  60:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.<u8 as compiler_builtins::int::CastInto<i32>>::cast:

00000000 <<u8 as compiler_builtins::int::CastInto<i32>>::cast>:
   0:	b2c0      	uxtb	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<u8 as compiler_builtins::int::CastInto<i64>>::cast:

00000000 <<u8 as compiler_builtins::int::CastInto<i64>>::cast>:
   0:	b2c0      	uxtb	r0, r0
   2:	2100      	movs	r1, #0
   4:	4770      	bx	lr

Disassembly of section .text.<u8 as compiler_builtins::int::CastInto<i128>>::cast:

00000000 <<u8 as compiler_builtins::int::CastInto<i128>>::cast>:
   0:	b2c0      	uxtb	r0, r0
   2:	2100      	movs	r1, #0
   4:	2200      	movs	r2, #0
   6:	2300      	movs	r3, #0
   8:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::CastInto<i32>>::cast:

00000000 <<i8 as compiler_builtins::int::CastInto<i32>>::cast>:
   0:	b240      	sxtb	r0, r0
   2:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::CastInto<i64>>::cast:

00000000 <<i8 as compiler_builtins::int::CastInto<i64>>::cast>:
   0:	b240      	sxtb	r0, r0
   2:	17c1      	asrs	r1, r0, #31
   4:	4770      	bx	lr

Disassembly of section .text.<i8 as compiler_builtins::int::CastInto<i128>>::cast:

00000000 <<i8 as compiler_builtins::int::CastInto<i128>>::cast>:
   0:	b240      	sxtb	r0, r0
   2:	17c1      	asrs	r1, r0, #31
   4:	460a      	mov	r2, r1
   6:	460b      	mov	r3, r1
   8:	4770      	bx	lr

Disassembly of section .text.<u16 as compiler_builtins::int::CastInto<i64>>::cast:

00000000 <<u16 as compiler_builtins::int::CastInto<i64>>::cast>:
   0:	b280      	uxth	r0, r0
   2:	2100      	movs	r1, #0
   4:	4770      	bx	lr

Disassembly of section .text.<u16 as compiler_builtins::int::CastInto<i128>>::cast:

00000000 <<u16 as compiler_builtins::int::CastInto<i128>>::cast>:
   0:	b280      	uxth	r0, r0
   2:	2100      	movs	r1, #0
   4:	2200      	movs	r2, #0
   6:	2300      	movs	r3, #0
   8:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::CastInto<i64>>::cast:

00000000 <<i16 as compiler_builtins::int::CastInto<i64>>::cast>:
   0:	b200      	sxth	r0, r0
   2:	17c1      	asrs	r1, r0, #31
   4:	4770      	bx	lr

Disassembly of section .text.<i16 as compiler_builtins::int::CastInto<i128>>::cast:

00000000 <<i16 as compiler_builtins::int::CastInto<i128>>::cast>:
   0:	b200      	sxth	r0, r0
   2:	17c1      	asrs	r1, r0, #31
   4:	460a      	mov	r2, r1
   6:	460b      	mov	r3, r1
   8:	4770      	bx	lr

Disassembly of section .text.<u32 as compiler_builtins::int::CastInto<i128>>::cast:

00000000 <<u32 as compiler_builtins::int::CastInto<i128>>::cast>:
   0:	2100      	movs	r1, #0
   2:	2200      	movs	r2, #0
   4:	2300      	movs	r3, #0
   6:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::CastInto<i8>>::cast:

00000000 <<i32 as compiler_builtins::int::CastInto<i8>>::cast>:
   0:	4770      	bx	lr

Disassembly of section .text.<i32 as compiler_builtins::int::CastInto<i128>>::cast:

00000000 <<i32 as compiler_builtins::int::CastInto<i128>>::cast>:
   0:	17c1      	asrs	r1, r0, #31
   2:	460a      	mov	r2, r1
   4:	460b      	mov	r3, r1
   6:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::CastInto<i8>>::cast:

00000000 <<i64 as compiler_builtins::int::CastInto<i8>>::cast>:
   0:	4770      	bx	lr

Disassembly of section .text.<i64 as compiler_builtins::int::CastInto<i16>>::cast:

00000000 <<i64 as compiler_builtins::int::CastInto<i16>>::cast>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::CastInto<i8>>::cast:

00000000 <<i128 as compiler_builtins::int::CastInto<i8>>::cast>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::CastInto<i16>>::cast:

00000000 <<i128 as compiler_builtins::int::CastInto<i16>>::cast>:
   0:	4770      	bx	lr

Disassembly of section .text.<i128 as compiler_builtins::int::CastInto<i32>>::cast:

00000000 <<i128 as compiler_builtins::int::CastInto<i32>>::cast>:
   0:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.52.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__extendsfdf2:

00000000 <__extendsfdf2>:
   0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
   4:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
   8:	f1b1 4ffe 	cmp.w	r1, #2130706432	; 0x7f000000
   c:	d209      	bcs.n	22 <__extendsfdf2+0x22>
   e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  12:	eb01 01d2 	add.w	r1, r1, r2, lsr #3
  16:	0752      	lsls	r2, r2, #29
  18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  1c:	4301      	orrs	r1, r0
  1e:	4610      	mov	r0, r2
  20:	4770      	bx	lr
  22:	0dd1      	lsrs	r1, r2, #23
  24:	29fe      	cmp	r1, #254	; 0xfe
  26:	d90a      	bls.n	3e <__extendsfdf2+0x3e>
  28:	2100      	movs	r1, #0
  2a:	0742      	lsls	r2, r0, #29
  2c:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
  30:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
  34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  38:	4301      	orrs	r1, r0
  3a:	4610      	mov	r0, r2
  3c:	4770      	bx	lr
  3e:	b31a      	cbz	r2, 88 <__extendsfdf2+0x88>
  40:	b580      	push	{r7, lr}
  42:	466f      	mov	r7, sp
  44:	fab2 f382 	clz	r3, r2
  48:	f1c3 010b 	rsb	r1, r3, #11
  4c:	f1b3 0c0b 	subs.w	ip, r3, #11
  50:	fa22 f101 	lsr.w	r1, r2, r1
  54:	bf58      	it	pl
  56:	fa02 f10c 	lslpl.w	r1, r2, ip
  5a:	f481 1e80 	eor.w	lr, r1, #1048576	; 0x100000
  5e:	f240 3189 	movw	r1, #905	; 0x389
  62:	f1bc 0f00 	cmp.w	ip, #0
  66:	eba1 0103 	sub.w	r1, r1, r3
  6a:	f103 0315 	add.w	r3, r3, #21
  6e:	ea4e 5101 	orr.w	r1, lr, r1, lsl #20
  72:	fa02 f203 	lsl.w	r2, r2, r3
  76:	bf58      	it	pl
  78:	2200      	movpl	r2, #0
  7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  7e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  82:	4301      	orrs	r1, r0
  84:	4610      	mov	r0, r2
  86:	4770      	bx	lr
  88:	2200      	movs	r2, #0
  8a:	2100      	movs	r1, #0
  8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  90:	4301      	orrs	r1, r0
  92:	4610      	mov	r0, r2
  94:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.53.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__truncdfsf2vfp:

00000000 <__truncdfsf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	f7ff fffe 	bl	0 <__aeabi_d2f>
   c:	ee00 0a10 	vmov	s0, r0
  10:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.54.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_dmul:

00000000 <__aeabi_dmul>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::mul::__muldf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.55.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__nedf2vfp:

00000000 <__nedf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  10:	fab0 f080 	clz	r0, r0
  14:	0940      	lsrs	r0, r0, #5
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.56.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memset8:

00000000 <__aeabi_memset8>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memset8>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.57.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::pow::__powisf2:

00000000 <compiler_builtins::float::pow::__powisf2>:
   0:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
   4:	2800      	cmp	r0, #0
   6:	4601      	mov	r1, r0
   8:	bf48      	it	mi
   a:	4241      	negmi	r1, r0
   c:	07ca      	lsls	r2, r1, #31
   e:	fe01 2a00 	vseleq.f32	s4, s2, s0
  12:	2902      	cmp	r1, #2
  14:	d330      	bcc.n	78 <compiler_builtins::float::pow::__powisf2+0x78>
  16:	ee20 0a00 	vmul.f32	s0, s0, s0
  1a:	078a      	lsls	r2, r1, #30
  1c:	eeb0 3a40 	vmov.f32	s6, s0
  20:	bf58      	it	pl
  22:	eeb0 3a41 	vmovpl.f32	s6, s2
  26:	ee22 2a03 	vmul.f32	s4, s4, s6
  2a:	2904      	cmp	r1, #4
  2c:	d324      	bcc.n	78 <compiler_builtins::float::pow::__powisf2+0x78>
  2e:	ee20 0a00 	vmul.f32	s0, s0, s0
  32:	074a      	lsls	r2, r1, #29
  34:	eeb0 3a40 	vmov.f32	s6, s0
  38:	bf58      	it	pl
  3a:	eeb0 3a41 	vmovpl.f32	s6, s2
  3e:	ee22 2a03 	vmul.f32	s4, s4, s6
  42:	2908      	cmp	r1, #8
  44:	d318      	bcc.n	78 <compiler_builtins::float::pow::__powisf2+0x78>
  46:	ee20 0a00 	vmul.f32	s0, s0, s0
  4a:	070a      	lsls	r2, r1, #28
  4c:	eeb0 3a40 	vmov.f32	s6, s0
  50:	bf58      	it	pl
  52:	eeb0 3a41 	vmovpl.f32	s6, s2
  56:	ee22 2a03 	vmul.f32	s4, s4, s6
  5a:	090a      	lsrs	r2, r1, #4
  5c:	d00c      	beq.n	78 <compiler_builtins::float::pow::__powisf2+0x78>
  5e:	ee20 0a00 	vmul.f32	s0, s0, s0
  62:	06cb      	lsls	r3, r1, #27
  64:	eeb0 3a40 	vmov.f32	s6, s0
  68:	bf58      	it	pl
  6a:	eeb0 3a41 	vmovpl.f32	s6, s2
  6e:	ee22 2a03 	vmul.f32	s4, s4, s6
  72:	291f      	cmp	r1, #31
  74:	4611      	mov	r1, r2
  76:	d8ce      	bhi.n	16 <compiler_builtins::float::pow::__powisf2+0x16>
  78:	ee81 0a02 	vdiv.f32	s0, s2, s4
  7c:	2800      	cmp	r0, #0
  7e:	fe22 0a00 	vselge.f32	s0, s4, s0
  82:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::pow::__powidf2:

00000000 <compiler_builtins::float::pow::__powidf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b081      	sub	sp, #4
   a:	ed2d 8b04 	vpush	{d8-d9}
   e:	b082      	sub	sp, #8
  10:	eeb0 8a40 	vmov.f32	s16, s0
  14:	2800      	cmp	r0, #0
  16:	4680      	mov	r8, r0
  18:	eef0 8a60 	vmov.f32	s17, s1
  1c:	ec53 1b10 	vmov	r1, r3, d0
  20:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 158 <compiler_builtins::float::pow::__powidf2+0x158>
  24:	bf48      	it	mi
  26:	f1c0 0800 	rsbmi	r8, r0, #0
  2a:	f018 0201 	ands.w	r2, r8, #1
  2e:	9000      	str	r0, [sp, #0]
  30:	ec50 2b10 	vmov	r2, r0, d0
  34:	bf08      	it	eq
  36:	4603      	moveq	r3, r0
  38:	bf08      	it	eq
  3a:	4611      	moveq	r1, r2
  3c:	ec43 1b19 	vmov	d9, r1, r3
  40:	f1b8 0f02 	cmp.w	r8, #2
  44:	4682      	mov	sl, r0
  46:	4610      	mov	r0, r2
  48:	f8cd a004 	str.w	sl, [sp, #4]
  4c:	4692      	mov	sl, r2
  4e:	d36a      	bcc.n	126 <compiler_builtins::float::pow::__powidf2+0x126>
  50:	ec51 0b18 	vmov	r0, r1, d8
  54:	4602      	mov	r2, r0
  56:	460b      	mov	r3, r1
  58:	f7ff fffe 	bl	0 <__aeabi_dmul>
  5c:	4604      	mov	r4, r0
  5e:	f018 0002 	ands.w	r0, r8, #2
  62:	460b      	mov	r3, r1
  64:	9801      	ldr	r0, [sp, #4]
  66:	4622      	mov	r2, r4
  68:	460d      	mov	r5, r1
  6a:	bf04      	itt	eq
  6c:	4603      	moveq	r3, r0
  6e:	4652      	moveq	r2, sl
  70:	ec51 0b19 	vmov	r0, r1, d9
  74:	f7ff fffe 	bl	0 <__aeabi_dmul>
  78:	ec41 0b19 	vmov	d9, r0, r1
  7c:	f1b8 0f04 	cmp.w	r8, #4
  80:	d351      	bcc.n	126 <compiler_builtins::float::pow::__powidf2+0x126>
  82:	4606      	mov	r6, r0
  84:	468b      	mov	fp, r1
  86:	4620      	mov	r0, r4
  88:	4629      	mov	r1, r5
  8a:	4622      	mov	r2, r4
  8c:	462b      	mov	r3, r5
  8e:	f7ff fffe 	bl	0 <__aeabi_dmul>
  92:	4604      	mov	r4, r0
  94:	f018 0004 	ands.w	r0, r8, #4
  98:	460b      	mov	r3, r1
  9a:	9801      	ldr	r0, [sp, #4]
  9c:	4622      	mov	r2, r4
  9e:	460d      	mov	r5, r1
  a0:	bf04      	itt	eq
  a2:	4603      	moveq	r3, r0
  a4:	4652      	moveq	r2, sl
  a6:	4630      	mov	r0, r6
  a8:	4659      	mov	r1, fp
  aa:	f7ff fffe 	bl	0 <__aeabi_dmul>
  ae:	ec41 0b19 	vmov	d9, r0, r1
  b2:	f1b8 0f08 	cmp.w	r8, #8
  b6:	d336      	bcc.n	126 <compiler_builtins::float::pow::__powidf2+0x126>
  b8:	4606      	mov	r6, r0
  ba:	468b      	mov	fp, r1
  bc:	4620      	mov	r0, r4
  be:	4629      	mov	r1, r5
  c0:	4622      	mov	r2, r4
  c2:	462b      	mov	r3, r5
  c4:	f7ff fffe 	bl	0 <__aeabi_dmul>
  c8:	4604      	mov	r4, r0
  ca:	f018 0008 	ands.w	r0, r8, #8
  ce:	460b      	mov	r3, r1
  d0:	9801      	ldr	r0, [sp, #4]
  d2:	4622      	mov	r2, r4
  d4:	460d      	mov	r5, r1
  d6:	bf04      	itt	eq
  d8:	4603      	moveq	r3, r0
  da:	4652      	moveq	r2, sl
  dc:	4630      	mov	r0, r6
  de:	4659      	mov	r1, fp
  e0:	f7ff fffe 	bl	0 <__aeabi_dmul>
  e4:	ec41 0b19 	vmov	d9, r0, r1
  e8:	ea5f 1918 	movs.w	r9, r8, lsr #4
  ec:	d01b      	beq.n	126 <compiler_builtins::float::pow::__powidf2+0x126>
  ee:	4606      	mov	r6, r0
  f0:	468b      	mov	fp, r1
  f2:	4620      	mov	r0, r4
  f4:	4629      	mov	r1, r5
  f6:	4622      	mov	r2, r4
  f8:	462b      	mov	r3, r5
  fa:	f7ff fffe 	bl	0 <__aeabi_dmul>
  fe:	4602      	mov	r2, r0
 100:	ec41 0b18 	vmov	d8, r0, r1
 104:	f018 0010 	ands.w	r0, r8, #16
 108:	460b      	mov	r3, r1
 10a:	9801      	ldr	r0, [sp, #4]
 10c:	bf04      	itt	eq
 10e:	4603      	moveq	r3, r0
 110:	4652      	moveq	r2, sl
 112:	4630      	mov	r0, r6
 114:	4659      	mov	r1, fp
 116:	f7ff fffe 	bl	0 <__aeabi_dmul>
 11a:	ec41 0b19 	vmov	d9, r0, r1
 11e:	f1b8 0f1f 	cmp.w	r8, #31
 122:	46c8      	mov	r8, r9
 124:	d894      	bhi.n	50 <compiler_builtins::float::pow::__powidf2+0x50>
 126:	ec55 4b19 	vmov	r4, r5, d9
 12a:	9901      	ldr	r1, [sp, #4]
 12c:	4650      	mov	r0, sl
 12e:	4622      	mov	r2, r4
 130:	462b      	mov	r3, r5
 132:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 136:	9a00      	ldr	r2, [sp, #0]
 138:	2a00      	cmp	r2, #0
 13a:	bfa4      	itt	ge
 13c:	4629      	movge	r1, r5
 13e:	4620      	movge	r0, r4
 140:	ec41 0b10 	vmov	d0, r0, r1
 144:	b002      	add	sp, #8
 146:	ecbd 8b04 	vpop	{d8-d9}
 14a:	b001      	add	sp, #4
 14c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 152:	bf00      	nop
 154:	bf00      	nop
 156:	bf00      	nop
 158:	00000000 	.word	0x00000000
 15c:	3ff00000 	.word	0x3ff00000

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.58.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fmul:

00000000 <__aeabi_fmul>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::float::mul::__mulsf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.59.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__subsf3:

00000000 <__subsf3>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ee10 1a90 	vmov	r1, s1
   8:	ee10 0a10 	vmov	r0, s0
   c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  10:	f7ff fffe 	bl	0 <compiler_builtins::float::add::__addsf3>
  14:	ee00 0a10 	vmov	s0, r0
  18:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.6.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fsub:

00000000 <__aeabi_fsub>:
   0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   4:	f7ff bffe 	b.w	0 <compiler_builtins::float::add::__addsf3>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.60.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__lshrsi3:

00000000 <__lshrsi3>:
   0:	06ca      	lsls	r2, r1, #27
   2:	bf41      	itttt	mi
   4:	f001 010f 	andmi.w	r1, r1, #15
   8:	0c00      	lsrmi	r0, r0, #16
   a:	40c8      	lsrmi	r0, r1
   c:	4770      	bxmi	lr
   e:	2900      	cmp	r1, #0
  10:	bf08      	it	eq
  12:	4770      	bxeq	lr
  14:	f001 020f 	and.w	r2, r1, #15
  18:	4249      	negs	r1, r1
  1a:	f001 010f 	and.w	r1, r1, #15
  1e:	b283      	uxth	r3, r0
  20:	0c00      	lsrs	r0, r0, #16
  22:	40d3      	lsrs	r3, r2
  24:	fa00 f101 	lsl.w	r1, r0, r1
  28:	40d0      	lsrs	r0, r2
  2a:	4319      	orrs	r1, r3
  2c:	b289      	uxth	r1, r1
  2e:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
  32:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.61.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__nesf2vfp:

00000000 <__nesf2vfp>:
   0:	eeb4 0a60 	vcmp.f32	s0, s1
   4:	2000      	movs	r0, #0
   6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   a:	bf18      	it	ne
   c:	2001      	movne	r0, #1
   e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.62.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__subdf3vfp:

00000000 <__subdf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dsub>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.63.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_lasr:

00000000 <__aeabi_lasr>:
   0:	0693      	lsls	r3, r2, #26
   2:	d40d      	bmi.n	20 <__aeabi_lasr+0x20>
   4:	2a00      	cmp	r2, #0
   6:	bf08      	it	eq
   8:	4770      	bxeq	lr
   a:	f002 031f 	and.w	r3, r2, #31
   e:	4252      	negs	r2, r2
  10:	f002 021f 	and.w	r2, r2, #31
  14:	40d8      	lsrs	r0, r3
  16:	fa01 f202 	lsl.w	r2, r1, r2
  1a:	4310      	orrs	r0, r2
  1c:	4119      	asrs	r1, r3
  1e:	4770      	bx	lr
  20:	f002 001f 	and.w	r0, r2, #31
  24:	231f      	movs	r3, #31
  26:	fa41 f000 	asr.w	r0, r1, r0
  2a:	4119      	asrs	r1, r3
  2c:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.64.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memmove_element_unordered_atomic_4:

00000000 <__llvm_memmove_element_unordered_atomic_4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	ea4f 0e92 	mov.w	lr, r2, lsr #2
   c:	4281      	cmp	r1, r0
   e:	d21b      	bcs.n	48 <__llvm_memmove_element_unordered_atomic_4+0x48>
  10:	b352      	cbz	r2, 68 <__llvm_memmove_element_unordered_atomic_4+0x68>
  12:	f01e 0503 	ands.w	r5, lr, #3
  16:	f1ae 0301 	sub.w	r3, lr, #1
  1a:	d064      	beq.n	e6 <__llvm_memmove_element_unordered_atomic_4+0xe6>
  1c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
  20:	2d01      	cmp	r5, #1
  22:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  26:	461a      	mov	r2, r3
  28:	d05e      	beq.n	e8 <__llvm_memmove_element_unordered_atomic_4+0xe8>
  2a:	f1ae 0202 	sub.w	r2, lr, #2
  2e:	2d02      	cmp	r5, #2
  30:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
  34:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
  38:	d056      	beq.n	e8 <__llvm_memmove_element_unordered_atomic_4+0xe8>
  3a:	f1ae 0203 	sub.w	r2, lr, #3
  3e:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  42:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
  46:	e04f      	b.n	e8 <__llvm_memmove_element_unordered_atomic_4+0xe8>
  48:	b172      	cbz	r2, 68 <__llvm_memmove_element_unordered_atomic_4+0x68>
  4a:	f1be 0f01 	cmp.w	lr, #1
  4e:	bf98      	it	ls
  50:	f04f 0e01 	movls.w	lr, #1
  54:	f1ae 0201 	sub.w	r2, lr, #1
  58:	f00e 0c03 	and.w	ip, lr, #3
  5c:	2a03      	cmp	r2, #3
  5e:	d206      	bcs.n	6e <__llvm_memmove_element_unordered_atomic_4+0x6e>
  60:	2200      	movs	r2, #0
  62:	f1bc 0f00 	cmp.w	ip, #0
  66:	d127      	bne.n	b8 <__llvm_memmove_element_unordered_atomic_4+0xb8>
  68:	f85d 8b04 	ldr.w	r8, [sp], #4
  6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  6e:	f02e 0203 	bic.w	r2, lr, #3
  72:	f101 0808 	add.w	r8, r1, #8
  76:	f1c2 0e00 	rsb	lr, r2, #0
  7a:	f100 0308 	add.w	r3, r0, #8
  7e:	2200      	movs	r2, #0
  80:	2500      	movs	r5, #0
  82:	594e      	ldr	r6, [r1, r5]
  84:	195c      	adds	r4, r3, r5
  86:	3a04      	subs	r2, #4
  88:	5146      	str	r6, [r0, r5]
  8a:	eb08 0605 	add.w	r6, r8, r5
  8e:	4596      	cmp	lr, r2
  90:	f856 6c04 	ldr.w	r6, [r6, #-4]
  94:	f844 6c04 	str.w	r6, [r4, #-4]
  98:	eb00 0605 	add.w	r6, r0, r5
  9c:	f858 4005 	ldr.w	r4, [r8, r5]
  a0:	515c      	str	r4, [r3, r5]
  a2:	eb01 0405 	add.w	r4, r1, r5
  a6:	f105 0510 	add.w	r5, r5, #16
  aa:	68e4      	ldr	r4, [r4, #12]
  ac:	60f4      	str	r4, [r6, #12]
  ae:	d1e8      	bne.n	82 <__llvm_memmove_element_unordered_atomic_4+0x82>
  b0:	4252      	negs	r2, r2
  b2:	f1bc 0f00 	cmp.w	ip, #0
  b6:	d0d7      	beq.n	68 <__llvm_memmove_element_unordered_atomic_4+0x68>
  b8:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  bc:	f1bc 0f01 	cmp.w	ip, #1
  c0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  c4:	d0d0      	beq.n	68 <__llvm_memmove_element_unordered_atomic_4+0x68>
  c6:	1c53      	adds	r3, r2, #1
  c8:	f1bc 0f02 	cmp.w	ip, #2
  cc:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
  d0:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
  d4:	d0c8      	beq.n	68 <__llvm_memmove_element_unordered_atomic_4+0x68>
  d6:	3202      	adds	r2, #2
  d8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  dc:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  e0:	f85d 8b04 	ldr.w	r8, [sp], #4
  e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  e6:	4672      	mov	r2, lr
  e8:	2b03      	cmp	r3, #3
  ea:	d3bd      	bcc.n	68 <__llvm_memmove_element_unordered_atomic_4+0x68>
  ec:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  f4:	3810      	subs	r0, #16
  f6:	3908      	subs	r1, #8
  f8:	684b      	ldr	r3, [r1, #4]
  fa:	3a04      	subs	r2, #4
  fc:	60c3      	str	r3, [r0, #12]
  fe:	680b      	ldr	r3, [r1, #0]
 100:	6083      	str	r3, [r0, #8]
 102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 106:	6043      	str	r3, [r0, #4]
 108:	f851 3c08 	ldr.w	r3, [r1, #-8]
 10c:	f1a1 0110 	sub.w	r1, r1, #16
 110:	6003      	str	r3, [r0, #0]
 112:	f1a0 0010 	sub.w	r0, r0, #16
 116:	d1ef      	bne.n	f8 <__llvm_memmove_element_unordered_atomic_4+0xf8>
 118:	e7a6      	b.n	68 <__llvm_memmove_element_unordered_atomic_4+0x68>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.65.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_f2uiz:

00000000 <__aeabi_f2uiz>:
   0:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   4:	bf3c      	itt	cc
   6:	2000      	movcc	r0, #0
   8:	4770      	bxcc	lr
   a:	4601      	mov	r1, r0
   c:	f1b0 4f9f 	cmp.w	r0, #1333788672	; 0x4f800000
  10:	d20a      	bcs.n	28 <__aeabi_f2uiz+0x28>
  12:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  16:	221e      	movs	r2, #30
  18:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  1c:	eba2 51d1 	sub.w	r1, r2, r1, lsr #23
  20:	f001 011f 	and.w	r1, r1, #31
  24:	40c8      	lsrs	r0, r1
  26:	4770      	bx	lr
  28:	2000      	movs	r0, #0
  2a:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  2e:	bf98      	it	ls
  30:	f04f 30ff 	movls.w	r0, #4294967295	; 0xffffffff
  34:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.66.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_fcmpun:

00000000 <__aeabi_fcmpun>:
   0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   4:	2200      	movs	r2, #0
   6:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
   a:	f04f 0100 	mov.w	r1, #0
   e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  12:	bf88      	it	hi
  14:	2101      	movhi	r1, #1
  16:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  1a:	bf88      	it	hi
  1c:	2201      	movhi	r2, #1
  1e:	ea42 0001 	orr.w	r0, r2, r1
  22:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.67.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.<f32 as compiler_builtins::float::Float>::signed_repr:

00000000 <<f32 as compiler_builtins::float::Float>::signed_repr>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::eq_repr:

00000000 <<f32 as compiler_builtins::float::Float>::eq_repr>:
   0:	eeb4 0a40 	vcmp.f32	s0, s0
   4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   8:	bf64      	itt	vs
   a:	eef4 0a60 	vcmpvs.f32	s1, s1
   e:	eef1 fa10 	vmrsvs	APSR_nzcv, fpscr
  12:	d608      	bvs.n	26 <<f32 as compiler_builtins::float::Float>::eq_repr+0x26>
  14:	ee10 0a90 	vmov	r0, s1
  18:	ee10 1a10 	vmov	r1, s0
  1c:	1a08      	subs	r0, r1, r0
  1e:	fab0 f080 	clz	r0, r0
  22:	0940      	lsrs	r0, r0, #5
  24:	4770      	bx	lr
  26:	2001      	movs	r0, #1
  28:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::sign:

00000000 <<f32 as compiler_builtins::float::Float>::sign>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	0fc0      	lsrs	r0, r0, #31
   6:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::exp:

00000000 <<f32 as compiler_builtins::float::Float>::exp>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	f3c0 50c7 	ubfx	r0, r0, #23, #8
   8:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::frac:

00000000 <<f32 as compiler_builtins::float::Float>::frac>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	f36f 50df 	bfc	r0, #23, #9
   8:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::imp_frac:

00000000 <<f32 as compiler_builtins::float::Float>::imp_frac>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	2101      	movs	r1, #1
   6:	f361 50df 	bfi	r0, r1, #23, #9
   a:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::from_repr:

00000000 <<f32 as compiler_builtins::float::Float>::from_repr>:
   0:	ee00 0a10 	vmov	s0, r0
   4:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::from_parts:

00000000 <<f32 as compiler_builtins::float::Float>::from_parts>:
   0:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
   4:	ea03 51c1 	and.w	r1, r3, r1, lsl #23
   8:	f360 71df 	bfi	r1, r0, #31, #1
   c:	f36f 52df 	bfc	r2, #23, #9
  10:	1888      	adds	r0, r1, r2
  12:	ee00 0a10 	vmov	s0, r0
  16:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::normalize:

00000000 <<f32 as compiler_builtins::float::Float>::normalize>:
   0:	fab0 f280 	clz	r2, r0
   4:	f102 0118 	add.w	r1, r2, #24
   8:	f001 011f 	and.w	r1, r1, #31
   c:	fa00 f101 	lsl.w	r1, r0, r1
  10:	f1c2 0009 	rsb	r0, r2, #9
  14:	4770      	bx	lr

Disassembly of section .text.<f32 as compiler_builtins::float::Float>::is_subnormal:

00000000 <<f32 as compiler_builtins::float::Float>::is_subnormal>:
   0:	ee10 0a10 	vmov	r0, s0
   4:	f000 40ff 	and.w	r0, r0, #2139095040	; 0x7f800000
   8:	fab0 f080 	clz	r0, r0
   c:	0940      	lsrs	r0, r0, #5
   e:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::signed_repr:

00000000 <<f64 as compiler_builtins::float::Float>::signed_repr>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::eq_repr:

00000000 <<f64 as compiler_builtins::float::Float>::eq_repr>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	ed2d 8b02 	vpush	{d8}
   8:	ec55 4b10 	vmov	r4, r5, d0
   c:	eeb0 8a41 	vmov.f32	s16, s2
  10:	eef0 8a61 	vmov.f32	s17, s3
  14:	4620      	mov	r0, r4
  16:	4629      	mov	r1, r5
  18:	4622      	mov	r2, r4
  1a:	462b      	mov	r3, r5
  1c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  20:	b150      	cbz	r0, 38 <<f64 as compiler_builtins::float::Float>::eq_repr+0x38>
  22:	ec51 0b18 	vmov	r0, r1, d8
  26:	4602      	mov	r2, r0
  28:	460b      	mov	r3, r1
  2a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  2e:	b118      	cbz	r0, 38 <<f64 as compiler_builtins::float::Float>::eq_repr+0x38>
  30:	2001      	movs	r0, #1
  32:	ecbd 8b02 	vpop	{d8}
  36:	bdb0      	pop	{r4, r5, r7, pc}
  38:	ec51 0b18 	vmov	r0, r1, d8
  3c:	4069      	eors	r1, r5
  3e:	4060      	eors	r0, r4
  40:	4308      	orrs	r0, r1
  42:	fab0 f080 	clz	r0, r0
  46:	0940      	lsrs	r0, r0, #5
  48:	ecbd 8b02 	vpop	{d8}
  4c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::sign:

00000000 <<f64 as compiler_builtins::float::Float>::sign>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	0fc8      	lsrs	r0, r1, #31
   6:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::exp:

00000000 <<f64 as compiler_builtins::float::Float>::exp>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	f3c1 500a 	ubfx	r0, r1, #20, #11
   8:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::frac:

00000000 <<f64 as compiler_builtins::float::Float>::frac>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	f36f 511f 	bfc	r1, #20, #12
   8:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::imp_frac:

00000000 <<f64 as compiler_builtins::float::Float>::imp_frac>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	2201      	movs	r2, #1
   6:	f362 511f 	bfi	r1, r2, #20, #12
   a:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::from_repr:

00000000 <<f64 as compiler_builtins::float::Float>::from_repr>:
   0:	ec41 0b10 	vmov	d0, r0, r1
   4:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::from_parts:

00000000 <<f64 as compiler_builtins::float::Float>::from_parts>:
   0:	9901      	ldr	r1, [sp, #4]
   2:	2300      	movs	r3, #0
   4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   8:	ea03 5202 	and.w	r2, r3, r2, lsl #20
   c:	f8dd c000 	ldr.w	ip, [sp]
  10:	f360 72df 	bfi	r2, r0, #31, #1
  14:	f36f 511f 	bfc	r1, #20, #12
  18:	1850      	adds	r0, r2, r1
  1a:	ec40 cb10 	vmov	d0, ip, r0
  1e:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::normalize:

00000000 <<f64 as compiler_builtins::float::Float>::normalize>:
   0:	fab0 f280 	clz	r2, r0
   4:	2900      	cmp	r1, #0
   6:	f102 0c20 	add.w	ip, r2, #32
   a:	bf18      	it	ne
   c:	fab1 fc81 	clzne	ip, r1
  10:	f10c 0235 	add.w	r2, ip, #53	; 0x35
  14:	f002 033f 	and.w	r3, r2, #63	; 0x3f
  18:	f1c3 0220 	rsb	r2, r3, #32
  1c:	4099      	lsls	r1, r3
  1e:	fa20 f202 	lsr.w	r2, r0, r2
  22:	430a      	orrs	r2, r1
  24:	f1b3 0120 	subs.w	r1, r3, #32
  28:	bf58      	it	pl
  2a:	fa00 f201 	lslpl.w	r2, r0, r1
  2e:	fa00 f103 	lsl.w	r1, r0, r3
  32:	f1cc 000c 	rsb	r0, ip, #12
  36:	bf58      	it	pl
  38:	2100      	movpl	r1, #0
  3a:	4770      	bx	lr

Disassembly of section .text.<f64 as compiler_builtins::float::Float>::is_subnormal:

00000000 <<f64 as compiler_builtins::float::Float>::is_subnormal>:
   0:	ec51 0b10 	vmov	r0, r1, d0
   4:	2000      	movs	r0, #0
   6:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
   a:	4008      	ands	r0, r1
   c:	fab0 f080 	clz	r0, r0
  10:	0940      	lsrs	r0, r0, #5
  12:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.68.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_d2lz:

00000000 <__aeabi_d2lz>:
   0:	2300      	movs	r3, #0
   2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   a:	429a      	cmp	r2, r3
   c:	d33c      	bcc.n	88 <__aeabi_d2lz+0x88>
   e:	2300      	movs	r3, #0
  10:	f2c4 33e0 	movt	r3, #17376	; 0x43e0
  14:	429a      	cmp	r2, r3
  16:	d228      	bcs.n	6a <__aeabi_d2lz+0x6a>
  18:	b580      	push	{r7, lr}
  1a:	466f      	mov	r7, sp
  1c:	233e      	movs	r3, #62	; 0x3e
  1e:	02ca      	lsls	r2, r1, #11
  20:	eba3 5311 	sub.w	r3, r3, r1, lsr #20
  24:	ea42 5250 	orr.w	r2, r2, r0, lsr #21
  28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  2c:	02c0      	lsls	r0, r0, #11
  2e:	f042 4c00 	orr.w	ip, r2, #2147483648	; 0x80000000
  32:	f1c3 0220 	rsb	r2, r3, #32
  36:	40d8      	lsrs	r0, r3
  38:	fa0c f202 	lsl.w	r2, ip, r2
  3c:	ea40 0e02 	orr.w	lr, r0, r2
  40:	f1b3 0020 	subs.w	r0, r3, #32
  44:	fa2c f303 	lsr.w	r3, ip, r3
  48:	bf58      	it	pl
  4a:	fa2c fe00 	lsrpl.w	lr, ip, r0
  4e:	bf58      	it	pl
  50:	2300      	movpl	r3, #0
  52:	2200      	movs	r2, #0
  54:	f1de 0000 	rsbs	r0, lr, #0
  58:	419a      	sbcs	r2, r3
  5a:	2900      	cmp	r1, #0
  5c:	bf5c      	itt	pl
  5e:	4670      	movpl	r0, lr
  60:	461a      	movpl	r2, r3
  62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  66:	4611      	mov	r1, r2
  68:	4770      	bx	lr
  6a:	2300      	movs	r3, #0
  6c:	3801      	subs	r0, #1
  6e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  72:	eb72 0003 	sbcs.w	r0, r2, r3
  76:	d207      	bcs.n	88 <__aeabi_d2lz+0x88>
  78:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
  7c:	ea80 72e1 	eor.w	r2, r0, r1, asr #31
  80:	ea6f 70e1 	mvn.w	r0, r1, asr #31
  84:	4611      	mov	r1, r2
  86:	4770      	bx	lr
  88:	2000      	movs	r0, #0
  8a:	2100      	movs	r1, #0
  8c:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.69.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixdfdi:

00000000 <__fixdfdi>:
   0:	ec52 0b10 	vmov	r0, r2, d0
   4:	2300      	movs	r3, #0
   6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   a:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
   e:	4299      	cmp	r1, r3
  10:	d338      	bcc.n	84 <__fixdfdi+0x84>
  12:	2300      	movs	r3, #0
  14:	f2c4 33e0 	movt	r3, #17376	; 0x43e0
  18:	4299      	cmp	r1, r3
  1a:	d225      	bcs.n	68 <__fixdfdi+0x68>
  1c:	b580      	push	{r7, lr}
  1e:	466f      	mov	r7, sp
  20:	233e      	movs	r3, #62	; 0x3e
  22:	02d1      	lsls	r1, r2, #11
  24:	eba3 5312 	sub.w	r3, r3, r2, lsr #20
  28:	ea41 5150 	orr.w	r1, r1, r0, lsr #21
  2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  30:	02c0      	lsls	r0, r0, #11
  32:	f041 4c00 	orr.w	ip, r1, #2147483648	; 0x80000000
  36:	f1c3 0120 	rsb	r1, r3, #32
  3a:	40d8      	lsrs	r0, r3
  3c:	fa0c f101 	lsl.w	r1, ip, r1
  40:	ea40 0e01 	orr.w	lr, r0, r1
  44:	f1b3 0020 	subs.w	r0, r3, #32
  48:	fa2c f303 	lsr.w	r3, ip, r3
  4c:	bf58      	it	pl
  4e:	fa2c fe00 	lsrpl.w	lr, ip, r0
  52:	bf58      	it	pl
  54:	2300      	movpl	r3, #0
  56:	2100      	movs	r1, #0
  58:	f1de 0000 	rsbs	r0, lr, #0
  5c:	4199      	sbcs	r1, r3
  5e:	2a00      	cmp	r2, #0
  60:	bf5c      	itt	pl
  62:	4670      	movpl	r0, lr
  64:	4619      	movpl	r1, r3
  66:	bd80      	pop	{r7, pc}
  68:	2300      	movs	r3, #0
  6a:	3801      	subs	r0, #1
  6c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  70:	eb71 0003 	sbcs.w	r0, r1, r3
  74:	bf3f      	itttt	cc
  76:	f06f 4000 	mvncc.w	r0, #2147483648	; 0x80000000
  7a:	ea80 71e2 	eorcc.w	r1, r0, r2, asr #31
  7e:	ea6f 70e2 	mvncc.w	r0, r2, asr #31
  82:	4770      	bxcc	lr
  84:	2000      	movs	r0, #0
  86:	2100      	movs	r1, #0
  88:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.7.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_l2d:

00000000 <__aeabi_l2d>:
   0:	ea50 0201 	orrs.w	r2, r0, r1
   4:	d03c      	beq.n	80 <__aeabi_l2d+0x80>
   6:	b5d0      	push	{r4, r6, r7, lr}
   8:	af02      	add	r7, sp, #8
   a:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   e:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
  12:	ebb0 7ee1 	subs.w	lr, r0, r1, asr #31
  16:	fabe f28e 	clz	r2, lr
  1a:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
  1e:	3220      	adds	r2, #32
  20:	2b00      	cmp	r3, #0
  22:	bf18      	it	ne
  24:	fab3 f283 	clzne	r2, r3
  28:	fa03 fc02 	lsl.w	ip, r3, r2
  2c:	f1c2 0320 	rsb	r3, r2, #32
  30:	f1b2 0020 	subs.w	r0, r2, #32
  34:	fa2e f303 	lsr.w	r3, lr, r3
  38:	ea4c 0c03 	orr.w	ip, ip, r3
  3c:	bf58      	it	pl
  3e:	fa0e fc00 	lslpl.w	ip, lr, r0
  42:	fa0e f002 	lsl.w	r0, lr, r2
  46:	bf58      	it	pl
  48:	2000      	movpl	r0, #0
  4a:	0ac3      	lsrs	r3, r0, #11
  4c:	ea43 544c 	orr.w	r4, r3, ip, lsl #21
  50:	0540      	lsls	r0, r0, #21
  52:	ea6f 0e04 	mvn.w	lr, r4
  56:	ea0e 73d0 	and.w	r3, lr, r0, lsr #31
  5a:	425b      	negs	r3, r3
  5c:	f160 0000 	sbc.w	r0, r0, #0
  60:	ea4f 23dc 	mov.w	r3, ip, lsr #11
  64:	eba3 5202 	sub.w	r2, r3, r2, lsl #20
  68:	2300      	movs	r3, #0
  6a:	eb14 70d0 	adds.w	r0, r4, r0, lsr #31
  6e:	f2c4 33d0 	movt	r3, #17360	; 0x43d0
  72:	415a      	adcs	r2, r3
  74:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
  78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  7c:	4311      	orrs	r1, r2
  7e:	4770      	bx	lr
  80:	2000      	movs	r0, #0
  82:	2200      	movs	r2, #0
  84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  88:	4311      	orrs	r1, r2
  8a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.70.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_u128_addo:

00000000 <__rust_u128_addo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
   8:	f107 0c10 	add.w	ip, r7, #16
   c:	e9d7 e902 	ldrd	lr, r9, [r7, #8]
  10:	69fd      	ldr	r5, [r7, #28]
  12:	e89c 1140 	ldmia.w	ip, {r6, r8, ip}
  16:	eb1c 040e 	adds.w	r4, ip, lr
  1a:	eb45 0509 	adc.w	r5, r5, r9
  1e:	18b6      	adds	r6, r6, r2
  20:	eb53 0108 	adcs.w	r1, r3, r8
  24:	f154 0400 	adcs.w	r4, r4, #0
  28:	f145 0500 	adc.w	r5, r5, #0
  2c:	1ab2      	subs	r2, r6, r2
  2e:	e9c0 6100 	strd	r6, r1, [r0]
  32:	4199      	sbcs	r1, r3
  34:	eb74 010e 	sbcs.w	r1, r4, lr
  38:	f04f 0200 	mov.w	r2, #0
  3c:	e9c0 4502 	strd	r4, r5, [r0, #8]
  40:	eb75 0109 	sbcs.w	r1, r5, r9
  44:	bf38      	it	cc
  46:	2201      	movcc	r2, #1
  48:	7402      	strb	r2, [r0, #16]
  4a:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
  4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.71.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ltdf2:

00000000 <__ltdf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	2001      	movs	r0, #1
  10:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  14:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  18:	4253      	negs	r3, r2
  1a:	eb75 0301 	sbcs.w	r3, r5, r1
  1e:	d328      	bcc.n	72 <__ltdf2+0x72>
  20:	ec5c 3b11 	vmov	r3, ip, d1
  24:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  28:	425e      	negs	r6, r3
  2a:	41a5      	sbcs	r5, r4
  2c:	d321      	bcc.n	72 <__ltdf2+0x72>
  2e:	ea43 0002 	orr.w	r0, r3, r2
  32:	4321      	orrs	r1, r4
  34:	4308      	orrs	r0, r1
  36:	d00d      	beq.n	54 <__ltdf2+0x54>
  38:	ea0c 000e 	and.w	r0, ip, lr
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd0c      	ble.n	5c <__ltdf2+0x5c>
  42:	1ad0      	subs	r0, r2, r3
  44:	eb7e 000c 	sbcs.w	r0, lr, ip
  48:	da0c      	bge.n	64 <__ltdf2+0x64>
  4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  54:	2000      	movs	r0, #0
  56:	f85d bb04 	ldr.w	fp, [sp], #4
  5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5c:	1a98      	subs	r0, r3, r2
  5e:	eb7c 000e 	sbcs.w	r0, ip, lr
  62:	dbf2      	blt.n	4a <__ltdf2+0x4a>
  64:	ea82 0003 	eor.w	r0, r2, r3
  68:	ea8e 010c 	eor.w	r1, lr, ip
  6c:	4308      	orrs	r0, r1
  6e:	bf18      	it	ne
  70:	2001      	movne	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.72.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_f2ulz:

00000000 <__aeabi_f2ulz>:
   0:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   4:	bf3e      	ittt	cc
   6:	2000      	movcc	r0, #0
   8:	2100      	movcc	r1, #0
   a:	4770      	bxcc	lr
   c:	4601      	mov	r1, r0
   e:	f1b0 4fbf 	cmp.w	r0, #1602224128	; 0x5f800000
  12:	d216      	bcs.n	42 <__aeabi_f2ulz+0x42>
  14:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  18:	ea40 2201 	orr.w	r2, r0, r1, lsl #8
  1c:	203e      	movs	r0, #62	; 0x3e
  1e:	eba0 50d1 	sub.w	r0, r0, r1, lsr #23
  22:	f000 013f 	and.w	r1, r0, #63	; 0x3f
  26:	f1c1 0020 	rsb	r0, r1, #32
  2a:	f1b1 0320 	subs.w	r3, r1, #32
  2e:	fa22 f101 	lsr.w	r1, r2, r1
  32:	fa02 f000 	lsl.w	r0, r2, r0
  36:	bf58      	it	pl
  38:	fa22 f003 	lsrpl.w	r0, r2, r3
  3c:	bf58      	it	pl
  3e:	2100      	movpl	r1, #0
  40:	4770      	bx	lr
  42:	2000      	movs	r0, #0
  44:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  48:	bf98      	it	ls
  4a:	f04f 30ff 	movls.w	r0, #4294967295	; 0xffffffff
  4e:	4601      	mov	r1, r0
  50:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.73.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_i128_mulo:

00000000 <__rust_i128_mulo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b085      	sub	sp, #20
   a:	9004      	str	r0, [sp, #16]
   c:	f04f 0c00 	mov.w	ip, #0
  10:	e9d7 0802 	ldrd	r0, r8, [r7, #8]
  14:	ea43 0108 	orr.w	r1, r3, r8
  18:	ea42 0600 	orr.w	r6, r2, r0
  1c:	4331      	orrs	r1, r6
  1e:	d064      	beq.n	ea <__rust_i128_mulo+0xea>
  20:	f107 0e10 	add.w	lr, r7, #16
  24:	69f9      	ldr	r1, [r7, #28]
  26:	f04f 0a00 	mov.w	sl, #0
  2a:	2600      	movs	r6, #0
  2c:	e89e 4a00 	ldmia.w	lr, {r9, fp, lr}
  30:	ea4b 0501 	orr.w	r5, fp, r1
  34:	ea49 040e 	orr.w	r4, r9, lr
  38:	432c      	orrs	r4, r5
  3a:	f04f 0500 	mov.w	r5, #0
  3e:	f04f 0400 	mov.w	r4, #0
  42:	f000 811e 	beq.w	282 <__rust_i128_mulo+0x282>
  46:	ea89 75e1 	eor.w	r5, r9, r1, asr #31
  4a:	ea8b 74e1 	eor.w	r4, fp, r1, asr #31
  4e:	ebb5 75e1 	subs.w	r5, r5, r1, asr #31
  52:	ea8e 76e1 	eor.w	r6, lr, r1, asr #31
  56:	eb74 74e1 	sbcs.w	r4, r4, r1, asr #31
  5a:	ea82 72e8 	eor.w	r2, r2, r8, asr #31
  5e:	eb76 7be1 	sbcs.w	fp, r6, r1, asr #31
  62:	ea81 76e1 	eor.w	r6, r1, r1, asr #31
  66:	eb66 79e1 	sbc.w	r9, r6, r1, asr #31
  6a:	ea83 73e8 	eor.w	r3, r3, r8, asr #31
  6e:	ebb2 7ce8 	subs.w	ip, r2, r8, asr #31
  72:	ea80 70e8 	eor.w	r0, r0, r8, asr #31
  76:	eb73 76e8 	sbcs.w	r6, r3, r8, asr #31
  7a:	eb70 7ee8 	sbcs.w	lr, r0, r8, asr #31
  7e:	ea88 70e8 	eor.w	r0, r8, r8, asr #31
  82:	eb60 7ae8 	sbc.w	sl, r0, r8, asr #31
  86:	ea81 0008 	eor.w	r0, r1, r8
  8a:	9003      	str	r0, [sp, #12]
  8c:	f1be 0001 	subs.w	r0, lr, #1
  90:	f04f 0101 	mov.w	r1, #1
  94:	f17a 0000 	sbcs.w	r0, sl, #0
  98:	d22d      	bcs.n	f6 <__rust_i128_mulo+0xf6>
  9a:	fba5 030c 	umull	r0, r3, r5, ip
  9e:	f04f 0800 	mov.w	r8, #0
  a2:	fba5 2106 	umull	r2, r1, r5, r6
  a6:	9002      	str	r0, [sp, #8]
  a8:	2000      	movs	r0, #0
  aa:	fbe4 300c 	umlal	r3, r0, r4, ip
  ae:	18d2      	adds	r2, r2, r3
  b0:	4602      	mov	r2, r0
  b2:	4148      	adcs	r0, r1
  b4:	f148 0000 	adc.w	r0, r8, #0
  b8:	fbae 8105 	umull	r8, r1, lr, r5
  bc:	fbe5 3206 	umlal	r3, r2, r5, r6
  c0:	fb0e 1104 	mla	r1, lr, r4, r1
  c4:	fbe4 2006 	umlal	r2, r0, r4, r6
  c8:	fb0a 1105 	mla	r1, sl, r5, r1
  cc:	eb12 0208 	adds.w	r2, r2, r8
  d0:	eb40 0801 	adc.w	r8, r0, r1
  d4:	2001      	movs	r0, #1
  d6:	ebbb 0000 	subs.w	r0, fp, r0
  da:	f179 0000 	sbcs.w	r0, r9, #0
  de:	d25b      	bcs.n	198 <__rust_i128_mulo+0x198>
  e0:	f8dd e008 	ldr.w	lr, [sp, #8]
  e4:	f04f 0c00 	mov.w	ip, #0
  e8:	e0b5      	b.n	256 <__rust_i128_mulo+0x256>
  ea:	f04f 0a00 	mov.w	sl, #0
  ee:	2600      	movs	r6, #0
  f0:	2400      	movs	r4, #0
  f2:	2500      	movs	r5, #0
  f4:	e0c5      	b.n	282 <__rust_i128_mulo+0x282>
  f6:	ebbb 0001 	subs.w	r0, fp, r1
  fa:	f179 0000 	sbcs.w	r0, r9, #0
  fe:	f080 8081 	bcs.w	204 <__rust_i128_mulo+0x204>
 102:	fbac 0305 	umull	r0, r3, ip, r5
 106:	f04f 0800 	mov.w	r8, #0
 10a:	fbac 1204 	umull	r1, r2, ip, r4
 10e:	9002      	str	r0, [sp, #8]
 110:	2000      	movs	r0, #0
 112:	fbe6 3005 	umlal	r3, r0, r6, r5
 116:	18c9      	adds	r1, r1, r3
 118:	4601      	mov	r1, r0
 11a:	4150      	adcs	r0, r2
 11c:	f148 0000 	adc.w	r0, r8, #0
 120:	fbab 820c 	umull	r8, r2, fp, ip
 124:	fbec 3104 	umlal	r3, r1, ip, r4
 128:	fb0b 2206 	mla	r2, fp, r6, r2
 12c:	fbe6 1004 	umlal	r1, r0, r6, r4
 130:	fb09 220c 	mla	r2, r9, ip, r2
 134:	eb18 0801 	adds.w	r8, r8, r1
 138:	eb40 0c02 	adc.w	ip, r0, r2
 13c:	fbae 2605 	umull	r2, r6, lr, r5
 140:	2000      	movs	r0, #0
 142:	fbea 6005 	umlal	r6, r0, sl, r5
 146:	fbae 5104 	umull	r5, r1, lr, r4
 14a:	19ad      	adds	r5, r5, r6
 14c:	4605      	mov	r5, r0
 14e:	4148      	adcs	r0, r1
 150:	fbee 6504 	umlal	r6, r5, lr, r4
 154:	f04f 0000 	mov.w	r0, #0
 158:	f140 0000 	adc.w	r0, r0, #0
 15c:	fbea 5004 	umlal	r5, r0, sl, r4
 160:	fbab 140e 	umull	r1, r4, fp, lr
 164:	fb0b 440a 	mla	r4, fp, sl, r4
 168:	1949      	adds	r1, r1, r5
 16a:	fb09 440e 	mla	r4, r9, lr, r4
 16e:	f8dd e008 	ldr.w	lr, [sp, #8]
 172:	4160      	adcs	r0, r4
 174:	4249      	negs	r1, r1
 176:	f04f 0100 	mov.w	r1, #0
 17a:	eb71 0000 	sbcs.w	r0, r1, r0
 17e:	f04f 0000 	mov.w	r0, #0
 182:	bf38      	it	cc
 184:	2001      	movcc	r0, #1
 186:	eb12 0208 	adds.w	r2, r2, r8
 18a:	eb5c 0806 	adcs.w	r8, ip, r6
 18e:	f141 0100 	adc.w	r1, r1, #0
 192:	ea41 0c00 	orr.w	ip, r1, r0
 196:	e05e      	b.n	256 <__rust_i128_mulo+0x256>
 198:	fbab 040c 	umull	r0, r4, fp, ip
 19c:	4649      	mov	r1, r9
 19e:	2500      	movs	r5, #0
 1a0:	fbe1 450c 	umlal	r4, r5, r1, ip
 1a4:	9001      	str	r0, [sp, #4]
 1a6:	fbab 0c06 	umull	r0, ip, fp, r6
 1aa:	1900      	adds	r0, r0, r4
 1ac:	4628      	mov	r0, r5
 1ae:	eb55 050c 	adcs.w	r5, r5, ip
 1b2:	fbeb 4006 	umlal	r4, r0, fp, r6
 1b6:	f04f 0c00 	mov.w	ip, #0
 1ba:	f14c 0500 	adc.w	r5, ip, #0
 1be:	fbe1 0506 	umlal	r0, r5, r1, r6
 1c2:	fbae 610b 	umull	r6, r1, lr, fp
 1c6:	fb0e 1109 	mla	r1, lr, r9, r1
 1ca:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 1ce:	1980      	adds	r0, r0, r6
 1d0:	fb0a 110b 	mla	r1, sl, fp, r1
 1d4:	4169      	adcs	r1, r5
 1d6:	9d01      	ldr	r5, [sp, #4]
 1d8:	ebbe 0605 	subs.w	r6, lr, r5
 1dc:	eb7e 0604 	sbcs.w	r6, lr, r4
 1e0:	eb7c 0000 	sbcs.w	r0, ip, r0
 1e4:	eb7c 0001 	sbcs.w	r0, ip, r1
 1e8:	f04f 0000 	mov.w	r0, #0
 1ec:	bf38      	it	cc
 1ee:	2001      	movcc	r0, #1
 1f0:	1952      	adds	r2, r2, r5
 1f2:	eb58 0804 	adcs.w	r8, r8, r4
 1f6:	f8dd e008 	ldr.w	lr, [sp, #8]
 1fa:	f14c 0100 	adc.w	r1, ip, #0
 1fe:	ea41 0c00 	orr.w	ip, r1, r0
 202:	e028      	b.n	256 <__rust_i128_mulo+0x256>
 204:	fba5 030c 	umull	r0, r3, r5, ip
 208:	2100      	movs	r1, #0
 20a:	f04f 0800 	mov.w	r8, #0
 20e:	fbe4 310c 	umlal	r3, r1, r4, ip
 212:	9002      	str	r0, [sp, #8]
 214:	fba5 2006 	umull	r2, r0, r5, r6
 218:	18d2      	adds	r2, r2, r3
 21a:	4148      	adcs	r0, r1
 21c:	fbe5 3106 	umlal	r3, r1, r5, r6
 220:	f148 0000 	adc.w	r0, r8, #0
 224:	fbac 820b 	umull	r8, r2, ip, fp
 228:	fb0c 2209 	mla	r2, ip, r9, r2
 22c:	fbe4 1006 	umlal	r1, r0, r4, r6
 230:	fb06 2c0b 	mla	ip, r6, fp, r2
 234:	fbae 6205 	umull	r6, r2, lr, r5
 238:	fb0e 2204 	mla	r2, lr, r4, r2
 23c:	f8dd e008 	ldr.w	lr, [sp, #8]
 240:	eb16 0608 	adds.w	r6, r6, r8
 244:	fb0a 2205 	mla	r2, sl, r5, r2
 248:	eb42 050c 	adc.w	r5, r2, ip
 24c:	198a      	adds	r2, r1, r6
 24e:	eb40 0805 	adc.w	r8, r0, r5
 252:	f04f 0c01 	mov.w	ip, #1
 256:	f1de 0a00 	rsbs	sl, lr, #0
 25a:	f04f 0000 	mov.w	r0, #0
 25e:	eb70 0603 	sbcs.w	r6, r0, r3
 262:	9903      	ldr	r1, [sp, #12]
 264:	eb70 0402 	sbcs.w	r4, r0, r2
 268:	eb60 0508 	sbc.w	r5, r0, r8
 26c:	2900      	cmp	r1, #0
 26e:	bf5f      	itttt	pl
 270:	461e      	movpl	r6, r3
 272:	4614      	movpl	r4, r2
 274:	46f2      	movpl	sl, lr
 276:	4645      	movpl	r5, r8
 278:	4069      	eors	r1, r5
 27a:	bf48      	it	mi
 27c:	2001      	movmi	r0, #1
 27e:	ea4c 0c00 	orr.w	ip, ip, r0
 282:	9804      	ldr	r0, [sp, #16]
 284:	f880 c010 	strb.w	ip, [r0, #16]
 288:	e9c0 a600 	strd	sl, r6, [r0]
 28c:	e9c0 4502 	strd	r4, r5, [r0, #8]
 290:	b005      	add	sp, #20
 292:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 296:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.74.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floattisf:

00000000 <__floattisf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b087      	sub	sp, #28
   a:	9205      	str	r2, [sp, #20]
   c:	ea82 76e3 	eor.w	r6, r2, r3, asr #31
  10:	ea80 72e3 	eor.w	r2, r0, r3, asr #31
  14:	ea81 75e3 	eor.w	r5, r1, r3, asr #31
  18:	ebb2 7ee3 	subs.w	lr, r2, r3, asr #31
  1c:	469c      	mov	ip, r3
  1e:	eb75 73e3 	sbcs.w	r3, r5, r3, asr #31
  22:	e9cd 1003 	strd	r1, r0, [sp, #12]
  26:	eb76 79ec 	sbcs.w	r9, r6, ip, asr #31
  2a:	fab9 f089 	clz	r0, r9
  2e:	f100 0820 	add.w	r8, r0, #32
  32:	ea8c 70ec 	eor.w	r0, ip, ip, asr #31
  36:	eb60 71ec 	sbc.w	r1, r0, ip, asr #31
  3a:	fabe f08e 	clz	r0, lr
  3e:	2900      	cmp	r1, #0
  40:	9106      	str	r1, [sp, #24]
  42:	bf18      	it	ne
  44:	fab1 f881 	clzne	r8, r1
  48:	3020      	adds	r0, #32
  4a:	2b00      	cmp	r3, #0
  4c:	bf18      	it	ne
  4e:	fab3 f083 	clzne	r0, r3
  52:	ea51 0109 	orrs.w	r1, r1, r9
  56:	bf08      	it	eq
  58:	f100 0840 	addeq.w	r8, r0, #64	; 0x40
  5c:	f008 047f 	and.w	r4, r8, #127	; 0x7f
  60:	f1c4 0140 	rsb	r1, r4, #64	; 0x40
  64:	9102      	str	r1, [sp, #8]
  66:	f1c1 0020 	rsb	r0, r1, #32
  6a:	f1d4 0b20 	rsbs	fp, r4, #32
  6e:	fa2e f101 	lsr.w	r1, lr, r1
  72:	f1a4 0540 	sub.w	r5, r4, #64	; 0x40
  76:	fa03 f000 	lsl.w	r0, r3, r0
  7a:	ea41 0100 	orr.w	r1, r1, r0
  7e:	bf58      	it	pl
  80:	fa23 f10b 	lsrpl.w	r1, r3, fp
  84:	fa09 f004 	lsl.w	r0, r9, r4
  88:	f1b4 0220 	subs.w	r2, r4, #32
  8c:	bf58      	it	pl
  8e:	2000      	movpl	r0, #0
  90:	9500      	str	r5, [sp, #0]
  92:	fa0e f605 	lsl.w	r6, lr, r5
  96:	f1b4 0560 	subs.w	r5, r4, #96	; 0x60
  9a:	9501      	str	r5, [sp, #4]
  9c:	bf58      	it	pl
  9e:	2600      	movpl	r6, #0
  a0:	2c40      	cmp	r4, #64	; 0x40
  a2:	bf38      	it	cc
  a4:	ea40 0601 	orrcc.w	r6, r0, r1
  a8:	2c00      	cmp	r4, #0
  aa:	fa0e f004 	lsl.w	r0, lr, r4
  ae:	bf08      	it	eq
  b0:	464e      	moveq	r6, r9
  b2:	2a00      	cmp	r2, #0
  b4:	bf58      	it	pl
  b6:	2000      	movpl	r0, #0
  b8:	4631      	mov	r1, r6
  ba:	2c40      	cmp	r4, #64	; 0x40
  bc:	bf38      	it	cc
  be:	4301      	orrcc	r1, r0
  c0:	fa03 f004 	lsl.w	r0, r3, r4
  c4:	fa2e fa0b 	lsr.w	sl, lr, fp
  c8:	ea40 000a 	orr.w	r0, r0, sl
  cc:	2a00      	cmp	r2, #0
  ce:	bf58      	it	pl
  d0:	fa0e f002 	lslpl.w	r0, lr, r2
  d4:	2c40      	cmp	r4, #64	; 0x40
  d6:	bf38      	it	cc
  d8:	4301      	orrcc	r1, r0
  da:	9806      	ldr	r0, [sp, #24]
  dc:	2a00      	cmp	r2, #0
  de:	f1c4 0560 	rsb	r5, r4, #96	; 0x60
  e2:	fa00 fa04 	lsl.w	sl, r0, r4
  e6:	fa29 f00b 	lsr.w	r0, r9, fp
  ea:	ea4a 0a00 	orr.w	sl, sl, r0
  ee:	fa2e f505 	lsr.w	r5, lr, r5
  f2:	bf58      	it	pl
  f4:	fa09 fa02 	lslpl.w	sl, r9, r2
  f8:	9a02      	ldr	r2, [sp, #8]
  fa:	f1bb 0f00 	cmp.w	fp, #0
  fe:	fa23 f202 	lsr.w	r2, r3, r2
 102:	bf58      	it	pl
 104:	2200      	movpl	r2, #0
 106:	9800      	ldr	r0, [sp, #0]
 108:	fa03 f900 	lsl.w	r9, r3, r0
 10c:	9801      	ldr	r0, [sp, #4]
 10e:	ea45 0509 	orr.w	r5, r5, r9
 112:	2800      	cmp	r0, #0
 114:	bf58      	it	pl
 116:	fa0e f500 	lslpl.w	r5, lr, r0
 11a:	2c40      	cmp	r4, #64	; 0x40
 11c:	bf38      	it	cc
 11e:	ea4a 0502 	orrcc.w	r5, sl, r2
 122:	9806      	ldr	r0, [sp, #24]
 124:	2c00      	cmp	r4, #0
 126:	bf08      	it	eq
 128:	4605      	moveq	r5, r0
 12a:	0a30      	lsrs	r0, r6, #8
 12c:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 130:	2900      	cmp	r1, #0
 132:	ea4f 71d0 	mov.w	r1, r0, lsr #31
 136:	bf18      	it	ne
 138:	f040 0001 	orrne.w	r0, r0, #1
 13c:	ea21 2115 	bic.w	r1, r1, r5, lsr #8
 140:	e9dd 4604 	ldrd	r4, r6, [sp, #16]
 144:	9a03      	ldr	r2, [sp, #12]
 146:	1a40      	subs	r0, r0, r1
 148:	0a29      	lsrs	r1, r5, #8
 14a:	4326      	orrs	r6, r4
 14c:	eba1 51c8 	sub.w	r1, r1, r8, lsl #23
 150:	ea42 020c 	orr.w	r2, r2, ip
 154:	f101 41fd 	add.w	r1, r1, #2122317824	; 0x7e800000
 158:	4332      	orrs	r2, r6
 15a:	bf08      	it	eq
 15c:	0a29      	lsreq	r1, r5, #8
 15e:	eb01 70d0 	add.w	r0, r1, r0, lsr #31
 162:	f00c 4100 	and.w	r1, ip, #2147483648	; 0x80000000
 166:	4308      	orrs	r0, r1
 168:	ee00 0a10 	vmov	s0, r0
 16c:	b007      	add	sp, #28
 16e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 172:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.75.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_ddiv:

00000000 <__aeabi_ddiv>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec41 0b10 	vmov	d0, r0, r1
   8:	ec43 2b11 	vmov	d1, r2, r3
   c:	f7ff fffe 	bl	0 <compiler_builtins::float::div::__divdf3>
  10:	ec51 0b10 	vmov	r0, r1, d0
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.76.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ltdf2vfp:

00000000 <__ltdf2vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  10:	2800      	cmp	r0, #0
  12:	bf18      	it	ne
  14:	2001      	movne	r0, #1
  16:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.77.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__addsf3vfp:

00000000 <__addsf3vfp>:
   0:	ee30 0a20 	vadd.f32	s0, s0, s1
   4:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.78.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__mulsf3vfp:

00000000 <__mulsf3vfp>:
   0:	ee20 0a20 	vmul.f32	s0, s0, s1
   4:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.79.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::float::sub::__subsf3:

00000000 <compiler_builtins::float::sub::__subsf3>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ee10 1a90 	vmov	r1, s1
   8:	ee10 0a10 	vmov	r0, s0
   c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  10:	f7ff fffe 	bl	0 <compiler_builtins::float::add::__addsf3>
  14:	ee00 0a10 	vmov	s0, r0
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::sub::__subdf3:

00000000 <compiler_builtins::float::sub::__subdf3>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec50 2b11 	vmov	r2, r0, d1
   8:	f080 4300 	eor.w	r3, r0, #2147483648	; 0x80000000
   c:	ec51 0b10 	vmov	r0, r1, d0
  10:	f7ff fffe 	bl	0 <compiler_builtins::float::add::__adddf3>
  14:	ec41 0b10 	vmov	d0, r0, r1
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text.compiler_builtins::float::sub::__subsf3vfp:

00000000 <compiler_builtins::float::sub::__subsf3vfp>:
   0:	ee30 0a60 	vsub.f32	s0, s0, s1
   4:	4770      	bx	lr

Disassembly of section .text.compiler_builtins::float::sub::__subdf3vfp:

00000000 <compiler_builtins::float::sub::__subdf3vfp>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec51 0b10 	vmov	r0, r1, d0
   8:	ec53 2b11 	vmov	r2, r3, d1
   c:	f7ff fffe 	bl	0 <__aeabi_dsub>
  10:	ec41 0b10 	vmov	d0, r0, r1
  14:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.8.rcgu.o:     file format elf32-littlearm


compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.80.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__gtsf2:

00000000 <__gtsf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  10:	bf9e      	ittt	ls
  12:	ee10 ca90 	vmovls	ip, s1
  16:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  1a:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1e:	d900      	bls.n	22 <__gtsf2+0x22>
  20:	4770      	bx	lr
  22:	ea52 0003 	orrs.w	r0, r2, r3
  26:	bf04      	itt	eq
  28:	2000      	moveq	r0, #0
  2a:	4770      	bxeq	lr
  2c:	ea0c 0001 	and.w	r0, ip, r1
  30:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  34:	dd09      	ble.n	4a <__gtsf2+0x4a>
  36:	4561      	cmp	r1, ip
  38:	bfbc      	itt	lt
  3a:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3e:	4770      	bxlt	lr
  40:	ebb1 000c 	subs.w	r0, r1, ip
  44:	bf18      	it	ne
  46:	2001      	movne	r0, #1
  48:	4770      	bx	lr
  4a:	4561      	cmp	r1, ip
  4c:	bfc4      	itt	gt
  4e:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  52:	4770      	bxgt	lr
  54:	e7f4      	b.n	40 <__gtsf2+0x40>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.81.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__umoddi3:

00000000 <__umoddi3>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
   8:	4610      	mov	r0, r2
   a:	4619      	mov	r1, r3
   c:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.82.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__udivmodti4:

00000000 <__udivmodti4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	b08e      	sub	sp, #56	; 0x38
   a:	4684      	mov	ip, r0
   c:	e9d7 0e02 	ldrd	r0, lr, [r7, #8]
  10:	e9cd 0e02 	strd	r0, lr, [sp, #8]
  14:	a806      	add	r0, sp, #24
  16:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  1a:	e9cd 2300 	strd	r2, r3, [sp]
  1e:	4662      	mov	r2, ip
  20:	460b      	mov	r3, r1
  22:	e9cd 4504 	strd	r4, r5, [sp, #16]
  26:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u128_div_rem>
  2a:	ab06      	add	r3, sp, #24
  2c:	f8d7 c018 	ldr.w	ip, [r7, #24]
  30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  32:	f1bc 0f00 	cmp.w	ip, #0
  36:	bf1f      	itttt	ne
  38:	e9dd 4e0c 	ldrdne	r4, lr, [sp, #48]	; 0x30
  3c:	e9dd 650a 	ldrdne	r6, r5, [sp, #40]	; 0x28
  40:	e9cc 6500 	strdne	r6, r5, [ip]
  44:	e9cc 4e02 	strdne	r4, lr, [ip, #8]
  48:	b00e      	add	sp, #56	; 0x38
  4a:	f85d bb04 	ldr.w	fp, [sp], #4
  4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.83.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__rust_u128_subo:

00000000 <__rust_u128_subo>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	f107 0e08 	add.w	lr, r7, #8
   c:	69f9      	ldr	r1, [r7, #28]
   e:	e9d7 8c05 	ldrd	r8, ip, [r7, #20]
  12:	2500      	movs	r5, #0
  14:	e89e 4600 	ldmia.w	lr, {r9, sl, lr}
  18:	ea6f 040c 	mvn.w	r4, ip
  1c:	43c9      	mvns	r1, r1
  1e:	eb14 0409 	adds.w	r4, r4, r9
  22:	eb41 0c0a 	adc.w	ip, r1, sl
  26:	f1de 0600 	rsbs	r6, lr, #0
  2a:	eb75 0108 	sbcs.w	r1, r5, r8
  2e:	f154 0400 	adcs.w	r4, r4, #0
  32:	f14c 0c00 	adc.w	ip, ip, #0
  36:	18b6      	adds	r6, r6, r2
  38:	4159      	adcs	r1, r3
  3a:	f154 0400 	adcs.w	r4, r4, #0
  3e:	f14c 0c00 	adc.w	ip, ip, #0
  42:	1b92      	subs	r2, r2, r6
  44:	e9c0 6100 	strd	r6, r1, [r0]
  48:	eb73 0101 	sbcs.w	r1, r3, r1
  4c:	eb79 0104 	sbcs.w	r1, r9, r4
  50:	e9c0 4c02 	strd	r4, ip, [r0, #8]
  54:	eb7a 010c 	sbcs.w	r1, sl, ip
  58:	bf38      	it	cc
  5a:	2501      	movcc	r5, #1
  5c:	7405      	strb	r5, [r0, #16]
  5e:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  62:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.84.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__floattidf:

00000000 <__floattidf>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
   8:	b085      	sub	sp, #20
   a:	ea80 74e3 	eor.w	r4, r0, r3, asr #31
   e:	ea81 75e3 	eor.w	r5, r1, r3, asr #31
  12:	ebb4 7ce3 	subs.w	ip, r4, r3, asr #31
  16:	ea82 76e3 	eor.w	r6, r2, r3, asr #31
  1a:	eb75 7ee3 	sbcs.w	lr, r5, r3, asr #31
  1e:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
  22:	eb76 78e3 	sbcs.w	r8, r6, r3, asr #31
  26:	ea41 0103 	orr.w	r1, r1, r3
  2a:	eb65 74e3 	sbc.w	r4, r5, r3, asr #31
  2e:	fab8 f688 	clz	r6, r8
  32:	fabc f58c 	clz	r5, ip
  36:	3620      	adds	r6, #32
  38:	2c00      	cmp	r4, #0
  3a:	bf18      	it	ne
  3c:	fab4 f684 	clzne	r6, r4
  40:	3520      	adds	r5, #32
  42:	f1be 0f00 	cmp.w	lr, #0
  46:	bf18      	it	ne
  48:	fabe f58e 	clzne	r5, lr
  4c:	9404      	str	r4, [sp, #16]
  4e:	ea54 0408 	orrs.w	r4, r4, r8
  52:	ea40 0002 	orr.w	r0, r0, r2
  56:	bf08      	it	eq
  58:	f105 0640 	addeq.w	r6, r5, #64	; 0x40
  5c:	4308      	orrs	r0, r1
  5e:	f04f 0400 	mov.w	r4, #0
  62:	d008      	beq.n	76 <__floattidf+0x76>
  64:	2000      	movs	r0, #0
  66:	f2c4 70d0 	movt	r0, #18384	; 0x47d0
  6a:	eba0 5006 	sub.w	r0, r0, r6, lsl #20
  6e:	9003      	str	r0, [sp, #12]
  70:	2000      	movs	r0, #0
  72:	9002      	str	r0, [sp, #8]
  74:	e003      	b.n	7e <__floattidf+0x7e>
  76:	2000      	movs	r0, #0
  78:	9002      	str	r0, [sp, #8]
  7a:	2000      	movs	r0, #0
  7c:	9003      	str	r0, [sp, #12]
  7e:	f006 067f 	and.w	r6, r6, #127	; 0x7f
  82:	f1c6 0120 	rsb	r1, r6, #32
  86:	f1c6 0540 	rsb	r5, r6, #64	; 0x40
  8a:	fa0e f006 	lsl.w	r0, lr, r6
  8e:	f1a6 0940 	sub.w	r9, r6, #64	; 0x40
  92:	fa2c f201 	lsr.w	r2, ip, r1
  96:	4302      	orrs	r2, r0
  98:	f1b6 0020 	subs.w	r0, r6, #32
  9c:	bf58      	it	pl
  9e:	fa0c f200 	lslpl.w	r2, ip, r0
  a2:	2e40      	cmp	r6, #64	; 0x40
  a4:	bf28      	it	cs
  a6:	4622      	movcs	r2, r4
  a8:	f1c5 0420 	rsb	r4, r5, #32
  ac:	9501      	str	r5, [sp, #4]
  ae:	fa2c f505 	lsr.w	r5, ip, r5
  b2:	fa0e f404 	lsl.w	r4, lr, r4
  b6:	2900      	cmp	r1, #0
  b8:	ea44 0405 	orr.w	r4, r4, r5
  bc:	fa08 f506 	lsl.w	r5, r8, r6
  c0:	bf58      	it	pl
  c2:	fa2e f401 	lsrpl.w	r4, lr, r1
  c6:	2800      	cmp	r0, #0
  c8:	fa0c fa09 	lsl.w	sl, ip, r9
  cc:	bf58      	it	pl
  ce:	2500      	movpl	r5, #0
  d0:	f1b6 0b60 	subs.w	fp, r6, #96	; 0x60
  d4:	bf58      	it	pl
  d6:	f04f 0a00 	movpl.w	sl, #0
  da:	2e40      	cmp	r6, #64	; 0x40
  dc:	bf38      	it	cc
  de:	ea45 0a04 	orrcc.w	sl, r5, r4
  e2:	f1c6 0560 	rsb	r5, r6, #96	; 0x60
  e6:	0ad4      	lsrs	r4, r2, #11
  e8:	2e00      	cmp	r6, #0
  ea:	bf08      	it	eq
  ec:	46c2      	moveq	sl, r8
  ee:	ea44 544a 	orr.w	r4, r4, sl, lsl #21
  f2:	9400      	str	r4, [sp, #0]
  f4:	fa0e f409 	lsl.w	r4, lr, r9
  f8:	fa2c f505 	lsr.w	r5, ip, r5
  fc:	ea45 0904 	orr.w	r9, r5, r4
 100:	f1bb 0f00 	cmp.w	fp, #0
 104:	bf58      	it	pl
 106:	fa0c f90b 	lslpl.w	r9, ip, fp
 10a:	f8dd b010 	ldr.w	fp, [sp, #16]
 10e:	fa28 f501 	lsr.w	r5, r8, r1
 112:	2800      	cmp	r0, #0
 114:	fa0b f406 	lsl.w	r4, fp, r6
 118:	ea44 0405 	orr.w	r4, r4, r5
 11c:	bf58      	it	pl
 11e:	fa08 f400 	lslpl.w	r4, r8, r0
 122:	9d01      	ldr	r5, [sp, #4]
 124:	2900      	cmp	r1, #0
 126:	ea4f 21da 	mov.w	r1, sl, lsr #11
 12a:	fa2e f505 	lsr.w	r5, lr, r5
 12e:	bf58      	it	pl
 130:	2500      	movpl	r5, #0
 132:	2e40      	cmp	r6, #64	; 0x40
 134:	bf38      	it	cc
 136:	ea44 0905 	orrcc.w	r9, r4, r5
 13a:	2e00      	cmp	r6, #0
 13c:	fa0c f406 	lsl.w	r4, ip, r6
 140:	bf08      	it	eq
 142:	46d9      	moveq	r9, fp
 144:	ea41 5e49 	orr.w	lr, r1, r9, lsl #21
 148:	2800      	cmp	r0, #0
 14a:	9900      	ldr	r1, [sp, #0]
 14c:	bf58      	it	pl
 14e:	2400      	movpl	r4, #0
 150:	2000      	movs	r0, #0
 152:	2e40      	cmp	r6, #64	; 0x40
 154:	bf28      	it	cs
 156:	4604      	movcs	r4, r0
 158:	0ae0      	lsrs	r0, r4, #11
 15a:	ea40 5042 	orr.w	r0, r0, r2, lsl #21
 15e:	ea6f 050e 	mvn.w	r5, lr
 162:	ea05 75d1 	and.w	r5, r5, r1, lsr #31
 166:	4320      	orrs	r0, r4
 168:	1b40      	subs	r0, r0, r5
 16a:	ea4f 22d9 	mov.w	r2, r9, lsr #11
 16e:	f161 0000 	sbc.w	r0, r1, #0
 172:	eb1e 70d0 	adds.w	r0, lr, r0, lsr #31
 176:	f142 0100 	adc.w	r1, r2, #0
 17a:	9a02      	ldr	r2, [sp, #8]
 17c:	1880      	adds	r0, r0, r2
 17e:	9a03      	ldr	r2, [sp, #12]
 180:	4151      	adcs	r1, r2
 182:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 186:	4311      	orrs	r1, r2
 188:	ec41 0b10 	vmov	d0, r0, r1
 18c:	b005      	add	sp, #20
 18e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 192:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.85.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__fixsfdi:

00000000 <__fixsfdi>:
   0:	ee10 2a10 	vmov	r2, s0
   4:	f022 4000 	bic.w	r0, r2, #2147483648	; 0x80000000
   8:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
   c:	d32d      	bcc.n	6a <__fixsfdi+0x6a>
   e:	f1b0 4fbe 	cmp.w	r0, #1593835520	; 0x5f000000
  12:	d220      	bcs.n	56 <__fixsfdi+0x56>
  14:	b580      	push	{r7, lr}
  16:	466f      	mov	r7, sp
  18:	213e      	movs	r1, #62	; 0x3e
  1a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  1e:	eba1 51d2 	sub.w	r1, r1, r2, lsr #23
  22:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
  26:	f001 013f 	and.w	r1, r1, #63	; 0x3f
  2a:	f1c1 0320 	rsb	r3, r1, #32
  2e:	f1b1 0c20 	subs.w	ip, r1, #32
  32:	fa00 fe03 	lsl.w	lr, r0, r3
  36:	fa20 f301 	lsr.w	r3, r0, r1
  3a:	bf58      	it	pl
  3c:	fa20 fe0c 	lsrpl.w	lr, r0, ip
  40:	bf58      	it	pl
  42:	2300      	movpl	r3, #0
  44:	2100      	movs	r1, #0
  46:	f1de 0000 	rsbs	r0, lr, #0
  4a:	4199      	sbcs	r1, r3
  4c:	2a00      	cmp	r2, #0
  4e:	bf5c      	itt	pl
  50:	4670      	movpl	r0, lr
  52:	4619      	movpl	r1, r3
  54:	bd80      	pop	{r7, pc}
  56:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  5a:	bf9f      	itttt	ls
  5c:	f06f 4000 	mvnls.w	r0, #2147483648	; 0x80000000
  60:	ea80 71e2 	eorls.w	r1, r0, r2, asr #31
  64:	ea6f 70e2 	mvnls.w	r0, r2, asr #31
  68:	4770      	bxls	lr
  6a:	2000      	movs	r0, #0
  6c:	2100      	movs	r1, #0
  6e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.86.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.compiler_builtins::math::libm::fmax::fmax:

00000000 <compiler_builtins::math::libm::fmax::fmax>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
   8:	ec59 8b11 	vmov	r8, r9, d1
   c:	ec5a 6b10 	vmov	r6, sl, d0
  10:	4642      	mov	r2, r8
  12:	464b      	mov	r3, r9
  14:	4630      	mov	r0, r6
  16:	4651      	mov	r1, sl
  18:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  1c:	2800      	cmp	r0, #0
  1e:	464d      	mov	r5, r9
  20:	4644      	mov	r4, r8
  22:	4630      	mov	r0, r6
  24:	4651      	mov	r1, sl
  26:	4632      	mov	r2, r6
  28:	4653      	mov	r3, sl
  2a:	bf04      	itt	eq
  2c:	4655      	moveq	r5, sl
  2e:	4634      	moveq	r4, r6
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  34:	2800      	cmp	r0, #0
  36:	bf1c      	itt	ne
  38:	464d      	movne	r5, r9
  3a:	4644      	movne	r4, r8
  3c:	ec45 4b10 	vmov	d0, r4, r5
  40:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
  44:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.87.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ledf2:

00000000 <__ledf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	2001      	movs	r0, #1
  10:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  14:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  18:	4253      	negs	r3, r2
  1a:	eb75 0301 	sbcs.w	r3, r5, r1
  1e:	d328      	bcc.n	72 <__ledf2+0x72>
  20:	ec5c 3b11 	vmov	r3, ip, d1
  24:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  28:	425e      	negs	r6, r3
  2a:	41a5      	sbcs	r5, r4
  2c:	d321      	bcc.n	72 <__ledf2+0x72>
  2e:	ea43 0002 	orr.w	r0, r3, r2
  32:	4321      	orrs	r1, r4
  34:	4308      	orrs	r0, r1
  36:	d00d      	beq.n	54 <__ledf2+0x54>
  38:	ea0c 000e 	and.w	r0, ip, lr
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd0c      	ble.n	5c <__ledf2+0x5c>
  42:	1ad0      	subs	r0, r2, r3
  44:	eb7e 000c 	sbcs.w	r0, lr, ip
  48:	da0c      	bge.n	64 <__ledf2+0x64>
  4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  54:	2000      	movs	r0, #0
  56:	f85d bb04 	ldr.w	fp, [sp], #4
  5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5c:	1a98      	subs	r0, r3, r2
  5e:	eb7c 000e 	sbcs.w	r0, ip, lr
  62:	dbf2      	blt.n	4a <__ledf2+0x4a>
  64:	ea82 0003 	eor.w	r0, r2, r3
  68:	ea8e 010c 	eor.w	r1, lr, ip
  6c:	4308      	orrs	r0, r1
  6e:	bf18      	it	ne
  70:	2001      	movne	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.88.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_i2d:

00000000 <__aeabi_i2d>:
   0:	2800      	cmp	r0, #0
   2:	d024      	beq.n	4e <__aeabi_i2d+0x4e>
   4:	4601      	mov	r1, r0
   6:	bf48      	it	mi
   8:	4241      	negmi	r1, r0
   a:	b580      	push	{r7, lr}
   c:	466f      	mov	r7, sp
   e:	fab1 f281 	clz	r2, r1
  12:	f1c2 030b 	rsb	r3, r2, #11
  16:	f1b2 0e0b 	subs.w	lr, r2, #11
  1a:	fa21 fc03 	lsr.w	ip, r1, r3
  1e:	f240 431d 	movw	r3, #1053	; 0x41d
  22:	eba3 0302 	sub.w	r3, r3, r2
  26:	bf58      	it	pl
  28:	fa01 fc0e 	lslpl.w	ip, r1, lr
  2c:	3215      	adds	r2, #21
  2e:	f1be 0f00 	cmp.w	lr, #0
  32:	eb0c 5c03 	add.w	ip, ip, r3, lsl #20
  36:	fa01 f202 	lsl.w	r2, r1, r2
  3a:	bf58      	it	pl
  3c:	2200      	movpl	r2, #0
  3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  42:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  46:	ea4c 0100 	orr.w	r1, ip, r0
  4a:	4610      	mov	r0, r2
  4c:	4770      	bx	lr
  4e:	2200      	movs	r2, #0
  50:	f04f 0c00 	mov.w	ip, #0
  54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  58:	ea4c 0100 	orr.w	r1, ip, r0
  5c:	4610      	mov	r0, r2
  5e:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.89.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__nedf2:

00000000 <__nedf2>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d bd04 	str.w	fp, [sp, #-4]!
   8:	ec5e 2b10 	vmov	r2, lr, d0
   c:	2500      	movs	r5, #0
   e:	2001      	movs	r0, #1
  10:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
  14:	f02e 4100 	bic.w	r1, lr, #2147483648	; 0x80000000
  18:	4253      	negs	r3, r2
  1a:	eb75 0301 	sbcs.w	r3, r5, r1
  1e:	d328      	bcc.n	72 <__nedf2+0x72>
  20:	ec5c 3b11 	vmov	r3, ip, d1
  24:	f02c 4400 	bic.w	r4, ip, #2147483648	; 0x80000000
  28:	425e      	negs	r6, r3
  2a:	41a5      	sbcs	r5, r4
  2c:	d321      	bcc.n	72 <__nedf2+0x72>
  2e:	ea43 0002 	orr.w	r0, r3, r2
  32:	4321      	orrs	r1, r4
  34:	4308      	orrs	r0, r1
  36:	d00d      	beq.n	54 <__nedf2+0x54>
  38:	ea0c 000e 	and.w	r0, ip, lr
  3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  40:	dd0c      	ble.n	5c <__nedf2+0x5c>
  42:	1ad0      	subs	r0, r2, r3
  44:	eb7e 000c 	sbcs.w	r0, lr, ip
  48:	da0c      	bge.n	64 <__nedf2+0x64>
  4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4e:	f85d bb04 	ldr.w	fp, [sp], #4
  52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  54:	2000      	movs	r0, #0
  56:	f85d bb04 	ldr.w	fp, [sp], #4
  5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5c:	1a98      	subs	r0, r3, r2
  5e:	eb7c 000e 	sbcs.w	r0, ip, lr
  62:	dbf2      	blt.n	4a <__nedf2+0x4a>
  64:	ea82 0003 	eor.w	r0, r2, r3
  68:	ea8e 010c 	eor.w	r1, lr, ip
  6c:	4308      	orrs	r0, r1
  6e:	bf18      	it	ne
  70:	2001      	movne	r0, #1
  72:	f85d bb04 	ldr.w	fp, [sp], #4
  76:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.9.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memcpy_element_unordered_atomic_4:

00000000 <__llvm_memcpy_element_unordered_atomic_4>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	b16a      	cbz	r2, 26 <__llvm_memcpy_element_unordered_atomic_4+0x26>
   a:	2301      	movs	r3, #1
   c:	0895      	lsrs	r5, r2, #2
   e:	2d01      	cmp	r5, #1
  10:	bf88      	it	hi
  12:	0893      	lsrhi	r3, r2, #2
  14:	1e5a      	subs	r2, r3, #1
  16:	f003 0c03 	and.w	ip, r3, #3
  1a:	2a03      	cmp	r2, #3
  1c:	d206      	bcs.n	2c <__llvm_memcpy_element_unordered_atomic_4+0x2c>
  1e:	2200      	movs	r2, #0
  20:	f1bc 0f00 	cmp.w	ip, #0
  24:	d127      	bne.n	76 <__llvm_memcpy_element_unordered_atomic_4+0x76>
  26:	f85d 8b04 	ldr.w	r8, [sp], #4
  2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  2c:	f023 0303 	bic.w	r3, r3, #3
  30:	f101 0e08 	add.w	lr, r1, #8
  34:	f1c3 0800 	rsb	r8, r3, #0
  38:	f100 0208 	add.w	r2, r0, #8
  3c:	2300      	movs	r3, #0
  3e:	2500      	movs	r5, #0
  40:	594e      	ldr	r6, [r1, r5]
  42:	1954      	adds	r4, r2, r5
  44:	3b04      	subs	r3, #4
  46:	5146      	str	r6, [r0, r5]
  48:	eb0e 0605 	add.w	r6, lr, r5
  4c:	4598      	cmp	r8, r3
  4e:	f856 6c04 	ldr.w	r6, [r6, #-4]
  52:	f844 6c04 	str.w	r6, [r4, #-4]
  56:	eb00 0605 	add.w	r6, r0, r5
  5a:	f85e 4005 	ldr.w	r4, [lr, r5]
  5e:	5154      	str	r4, [r2, r5]
  60:	eb01 0405 	add.w	r4, r1, r5
  64:	f105 0510 	add.w	r5, r5, #16
  68:	68e4      	ldr	r4, [r4, #12]
  6a:	60f4      	str	r4, [r6, #12]
  6c:	d1e8      	bne.n	40 <__llvm_memcpy_element_unordered_atomic_4+0x40>
  6e:	425a      	negs	r2, r3
  70:	f1bc 0f00 	cmp.w	ip, #0
  74:	d0d7      	beq.n	26 <__llvm_memcpy_element_unordered_atomic_4+0x26>
  76:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  7a:	f1bc 0f01 	cmp.w	ip, #1
  7e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  82:	d0d0      	beq.n	26 <__llvm_memcpy_element_unordered_atomic_4+0x26>
  84:	1c53      	adds	r3, r2, #1
  86:	f1bc 0f02 	cmp.w	ip, #2
  8a:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
  8e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
  92:	d0c8      	beq.n	26 <__llvm_memcpy_element_unordered_atomic_4+0x26>
  94:	3202      	adds	r2, #2
  96:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  9a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  9e:	f85d 8b04 	ldr.w	r8, [sp], #4
  a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.90.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_memset4:

00000000 <__aeabi_memset4>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::arm::__aeabi_memset4>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.91.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__llvm_memcpy_element_unordered_atomic_1:

00000000 <__llvm_memcpy_element_unordered_atomic_1>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	af03      	add	r7, sp, #12
   4:	f84d 8d04 	str.w	r8, [sp, #-4]!
   8:	b142      	cbz	r2, 1c <__llvm_memcpy_element_unordered_atomic_1+0x1c>
   a:	1e53      	subs	r3, r2, #1
   c:	f002 0c03 	and.w	ip, r2, #3
  10:	2b03      	cmp	r3, #3
  12:	d206      	bcs.n	22 <__llvm_memcpy_element_unordered_atomic_1+0x22>
  14:	2200      	movs	r2, #0
  16:	f1bc 0f00 	cmp.w	ip, #0
  1a:	d11f      	bne.n	5c <__llvm_memcpy_element_unordered_atomic_1+0x5c>
  1c:	f85d 8b04 	ldr.w	r8, [sp], #4
  20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  22:	f022 0203 	bic.w	r2, r2, #3
  26:	f101 0e01 	add.w	lr, r1, #1
  2a:	4254      	negs	r4, r2
  2c:	f100 0801 	add.w	r8, r0, #1
  30:	f06f 0203 	mvn.w	r2, #3
  34:	eb0e 0502 	add.w	r5, lr, r2
  38:	eb08 0302 	add.w	r3, r8, r2
  3c:	3204      	adds	r2, #4
  3e:	78ee      	ldrb	r6, [r5, #3]
  40:	70de      	strb	r6, [r3, #3]
  42:	792e      	ldrb	r6, [r5, #4]
  44:	711e      	strb	r6, [r3, #4]
  46:	796e      	ldrb	r6, [r5, #5]
  48:	715e      	strb	r6, [r3, #5]
  4a:	79ad      	ldrb	r5, [r5, #6]
  4c:	719d      	strb	r5, [r3, #6]
  4e:	18a3      	adds	r3, r4, r2
  50:	3304      	adds	r3, #4
  52:	d1ef      	bne.n	34 <__llvm_memcpy_element_unordered_atomic_1+0x34>
  54:	3204      	adds	r2, #4
  56:	f1bc 0f00 	cmp.w	ip, #0
  5a:	d0df      	beq.n	1c <__llvm_memcpy_element_unordered_atomic_1+0x1c>
  5c:	5c8b      	ldrb	r3, [r1, r2]
  5e:	f1bc 0f01 	cmp.w	ip, #1
  62:	5483      	strb	r3, [r0, r2]
  64:	d0da      	beq.n	1c <__llvm_memcpy_element_unordered_atomic_1+0x1c>
  66:	1c53      	adds	r3, r2, #1
  68:	f1bc 0f02 	cmp.w	ip, #2
  6c:	5cce      	ldrb	r6, [r1, r3]
  6e:	54c6      	strb	r6, [r0, r3]
  70:	d0d4      	beq.n	1c <__llvm_memcpy_element_unordered_atomic_1+0x1c>
  72:	3202      	adds	r2, #2
  74:	5c89      	ldrb	r1, [r1, r2]
  76:	5481      	strb	r1, [r0, r2]
  78:	f85d 8b04 	ldr.w	r8, [sp], #4
  7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.92.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.memcmp:

00000000 <memcmp>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memcmp>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.93.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__subdf3:

00000000 <__subdf3>:
   0:	b580      	push	{r7, lr}
   2:	466f      	mov	r7, sp
   4:	ec50 2b11 	vmov	r2, r0, d1
   8:	f080 4300 	eor.w	r3, r0, #2147483648	; 0x80000000
   c:	ec51 0b10 	vmov	r0, r1, d0
  10:	f7ff fffe 	bl	0 <compiler_builtins::float::add::__adddf3>
  14:	ec41 0b10 	vmov	d0, r0, r1
  18:	bd80      	pop	{r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.94.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_d2uiz:

00000000 <__aeabi_d2uiz>:
   0:	4602      	mov	r2, r0
   2:	2000      	movs	r0, #0
   4:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   8:	4281      	cmp	r1, r0
   a:	bf3c      	itt	cc
   c:	2000      	movcc	r0, #0
   e:	4770      	bxcc	lr
  10:	2000      	movs	r0, #0
  12:	f2c4 10f0 	movt	r0, #16880	; 0x41f0
  16:	4281      	cmp	r1, r0
  18:	d20c      	bcs.n	34 <__aeabi_d2uiz+0x34>
  1a:	201e      	movs	r0, #30
  1c:	0d52      	lsrs	r2, r2, #21
  1e:	eba0 5011 	sub.w	r0, r0, r1, lsr #20
  22:	ea42 21c1 	orr.w	r1, r2, r1, lsl #11
  26:	f000 001f 	and.w	r0, r0, #31
  2a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  2e:	fa21 f000 	lsr.w	r0, r1, r0
  32:	4770      	bx	lr
  34:	2300      	movs	r3, #0
  36:	2000      	movs	r0, #0
  38:	3a01      	subs	r2, #1
  3a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
  3e:	4199      	sbcs	r1, r3
  40:	bf38      	it	cc
  42:	2001      	movcc	r0, #1
  44:	2800      	cmp	r0, #0
  46:	bf18      	it	ne
  48:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
  4c:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.95.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.memset:

00000000 <memset>:
   0:	f7ff bffe 	b.w	0 <compiler_builtins::mem::memset>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.96.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__moddi3:

00000000 <__moddi3>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	460c      	mov	r4, r1
   6:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
   a:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
   e:	ebb0 70e4 	subs.w	r0, r0, r4, asr #31
  12:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
  16:	eb61 71e4 	sbc.w	r1, r1, r4, asr #31
  1a:	ea83 7ce3 	eor.w	ip, r3, r3, asr #31
  1e:	ebb2 72e3 	subs.w	r2, r2, r3, asr #31
  22:	eb6c 73e3 	sbc.w	r3, ip, r3, asr #31
  26:	f7ff fffe 	bl	0 <compiler_builtins::int::specialized_div_rem::u64_div_rem>
  2a:	2100      	movs	r1, #0
  2c:	4250      	negs	r0, r2
  2e:	4199      	sbcs	r1, r3
  30:	2c00      	cmp	r4, #0
  32:	bf5c      	itt	pl
  34:	4610      	movpl	r0, r2
  36:	4619      	movpl	r1, r3
  38:	bdd0      	pop	{r4, r6, r7, pc}

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.97.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ashrsi3:

00000000 <__ashrsi3>:
   0:	06ca      	lsls	r2, r1, #27
   2:	d40e      	bmi.n	22 <__ashrsi3+0x22>
   4:	2900      	cmp	r1, #0
   6:	bf08      	it	eq
   8:	4770      	bxeq	lr
   a:	f001 020f 	and.w	r2, r1, #15
   e:	4249      	negs	r1, r1
  10:	f001 010f 	and.w	r1, r1, #15
  14:	b283      	uxth	r3, r0
  16:	0c00      	lsrs	r0, r0, #16
  18:	40d3      	lsrs	r3, r2
  1a:	fa00 f101 	lsl.w	r1, r0, r1
  1e:	4319      	orrs	r1, r3
  20:	e006      	b.n	30 <__ashrsi3+0x30>
  22:	f001 010f 	and.w	r1, r1, #15
  26:	1402      	asrs	r2, r0, #16
  28:	0c00      	lsrs	r0, r0, #16
  2a:	fa42 f101 	asr.w	r1, r2, r1
  2e:	220f      	movs	r2, #15
  30:	b200      	sxth	r0, r0
  32:	b289      	uxth	r1, r1
  34:	4110      	asrs	r0, r2
  36:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
  3a:	4770      	bx	lr

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.98.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__ltsf2:

00000000 <__ltsf2>:
   0:	ee10 1a10 	vmov	r1, s0
   4:	2001      	movs	r0, #1
   6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
   e:	bf9e      	ittt	ls
  10:	ee10 ca90 	vmovls	ip, s1
  14:	f02c 4200 	bicls.w	r2, ip, #2147483648	; 0x80000000
  18:	f1b2 4fff 	cmpls.w	r2, #2139095040	; 0x7f800000
  1c:	d900      	bls.n	20 <__ltsf2+0x20>
  1e:	4770      	bx	lr
  20:	ea52 0003 	orrs.w	r0, r2, r3
  24:	bf04      	itt	eq
  26:	2000      	moveq	r0, #0
  28:	4770      	bxeq	lr
  2a:	ea0c 0001 	and.w	r0, ip, r1
  2e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  32:	dd09      	ble.n	48 <__ltsf2+0x48>
  34:	4561      	cmp	r1, ip
  36:	bfbc      	itt	lt
  38:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
  3c:	4770      	bxlt	lr
  3e:	ebb1 000c 	subs.w	r0, r1, ip
  42:	bf18      	it	ne
  44:	2001      	movne	r0, #1
  46:	4770      	bx	lr
  48:	4561      	cmp	r1, ip
  4a:	bfc4      	itt	gt
  4c:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
  50:	4770      	bxgt	lr
  52:	e7f4      	b.n	3e <__ltsf2+0x3e>

compiler_builtins-ad8783f7e528344b.compiler_builtins.1250dd14-cgu.99.rcgu.o:     file format elf32-littlearm


Disassembly of section .text.__divsf3vfp:

00000000 <__divsf3vfp>:
   0:	ee80 0a20 	vdiv.f32	s0, s0, s1
   4:	4770      	bx	lr

absvdi2.o:     file format elf32-littlearm


Disassembly of section .text.__absvdi2:

00000000 <__absvdi2>:
   0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   4:	bf08      	it	eq
   6:	2800      	cmpeq	r0, #0
   8:	d007      	beq.n	1a <__absvdi2+0x1a>
   a:	460b      	mov	r3, r1
   c:	17c9      	asrs	r1, r1, #31
   e:	4048      	eors	r0, r1
  10:	404b      	eors	r3, r1
  12:	1a40      	subs	r0, r0, r1
  14:	eb63 0101 	sbc.w	r1, r3, r1
  18:	4770      	bx	lr
  1a:	b580      	push	{r7, lr}
  1c:	4a02      	ldr	r2, [pc, #8]	; (28 <__absvdi2+0x28>)
  1e:	af00      	add	r7, sp, #0
  20:	2116      	movs	r1, #22
  22:	4802      	ldr	r0, [pc, #8]	; (2c <__absvdi2+0x2c>)
  24:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

absvsi2.o:     file format elf32-littlearm


Disassembly of section .text.__absvsi2:

00000000 <__absvsi2>:
   0:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   4:	d004      	beq.n	10 <__absvsi2+0x10>
   6:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
   a:	eba3 70e0 	sub.w	r0, r3, r0, asr #31
   e:	4770      	bx	lr
  10:	b580      	push	{r7, lr}
  12:	4a03      	ldr	r2, [pc, #12]	; (20 <__absvsi2+0x20>)
  14:	af00      	add	r7, sp, #0
  16:	2116      	movs	r1, #22
  18:	4802      	ldr	r0, [pc, #8]	; (24 <__absvsi2+0x24>)
  1a:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  1e:	bf00      	nop
	...

absvti2.o:     file format elf32-littlearm


addvdi3.o:     file format elf32-littlearm


Disassembly of section .text.__addvdi3:

00000000 <__addvdi3>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	eb10 0a02 	adds.w	sl, r0, r2
   8:	af00      	add	r7, sp, #0
   a:	eb41 0b03 	adc.w	fp, r1, r3
   e:	2a00      	cmp	r2, #0
  10:	f173 0300 	sbcs.w	r3, r3, #0
  14:	db07      	blt.n	26 <__addvdi3+0x26>
  16:	4582      	cmp	sl, r0
  18:	eb7b 0301 	sbcs.w	r3, fp, r1
  1c:	db0c      	blt.n	38 <__addvdi3+0x38>
  1e:	4650      	mov	r0, sl
  20:	4659      	mov	r1, fp
  22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
  26:	4582      	cmp	sl, r0
  28:	eb7b 0301 	sbcs.w	r3, fp, r1
  2c:	dbf7      	blt.n	1e <__addvdi3+0x1e>
  2e:	4a05      	ldr	r2, [pc, #20]	; (44 <__addvdi3+0x44>)
  30:	211a      	movs	r1, #26
  32:	4805      	ldr	r0, [pc, #20]	; (48 <__addvdi3+0x48>)
  34:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  38:	4a02      	ldr	r2, [pc, #8]	; (44 <__addvdi3+0x44>)
  3a:	2117      	movs	r1, #23
  3c:	4802      	ldr	r0, [pc, #8]	; (48 <__addvdi3+0x48>)
  3e:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  42:	bf00      	nop
	...

addvsi3.o:     file format elf32-littlearm


Disassembly of section .text.__addvsi3:

00000000 <__addvsi3>:
   0:	2900      	cmp	r1, #0
   2:	eb00 0301 	add.w	r3, r0, r1
   6:	b580      	push	{r7, lr}
   8:	af00      	add	r7, sp, #0
   a:	db03      	blt.n	14 <__addvsi3+0x14>
   c:	4298      	cmp	r0, r3
   e:	dc08      	bgt.n	22 <__addvsi3+0x22>
  10:	4618      	mov	r0, r3
  12:	bd80      	pop	{r7, pc}
  14:	4298      	cmp	r0, r3
  16:	dcfb      	bgt.n	10 <__addvsi3+0x10>
  18:	4a04      	ldr	r2, [pc, #16]	; (2c <__addvsi3+0x2c>)
  1a:	211a      	movs	r1, #26
  1c:	4804      	ldr	r0, [pc, #16]	; (30 <__addvsi3+0x30>)
  1e:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  22:	4a02      	ldr	r2, [pc, #8]	; (2c <__addvsi3+0x2c>)
  24:	2117      	movs	r1, #23
  26:	4802      	ldr	r0, [pc, #8]	; (30 <__addvsi3+0x30>)
  28:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

addvti3.o:     file format elf32-littlearm


aeabi_cdcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__aeabi_cdcmpeq>:
   0:	b50f      	push	{r0, r1, r2, r3, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_cdcmpeq_check_nan>
   6:	2801      	cmp	r0, #1
   8:	e8bd 400f 	ldmia.w	sp!, {r0, r1, r2, r3, lr}
   c:	bf18      	it	ne
   e:	e7fe      	bne.n	1c <__aeabi_cdcmple>
  10:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
  14:	f38c 8800 	msr	CPSR_f, ip
  18:	4770      	bx	lr
  1a:	bf00      	nop

0000001c <__aeabi_cdcmple>:
  1c:	b50f      	push	{r0, r1, r2, r3, lr}
  1e:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  22:	2801      	cmp	r0, #1
  24:	bf04      	itt	eq
  26:	f04f 0c00 	moveq.w	ip, #0
  2a:	e009      	beq.n	40 <__aeabi_cdcmple+0x24>
  2c:	e89d 000f 	ldmia.w	sp, {r0, r1, r2, r3}
  30:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  34:	2801      	cmp	r0, #1
  36:	bf0c      	ite	eq
  38:	f04f 4cc0 	moveq.w	ip, #1610612736	; 0x60000000
  3c:	f04f 5c00 	movne.w	ip, #536870912	; 0x20000000
  40:	f38c 8800 	msr	CPSR_f, ip
  44:	bc0f      	pop	{r0, r1, r2, r3}
  46:	bd00      	pop	{pc}

00000048 <__aeabi_cdrcmple>:
  48:	4684      	mov	ip, r0
  4a:	4610      	mov	r0, r2
  4c:	4662      	mov	r2, ip
  4e:	468c      	mov	ip, r1
  50:	4619      	mov	r1, r3
  52:	4663      	mov	r3, ip
  54:	e7fe      	b.n	1c <__aeabi_cdcmple>
  56:	bf00      	nop

aeabi_cdcmpeq_check_nan.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_cdcmpeq_check_nan:

00000000 <__aeabi_cdcmpeq_check_nan>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
   8:	3800      	subs	r0, #0
   a:	bf18      	it	ne
   c:	2001      	movne	r0, #1
   e:	bd80      	pop	{r7, pc}

aeabi_cfcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__aeabi_cfcmpeq>:
   0:	b50f      	push	{r0, r1, r2, r3, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_cfcmpeq_check_nan>
   6:	2801      	cmp	r0, #1
   8:	e8bd 400f 	ldmia.w	sp!, {r0, r1, r2, r3, lr}
   c:	bf18      	it	ne
   e:	e7fe      	bne.n	1c <__aeabi_cfcmple>
  10:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
  14:	f38c 8800 	msr	CPSR_f, ip
  18:	4770      	bx	lr
  1a:	bf00      	nop

0000001c <__aeabi_cfcmple>:
  1c:	b50f      	push	{r0, r1, r2, r3, lr}
  1e:	f7ff fffe 	bl	0 <__aeabi_fcmplt>
  22:	2801      	cmp	r0, #1
  24:	bf04      	itt	eq
  26:	f04f 0c00 	moveq.w	ip, #0
  2a:	e009      	beq.n	40 <__aeabi_cfcmple+0x24>
  2c:	e89d 000f 	ldmia.w	sp, {r0, r1, r2, r3}
  30:	f7ff fffe 	bl	0 <__aeabi_fcmpeq>
  34:	2801      	cmp	r0, #1
  36:	bf0c      	ite	eq
  38:	f04f 4cc0 	moveq.w	ip, #1610612736	; 0x60000000
  3c:	f04f 5c00 	movne.w	ip, #536870912	; 0x20000000
  40:	f38c 8800 	msr	CPSR_f, ip
  44:	bc0f      	pop	{r0, r1, r2, r3}
  46:	bd00      	pop	{pc}

00000048 <__aeabi_cfrcmple>:
  48:	4684      	mov	ip, r0
  4a:	4608      	mov	r0, r1
  4c:	4661      	mov	r1, ip
  4e:	e7fe      	b.n	1c <__aeabi_cfcmple>

aeabi_cfcmpeq_check_nan.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_cfcmpeq_check_nan:

00000000 <__aeabi_cfcmpeq_check_nan>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	ee07 1a10 	vmov	s14, r1
   8:	eef4 7a47 	vcmp.f32	s15, s14
   c:	b480      	push	{r7}
   e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  12:	af00      	add	r7, sp, #0
  14:	bf6c      	ite	vs
  16:	2001      	movvs	r0, #1
  18:	2000      	movvc	r0, #0
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

aeabi_div0.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_idiv0:

00000000 <__aeabi_idiv0>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	46bd      	mov	sp, r7
   6:	f85d 7b04 	ldr.w	r7, [sp], #4
   a:	4770      	bx	lr

Disassembly of section .text.__aeabi_ldiv0:

00000000 <__aeabi_ldiv0>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	46bd      	mov	sp, r7
   6:	f85d 7b04 	ldr.w	r7, [sp], #4
   a:	4770      	bx	lr

aeabi_drsub.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_drsub:

00000000 <__aeabi_drsub>:
   0:	b4b0      	push	{r4, r5, r7}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	af00      	add	r7, sp, #0
   8:	4610      	mov	r0, r2
   a:	4619      	mov	r1, r3
   c:	4622      	mov	r2, r4
   e:	462b      	mov	r3, r5
  10:	46bd      	mov	sp, r7
  12:	bcb0      	pop	{r4, r5, r7}
  14:	f7ff bffe 	b.w	0 <__aeabi_dsub>

aeabi_frsub.o:     file format elf32-littlearm


Disassembly of section .text.__aeabi_frsub:

00000000 <__aeabi_frsub>:
   0:	460b      	mov	r3, r1
   2:	4601      	mov	r1, r0
   4:	b480      	push	{r7}
   6:	4618      	mov	r0, r3
   8:	af00      	add	r7, sp, #0
   a:	46bd      	mov	sp, r7
   c:	f85d 7b04 	ldr.w	r7, [sp], #4
  10:	f7ff bffe 	b.w	0 <__aeabi_fsub>

bswapdi2.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__bswapdi2>:
   0:	ba02      	rev	r2, r0
   2:	ba08      	rev	r0, r1
   4:	4611      	mov	r1, r2
   6:	4770      	bx	lr

bswapsi2.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__bswapsi2>:
   0:	ba00      	rev	r0, r0
   2:	4770      	bx	lr

clzdi2.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__clzdi2>:
   0:	2900      	cmp	r1, #0
   2:	bf12      	itee	ne
   4:	fab1 f081 	clzne	r0, r1
   8:	fab0 f080 	clzeq	r0, r0
   c:	3020      	addeq	r0, #32
   e:	4770      	bx	lr

clzsi2.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__clzsi2>:
   0:	fab0 f080 	clz	r0, r0
   4:	4770      	bx	lr
   6:	bf00      	nop

clzti2.o:     file format elf32-littlearm


cmpdi2.o:     file format elf32-littlearm


Disassembly of section .text.__cmpdi2:

00000000 <__cmpdi2>:
   0:	4299      	cmp	r1, r3
   2:	b480      	push	{r7}
   4:	af00      	add	r7, sp, #0
   6:	db08      	blt.n	1a <__cmpdi2+0x1a>
   8:	dc0c      	bgt.n	24 <__cmpdi2+0x24>
   a:	4290      	cmp	r0, r2
   c:	d305      	bcc.n	1a <__cmpdi2+0x1a>
   e:	d809      	bhi.n	24 <__cmpdi2+0x24>
  10:	2001      	movs	r0, #1
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	2000      	movs	r0, #0
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr
  24:	2002      	movs	r0, #2
  26:	46bd      	mov	sp, r7
  28:	f85d 7b04 	ldr.w	r7, [sp], #4
  2c:	4770      	bx	lr
  2e:	bf00      	nop

Disassembly of section .text.__aeabi_lcmp:

00000000 <__aeabi_lcmp>:
   0:	4299      	cmp	r1, r3
   2:	b480      	push	{r7}
   4:	af00      	add	r7, sp, #0
   6:	db09      	blt.n	1c <__aeabi_lcmp+0x1c>
   8:	dc0e      	bgt.n	28 <__aeabi_lcmp+0x28>
   a:	4290      	cmp	r0, r2
   c:	d306      	bcc.n	1c <__aeabi_lcmp+0x1c>
   e:	bf8c      	ite	hi
  10:	2001      	movhi	r0, #1
  12:	2000      	movls	r0, #0
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr
  1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr
  28:	2001      	movs	r0, #1
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

cmpti2.o:     file format elf32-littlearm


ctzdi2.o:     file format elf32-littlearm


Disassembly of section .text.__ctzdi2:

00000000 <__ctzdi2>:
   0:	fab0 f380 	clz	r3, r0
   4:	095b      	lsrs	r3, r3, #5
   6:	1e5a      	subs	r2, r3, #1
   8:	425b      	negs	r3, r3
   a:	4002      	ands	r2, r0
   c:	ea03 0001 	and.w	r0, r3, r1
  10:	f003 0320 	and.w	r3, r3, #32
  14:	4302      	orrs	r2, r0
  16:	fa92 f0a2 	rbit	r0, r2
  1a:	fab0 f080 	clz	r0, r0
  1e:	b480      	push	{r7}
  20:	4418      	add	r0, r3
  22:	af00      	add	r7, sp, #0
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

ctzsi2.o:     file format elf32-littlearm


Disassembly of section .text.__ctzsi2:

00000000 <__ctzsi2>:
   0:	b283      	uxth	r3, r0
   2:	b480      	push	{r7}
   4:	af00      	add	r7, sp, #0
   6:	b9e3      	cbnz	r3, 42 <__ctzsi2+0x42>
   8:	0c00      	lsrs	r0, r0, #16
   a:	2318      	movs	r3, #24
   c:	2110      	movs	r1, #16
   e:	f010 0fff 	tst.w	r0, #255	; 0xff
  12:	d101      	bne.n	18 <__ctzsi2+0x18>
  14:	0a00      	lsrs	r0, r0, #8
  16:	4619      	mov	r1, r3
  18:	0702      	lsls	r2, r0, #28
  1a:	d101      	bne.n	20 <__ctzsi2+0x20>
  1c:	0900      	lsrs	r0, r0, #4
  1e:	3104      	adds	r1, #4
  20:	0783      	lsls	r3, r0, #30
  22:	d101      	bne.n	28 <__ctzsi2+0x28>
  24:	0880      	lsrs	r0, r0, #2
  26:	3102      	adds	r1, #2
  28:	f3c0 0340 	ubfx	r3, r0, #1, #1
  2c:	43c0      	mvns	r0, r0
  2e:	f1c3 0202 	rsb	r2, r3, #2
  32:	f340 0300 	sbfx	r3, r0, #0, #1
  36:	4013      	ands	r3, r2
  38:	1858      	adds	r0, r3, r1
  3a:	46bd      	mov	sp, r7
  3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40:	4770      	bx	lr
  42:	2308      	movs	r3, #8
  44:	2100      	movs	r1, #0
  46:	e7e2      	b.n	e <__ctzsi2+0xe>

ctzti2.o:     file format elf32-littlearm


divdc3.o:     file format elf32-littlearm


Disassembly of section .text.__divdc3:

00000000 <__divdc3>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	ed2d 8b04 	vpush	{d8-d9}
   8:	b089      	sub	sp, #36	; 0x24
   a:	4690      	mov	r8, r2
   c:	4699      	mov	r9, r3
   e:	af00      	add	r7, sp, #0
  10:	e9d7 4118 	ldrd	r4, r1, [r7, #96]	; 0x60
  14:	6178      	str	r0, [r7, #20]
  16:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
  1a:	4620      	mov	r0, r4
  1c:	4622      	mov	r2, r4
  1e:	f8d7 a068 	ldr.w	sl, [r7, #104]	; 0x68
  22:	462b      	mov	r3, r5
  24:	4629      	mov	r1, r5
  26:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  2c:	ec49 8b18 	vmov	d8, r8, r9
  30:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
  34:	b940      	cbnz	r0, 48 <__divdc3+0x48>
  36:	4652      	mov	r2, sl
  38:	465b      	mov	r3, fp
  3a:	4620      	mov	r0, r4
  3c:	4629      	mov	r1, r5
  3e:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  42:	2800      	cmp	r0, #0
  44:	f000 80d2 	beq.w	1ec <__divdc3+0x1ec>
  48:	f240 73ff 	movw	r3, #2047	; 0x7ff
  4c:	f3cb 550a 	ubfx	r5, fp, #20, #11
  50:	465c      	mov	r4, fp
  52:	4656      	mov	r6, sl
  54:	429d      	cmp	r5, r3
  56:	f000 80d4 	beq.w	202 <__divdc3+0x202>
  5a:	2200      	movs	r2, #0
  5c:	2300      	movs	r3, #0
  5e:	4650      	mov	r0, sl
  60:	4659      	mov	r1, fp
  62:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  66:	2800      	cmp	r0, #0
  68:	f040 80f4 	bne.w	254 <__divdc3+0x254>
  6c:	2d00      	cmp	r5, #0
  6e:	f000 8209 	beq.w	484 <__divdc3+0x484>
  72:	f2a5 30ff 	subw	r0, r5, #1023	; 0x3ff
  76:	2501      	movs	r5, #1
  78:	f7ff fffe 	bl	0 <__aeabi_i2d>
  7c:	4603      	mov	r3, r0
  7e:	460c      	mov	r4, r1
  80:	4682      	mov	sl, r0
  82:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  86:	e9c7 3402 	strd	r3, r4, [r7, #8]
  8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  8e:	4b70      	ldr	r3, [pc, #448]	; (250 <__divdc3+0x250>)
  90:	4650      	mov	r0, sl
  92:	4659      	mov	r1, fp
  94:	f04f 0401 	mov.w	r4, #1
  98:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  9c:	b948      	cbnz	r0, b2 <__divdc3+0xb2>
  9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  a2:	4b6b      	ldr	r3, [pc, #428]	; (250 <__divdc3+0x250>)
  a4:	4650      	mov	r0, sl
  a6:	4659      	mov	r1, fp
  a8:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  ac:	2800      	cmp	r0, #0
  ae:	f000 8206 	beq.w	4be <__divdc3+0x4be>
  b2:	f014 0fff 	tst.w	r4, #255	; 0xff
  b6:	f000 81cf 	beq.w	458 <__divdc3+0x458>
  ba:	2d00      	cmp	r5, #0
  bc:	f000 81cc 	beq.w	458 <__divdc3+0x458>
  c0:	6e7c      	ldr	r4, [r7, #100]	; 0x64
  c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  c6:	f7ff fffe 	bl	0 <__aeabi_d2iz>
  ca:	4605      	mov	r5, r0
  cc:	2200      	movs	r2, #0
  ce:	2300      	movs	r3, #0
  d0:	462e      	mov	r6, r5
  d2:	603d      	str	r5, [r7, #0]
  d4:	f3c4 550a 	ubfx	r5, r4, #20, #11
  d8:	4276      	negs	r6, r6
  da:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
  de:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  e2:	f8d7 e060 	ldr.w	lr, [r7, #96]	; 0x60
  e6:	bbc8      	cbnz	r0, 15c <__divdc3+0x15c>
  e8:	f240 73ff 	movw	r3, #2047	; 0x7ff
  ec:	429d      	cmp	r5, r3
  ee:	d035      	beq.n	15c <__divdc3+0x15c>
  f0:	46f4      	mov	ip, lr
  f2:	f3c4 0213 	ubfx	r2, r4, #0, #20
  f6:	b9dd      	cbnz	r5, 130 <__divdc3+0x130>
  f8:	4628      	mov	r0, r5
  fa:	4611      	mov	r1, r2
  fc:	ea50 0301 	orrs.w	r3, r0, r1
 100:	f000 8241 	beq.w	586 <__divdc3+0x586>
 104:	fab2 f582 	clz	r5, r2
 108:	f1a5 0c0b 	sub.w	ip, r5, #11
 10c:	f1a5 012b 	sub.w	r1, r5, #43	; 0x2b
 110:	f1c5 032b 	rsb	r3, r5, #43	; 0x2b
 114:	f1c5 050c 	rsb	r5, r5, #12
 118:	fa02 f20c 	lsl.w	r2, r2, ip
 11c:	fa0e f101 	lsl.w	r1, lr, r1
 120:	fa2e f303 	lsr.w	r3, lr, r3
 124:	fa0e fc0c 	lsl.w	ip, lr, ip
 128:	430a      	orrs	r2, r1
 12a:	431a      	orrs	r2, r3
 12c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 130:	19ad      	adds	r5, r5, r6
 132:	f04f 0e00 	mov.w	lr, #0
 136:	f180 81fa 	bvs.w	52e <__divdc3+0x52e>
 13a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 13e:	f004 4300 	and.w	r3, r4, #2147483648	; 0x80000000
 142:	46f0      	mov	r8, lr
 144:	428d      	cmp	r5, r1
 146:	f300 81f9 	bgt.w	53c <__divdc3+0x53c>
 14a:	2d00      	cmp	r5, #0
 14c:	f340 8237 	ble.w	5be <__divdc3+0x5be>
 150:	4313      	orrs	r3, r2
 152:	4660      	mov	r0, ip
 154:	ea43 5105 	orr.w	r1, r3, r5, lsl #20
 158:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 15c:	2300      	movs	r3, #0
 15e:	2200      	movs	r2, #0
 160:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 164:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
 168:	e9d7 531a 	ldrd	r5, r3, [r7, #104]	; 0x68
 16c:	f3c3 540a 	ubfx	r4, r3, #20, #11
 170:	2800      	cmp	r0, #0
 172:	d179      	bne.n	268 <__divdc3+0x268>
 174:	f240 72ff 	movw	r2, #2047	; 0x7ff
 178:	4294      	cmp	r4, r2
 17a:	d075      	beq.n	268 <__divdc3+0x268>
 17c:	46ac      	mov	ip, r5
 17e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 182:	b9d4      	cbnz	r4, 1ba <__divdc3+0x1ba>
 184:	4620      	mov	r0, r4
 186:	4611      	mov	r1, r2
 188:	4301      	orrs	r1, r0
 18a:	f000 81f8 	beq.w	57e <__divdc3+0x57e>
 18e:	fab2 f482 	clz	r4, r2
 192:	f1a4 0c0b 	sub.w	ip, r4, #11
 196:	f1a4 002b 	sub.w	r0, r4, #43	; 0x2b
 19a:	f1c4 012b 	rsb	r1, r4, #43	; 0x2b
 19e:	f1c4 040c 	rsb	r4, r4, #12
 1a2:	fa02 f20c 	lsl.w	r2, r2, ip
 1a6:	fa05 f000 	lsl.w	r0, r5, r0
 1aa:	fa25 f101 	lsr.w	r1, r5, r1
 1ae:	fa05 fc0c 	lsl.w	ip, r5, ip
 1b2:	4302      	orrs	r2, r0
 1b4:	430a      	orrs	r2, r1
 1b6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 1ba:	19a4      	adds	r4, r4, r6
 1bc:	f04f 0500 	mov.w	r5, #0
 1c0:	f180 8454 	bvs.w	a6c <__divdc3+0xa6c>
 1c4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 1c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 1cc:	46ae      	mov	lr, r5
 1ce:	428c      	cmp	r4, r1
 1d0:	f340 817d 	ble.w	4ce <__divdc3+0x4ce>
 1d4:	f043 41ff 	orr.w	r1, r3, #2139095040	; 0x7f800000
 1d8:	4670      	mov	r0, lr
 1da:	4672      	mov	r2, lr
 1dc:	f441 01c0 	orr.w	r1, r1, #6291456	; 0x600000
 1e0:	460b      	mov	r3, r1
 1e2:	f7ff fffe 	bl	0 <__aeabi_dadd>
 1e6:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
 1ea:	e03d      	b.n	268 <__divdc3+0x268>
 1ec:	46ab      	mov	fp, r5
 1ee:	f240 73ff 	movw	r3, #2047	; 0x7ff
 1f2:	46a2      	mov	sl, r4
 1f4:	f3cb 550a 	ubfx	r5, fp, #20, #11
 1f8:	465c      	mov	r4, fp
 1fa:	4656      	mov	r6, sl
 1fc:	429d      	cmp	r5, r3
 1fe:	f47f af2c 	bne.w	5a <__divdc3+0x5a>
 202:	2c00      	cmp	r4, #0
 204:	f280 8180 	bge.w	508 <__divdc3+0x508>
 208:	4652      	mov	r2, sl
 20a:	465b      	mov	r3, fp
 20c:	4650      	mov	r0, sl
 20e:	4659      	mov	r1, fp
 210:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
 214:	fab0 f580 	clz	r5, r0
 218:	096d      	lsrs	r5, r5, #5
 21a:	2800      	cmp	r0, #0
 21c:	f000 8174 	beq.w	508 <__divdc3+0x508>
 220:	465b      	mov	r3, fp
 222:	4652      	mov	r2, sl
 224:	4650      	mov	r0, sl
 226:	4659      	mov	r1, fp
 228:	ed9f 7b07 	vldr	d7, [pc, #28]	; 248 <__divdc3+0x248>
 22c:	ed87 7b02 	vstr	d7, [r7, #8]
 230:	f8c7 a008 	str.w	sl, [r7, #8]
 234:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 238:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 23c:	60fb      	str	r3, [r7, #12]
 23e:	b908      	cbnz	r0, 244 <__divdc3+0x244>
 240:	f04f 0501 	mov.w	r5, #1
 244:	b2ed      	uxtb	r5, r5
 246:	e720      	b.n	8a <__divdc3+0x8a>
	...
 250:	7fefffff 	.word	0x7fefffff
 254:	ed9f 7bce 	vldr	d7, [pc, #824]	; 590 <__divdc3+0x590>
 258:	2600      	movs	r6, #0
 25a:	f04f 0a00 	mov.w	sl, #0
 25e:	f8df b338 	ldr.w	fp, [pc, #824]	; 598 <__divdc3+0x598>
 262:	603e      	str	r6, [r7, #0]
 264:	ed87 7b02 	vstr	d7, [r7, #8]
 268:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 26c:	4610      	mov	r0, r2
 26e:	4619      	mov	r1, r3
 270:	f7ff fffe 	bl	0 <__aeabi_dmul>
 274:	4604      	mov	r4, r0
 276:	460d      	mov	r5, r1
 278:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 27c:	4610      	mov	r0, r2
 27e:	4619      	mov	r1, r3
 280:	f7ff fffe 	bl	0 <__aeabi_dmul>
 284:	4602      	mov	r2, r0
 286:	460b      	mov	r3, r1
 288:	4620      	mov	r0, r4
 28a:	4629      	mov	r1, r5
 28c:	f7ff fffe 	bl	0 <__aeabi_dadd>
 290:	4604      	mov	r4, r0
 292:	460d      	mov	r5, r1
 294:	46a0      	mov	r8, r4
 296:	46a9      	mov	r9, r5
 298:	ec53 2b18 	vmov	r2, r3, d8
 29c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 2a0:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2a4:	4604      	mov	r4, r0
 2a6:	460d      	mov	r5, r1
 2a8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 2ac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 2b0:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2b4:	4602      	mov	r2, r0
 2b6:	460b      	mov	r3, r1
 2b8:	4620      	mov	r0, r4
 2ba:	4629      	mov	r1, r5
 2bc:	f7ff fffe 	bl	0 <__aeabi_dadd>
 2c0:	4642      	mov	r2, r8
 2c2:	464b      	mov	r3, r9
 2c4:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 2c8:	460d      	mov	r5, r1
 2ca:	4604      	mov	r4, r0
 2cc:	2300      	movs	r3, #0
 2ce:	2200      	movs	r2, #0
 2d0:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
 2d4:	46ae      	mov	lr, r5
 2d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 2da:	ec49 8b19 	vmov	d9, r8, r9
 2de:	46a0      	mov	r8, r4
 2e0:	bbc0      	cbnz	r0, 354 <__divdc3+0x354>
 2e2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 2e6:	4293      	cmp	r3, r2
 2e8:	d034      	beq.n	354 <__divdc3+0x354>
 2ea:	46a4      	mov	ip, r4
 2ec:	f3c5 0213 	ubfx	r2, r5, #0, #20
 2f0:	b9e3      	cbnz	r3, 32c <__divdc3+0x32c>
 2f2:	4618      	mov	r0, r3
 2f4:	4611      	mov	r1, r2
 2f6:	ea50 0301 	orrs.w	r3, r0, r1
 2fa:	f040 80e5 	bne.w	4c8 <__divdc3+0x4c8>
 2fe:	fab4 f384 	clz	r3, r4
 302:	3320      	adds	r3, #32
 304:	f1a3 0c0b 	sub.w	ip, r3, #11
 308:	f1a3 002b 	sub.w	r0, r3, #43	; 0x2b
 30c:	f1c3 012b 	rsb	r1, r3, #43	; 0x2b
 310:	f1c3 030c 	rsb	r3, r3, #12
 314:	fa02 f20c 	lsl.w	r2, r2, ip
 318:	fa08 f000 	lsl.w	r0, r8, r0
 31c:	fa28 f101 	lsr.w	r1, r8, r1
 320:	fa08 fc0c 	lsl.w	ip, r8, ip
 324:	4302      	orrs	r2, r0
 326:	430a      	orrs	r2, r1
 328:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 32c:	1999      	adds	r1, r3, r6
 32e:	f04f 0400 	mov.w	r4, #0
 332:	f180 8094 	bvs.w	45e <__divdc3+0x45e>
 336:	f240 70fe 	movw	r0, #2046	; 0x7fe
 33a:	f00e 4300 	and.w	r3, lr, #2147483648	; 0x80000000
 33e:	4625      	mov	r5, r4
 340:	4281      	cmp	r1, r0
 342:	f300 8093 	bgt.w	46c <__divdc3+0x46c>
 346:	2900      	cmp	r1, #0
 348:	f340 80ca 	ble.w	4e0 <__divdc3+0x4e0>
 34c:	4313      	orrs	r3, r2
 34e:	4664      	mov	r4, ip
 350:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 354:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 358:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 35c:	f7ff fffe 	bl	0 <__aeabi_dmul>
 360:	4680      	mov	r8, r0
 362:	4689      	mov	r9, r1
 364:	ec53 2b18 	vmov	r2, r3, d8
 368:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 36c:	f7ff fffe 	bl	0 <__aeabi_dmul>
 370:	4602      	mov	r2, r0
 372:	460b      	mov	r3, r1
 374:	4640      	mov	r0, r8
 376:	4649      	mov	r1, r9
 378:	f7ff fffe 	bl	0 <__aeabi_dsub>
 37c:	ec53 2b19 	vmov	r2, r3, d9
 380:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 384:	4680      	mov	r8, r0
 386:	4689      	mov	r9, r1
 388:	2200      	movs	r2, #0
 38a:	2300      	movs	r3, #0
 38c:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
 390:	46ce      	mov	lr, r9
 392:	4642      	mov	r2, r8
 394:	f3c9 5c0a 	ubfx	ip, r9, #20, #11
 398:	f8c7 8018 	str.w	r8, [r7, #24]
 39c:	2800      	cmp	r0, #0
 39e:	d140      	bne.n	422 <__divdc3+0x422>
 3a0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 3a4:	459c      	cmp	ip, r3
 3a6:	d03c      	beq.n	422 <__divdc3+0x422>
 3a8:	f3c9 0113 	ubfx	r1, r9, #0, #20
 3ac:	f1bc 0f00 	cmp.w	ip, #0
 3b0:	d11e      	bne.n	3f0 <__divdc3+0x3f0>
 3b2:	4662      	mov	r2, ip
 3b4:	460b      	mov	r3, r1
 3b6:	4313      	orrs	r3, r2
 3b8:	f040 8083 	bne.w	4c2 <__divdc3+0x4c2>
 3bc:	69bb      	ldr	r3, [r7, #24]
 3be:	fab3 fc83 	clz	ip, r3
 3c2:	f10c 0c20 	add.w	ip, ip, #32
 3c6:	f1ac 020b 	sub.w	r2, ip, #11
 3ca:	69bb      	ldr	r3, [r7, #24]
 3cc:	f1ac 002b 	sub.w	r0, ip, #43	; 0x2b
 3d0:	f1cc 082b 	rsb	r8, ip, #43	; 0x2b
 3d4:	4091      	lsls	r1, r2
 3d6:	f1cc 0c0c 	rsb	ip, ip, #12
 3da:	fa03 f000 	lsl.w	r0, r3, r0
 3de:	fa23 f808 	lsr.w	r8, r3, r8
 3e2:	fa03 f202 	lsl.w	r2, r3, r2
 3e6:	4301      	orrs	r1, r0
 3e8:	ea41 0108 	orr.w	r1, r1, r8
 3ec:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 3f0:	eb1c 0606 	adds.w	r6, ip, r6
 3f4:	f04f 0000 	mov.w	r0, #0
 3f8:	f180 831e 	bvs.w	a38 <__divdc3+0xa38>
 3fc:	f240 78fe 	movw	r8, #2046	; 0x7fe
 400:	f00e 4300 	and.w	r3, lr, #2147483648	; 0x80000000
 404:	4684      	mov	ip, r0
 406:	4546      	cmp	r6, r8
 408:	f340 808a 	ble.w	520 <__divdc3+0x520>
 40c:	f043 41ff 	orr.w	r1, r3, #2139095040	; 0x7f800000
 410:	4660      	mov	r0, ip
 412:	4662      	mov	r2, ip
 414:	f441 01c0 	orr.w	r1, r1, #6291456	; 0x600000
 418:	460b      	mov	r3, r1
 41a:	f7ff fffe 	bl	0 <__aeabi_dadd>
 41e:	4680      	mov	r8, r0
 420:	4689      	mov	r9, r1
 422:	4622      	mov	r2, r4
 424:	462b      	mov	r3, r5
 426:	4620      	mov	r0, r4
 428:	4629      	mov	r1, r5
 42a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 42e:	b140      	cbz	r0, 442 <__divdc3+0x442>
 430:	4642      	mov	r2, r8
 432:	464b      	mov	r3, r9
 434:	4640      	mov	r0, r8
 436:	4649      	mov	r1, r9
 438:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 43c:	2800      	cmp	r0, #0
 43e:	f040 80cf 	bne.w	5e0 <__divdc3+0x5e0>
 442:	6978      	ldr	r0, [r7, #20]
 444:	3724      	adds	r7, #36	; 0x24
 446:	e9c0 4500 	strd	r4, r5, [r0]
 44a:	e9c0 8902 	strd	r8, r9, [r0, #8]
 44e:	46bd      	mov	sp, r7
 450:	ecbd 8b04 	vpop	{d8-d9}
 454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 458:	2600      	movs	r6, #0
 45a:	603e      	str	r6, [r7, #0]
 45c:	e704      	b.n	268 <__divdc3+0x268>
 45e:	683b      	ldr	r3, [r7, #0]
 460:	2b00      	cmp	r3, #0
 462:	f300 82e3 	bgt.w	a2c <__divdc3+0xa2c>
 466:	4625      	mov	r5, r4
 468:	f00e 4300 	and.w	r3, lr, #2147483648	; 0x80000000
 46c:	f043 41ff 	orr.w	r1, r3, #2139095040	; 0x7f800000
 470:	4628      	mov	r0, r5
 472:	462a      	mov	r2, r5
 474:	f441 01c0 	orr.w	r1, r1, #6291456	; 0x600000
 478:	460b      	mov	r3, r1
 47a:	f7ff fffe 	bl	0 <__aeabi_dadd>
 47e:	4604      	mov	r4, r0
 480:	460d      	mov	r5, r1
 482:	e767      	b.n	354 <__divdc3+0x354>
 484:	f02b 4400 	bic.w	r4, fp, #2147483648	; 0x80000000
 488:	462a      	mov	r2, r5
 48a:	4623      	mov	r3, r4
 48c:	4313      	orrs	r3, r2
 48e:	d138      	bne.n	502 <__divdc3+0x502>
 490:	faba f38a 	clz	r3, sl
 494:	3320      	adds	r3, #32
 496:	f1a3 000b 	sub.w	r0, r3, #11
 49a:	f1a3 022b 	sub.w	r2, r3, #43	; 0x2b
 49e:	f1c3 032b 	rsb	r3, r3, #43	; 0x2b
 4a2:	2501      	movs	r5, #1
 4a4:	4084      	lsls	r4, r0
 4a6:	fa06 f202 	lsl.w	r2, r6, r2
 4aa:	fa26 f303 	lsr.w	r3, r6, r3
 4ae:	4314      	orrs	r4, r2
 4b0:	431c      	orrs	r4, r3
 4b2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 4b6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 4ba:	1a20      	subs	r0, r4, r0
 4bc:	e5dc      	b.n	78 <__divdc3+0x78>
 4be:	4604      	mov	r4, r0
 4c0:	e5f7      	b.n	b2 <__divdc3+0xb2>
 4c2:	fab1 fc81 	clz	ip, r1
 4c6:	e77e      	b.n	3c6 <__divdc3+0x3c6>
 4c8:	fab2 f382 	clz	r3, r2
 4cc:	e71a      	b.n	304 <__divdc3+0x304>
 4ce:	2c00      	cmp	r4, #0
 4d0:	dd64      	ble.n	59c <__divdc3+0x59c>
 4d2:	4313      	orrs	r3, r2
 4d4:	4660      	mov	r0, ip
 4d6:	ea43 5104 	orr.w	r1, r3, r4, lsl #20
 4da:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
 4de:	e6c3      	b.n	268 <__divdc3+0x268>
 4e0:	f201 35fe 	addw	r5, r1, #1022	; 0x3fe
 4e4:	4620      	mov	r0, r4
 4e6:	2d01      	cmp	r5, #1
 4e8:	bfb8      	it	lt
 4ea:	2501      	movlt	r5, #1
 4ec:	0529      	lsls	r1, r5, #20
 4ee:	4313      	orrs	r3, r2
 4f0:	4662      	mov	r2, ip
 4f2:	f443 1580 	orr.w	r5, r3, #1048576	; 0x100000
 4f6:	462b      	mov	r3, r5
 4f8:	f7ff fffe 	bl	0 <__aeabi_dmul>
 4fc:	4604      	mov	r4, r0
 4fe:	460d      	mov	r5, r1
 500:	e728      	b.n	354 <__divdc3+0x354>
 502:	fab4 f384 	clz	r3, r4
 506:	e7c6      	b.n	496 <__divdc3+0x496>
 508:	4652      	mov	r2, sl
 50a:	465b      	mov	r3, fp
 50c:	4650      	mov	r0, sl
 50e:	4659      	mov	r1, fp
 510:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 514:	fab0 f580 	clz	r5, r0
 518:	e9c7 ab02 	strd	sl, fp, [r7, #8]
 51c:	096d      	lsrs	r5, r5, #5
 51e:	e5b4      	b.n	8a <__divdc3+0x8a>
 520:	2e00      	cmp	r6, #0
 522:	dd17      	ble.n	554 <__divdc3+0x554>
 524:	430b      	orrs	r3, r1
 526:	4690      	mov	r8, r2
 528:	ea43 5906 	orr.w	r9, r3, r6, lsl #20
 52c:	e779      	b.n	422 <__divdc3+0x422>
 52e:	683b      	ldr	r3, [r7, #0]
 530:	2b00      	cmp	r3, #0
 532:	f300 8295 	bgt.w	a60 <__divdc3+0xa60>
 536:	46f0      	mov	r8, lr
 538:	f004 4300 	and.w	r3, r4, #2147483648	; 0x80000000
 53c:	f043 41ff 	orr.w	r1, r3, #2139095040	; 0x7f800000
 540:	4640      	mov	r0, r8
 542:	4642      	mov	r2, r8
 544:	f441 01c0 	orr.w	r1, r1, #6291456	; 0x600000
 548:	460b      	mov	r3, r1
 54a:	f7ff fffe 	bl	0 <__aeabi_dadd>
 54e:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 552:	e603      	b.n	15c <__divdc3+0x15c>
 554:	f206 36fe 	addw	r6, r6, #1022	; 0x3fe
 558:	4680      	mov	r8, r0
 55a:	2e01      	cmp	r6, #1
 55c:	bfb8      	it	lt
 55e:	2601      	movlt	r6, #1
 560:	ea4f 5906 	mov.w	r9, r6, lsl #20
 564:	e9c7 8906 	strd	r8, r9, [r7, #24]
 568:	430b      	orrs	r3, r1
 56a:	f443 1980 	orr.w	r9, r3, #1048576	; 0x100000
 56e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 572:	464b      	mov	r3, r9
 574:	f7ff fffe 	bl	0 <__aeabi_dmul>
 578:	4680      	mov	r8, r0
 57a:	4689      	mov	r9, r1
 57c:	e751      	b.n	422 <__divdc3+0x422>
 57e:	fab5 f485 	clz	r4, r5
 582:	3420      	adds	r4, #32
 584:	e605      	b.n	192 <__divdc3+0x192>
 586:	fabe f58e 	clz	r5, lr
 58a:	3520      	adds	r5, #32
 58c:	e5bc      	b.n	108 <__divdc3+0x108>
 58e:	bf00      	nop
 590:	00000000 	.word	0x00000000
 594:	fff00000 	.word	0xfff00000
 598:	7ff00000 	.word	0x7ff00000
 59c:	f204 34fe 	addw	r4, r4, #1022	; 0x3fe
 5a0:	4628      	mov	r0, r5
 5a2:	2c01      	cmp	r4, #1
 5a4:	bfb8      	it	lt
 5a6:	2401      	movlt	r4, #1
 5a8:	0521      	lsls	r1, r4, #20
 5aa:	4313      	orrs	r3, r2
 5ac:	4662      	mov	r2, ip
 5ae:	f443 1580 	orr.w	r5, r3, #1048576	; 0x100000
 5b2:	462b      	mov	r3, r5
 5b4:	f7ff fffe 	bl	0 <__aeabi_dmul>
 5b8:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
 5bc:	e654      	b.n	268 <__divdc3+0x268>
 5be:	f205 35fe 	addw	r5, r5, #1022	; 0x3fe
 5c2:	4670      	mov	r0, lr
 5c4:	2d01      	cmp	r5, #1
 5c6:	bfb8      	it	lt
 5c8:	2501      	movlt	r5, #1
 5ca:	0529      	lsls	r1, r5, #20
 5cc:	4313      	orrs	r3, r2
 5ce:	4662      	mov	r2, ip
 5d0:	f443 1580 	orr.w	r5, r3, #1048576	; 0x100000
 5d4:	462b      	mov	r3, r5
 5d6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 5da:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 5de:	e5bd      	b.n	15c <__divdc3+0x15c>
 5e0:	2200      	movs	r2, #0
 5e2:	2300      	movs	r3, #0
 5e4:	ec51 0b19 	vmov	r0, r1, d9
 5e8:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
 5ec:	b1c8      	cbz	r0, 622 <__divdc3+0x622>
 5ee:	ee18 2a10 	vmov	r2, s16
 5f2:	ec51 0b18 	vmov	r0, r1, d8
 5f6:	460b      	mov	r3, r1
 5f8:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 5fc:	fab0 f680 	clz	r6, r0
 600:	0976      	lsrs	r6, r6, #5
 602:	2800      	cmp	r0, #0
 604:	f000 81f0 	beq.w	9e8 <__divdc3+0x9e8>
 608:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 60c:	4610      	mov	r0, r2
 60e:	4619      	mov	r1, r3
 610:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 614:	b908      	cbnz	r0, 61a <__divdc3+0x61a>
 616:	f04f 0601 	mov.w	r6, #1
 61a:	f016 0fff 	tst.w	r6, #255	; 0xff
 61e:	f040 81e3 	bne.w	9e8 <__divdc3+0x9e8>
 622:	eeb0 7a48 	vmov.f32	s14, s16
 626:	eef0 7a68 	vmov.f32	s15, s17
 62a:	ed87 8a06 	vstr	s16, [r7, #24]
 62e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 632:	4b7b      	ldr	r3, [pc, #492]	; (820 <__divdc3+0x820>)
 634:	ee17 1a90 	vmov	r1, s15
 638:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 63c:	61f9      	str	r1, [r7, #28]
 63e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 642:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 646:	b938      	cbnz	r0, 658 <__divdc3+0x658>
 648:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 64c:	4b74      	ldr	r3, [pc, #464]	; (820 <__divdc3+0x820>)
 64e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 652:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 656:	b1c8      	cbz	r0, 68c <__divdc3+0x68c>
 658:	6db9      	ldr	r1, [r7, #88]	; 0x58
 65a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 65e:	4b70      	ldr	r3, [pc, #448]	; (820 <__divdc3+0x820>)
 660:	6039      	str	r1, [r7, #0]
 662:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 668:	6079      	str	r1, [r7, #4]
 66a:	e9d7 0100 	ldrd	r0, r1, [r7]
 66e:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 672:	2800      	cmp	r0, #0
 674:	f040 80da 	bne.w	82c <__divdc3+0x82c>
 678:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 67c:	4b68      	ldr	r3, [pc, #416]	; (820 <__divdc3+0x820>)
 67e:	e9d7 0100 	ldrd	r0, r1, [r7]
 682:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 686:	2800      	cmp	r0, #0
 688:	f040 80d0 	bne.w	82c <__divdc3+0x82c>
 68c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 68e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 692:	4b63      	ldr	r3, [pc, #396]	; (820 <__divdc3+0x820>)
 694:	f04f 0601 	mov.w	r6, #1
 698:	6039      	str	r1, [r7, #0]
 69a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 69c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 6a0:	6079      	str	r1, [r7, #4]
 6a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 6a6:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 6aa:	b940      	cbnz	r0, 6be <__divdc3+0x6be>
 6ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 6b0:	4b5b      	ldr	r3, [pc, #364]	; (820 <__divdc3+0x820>)
 6b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 6b6:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 6ba:	b900      	cbnz	r0, 6be <__divdc3+0x6be>
 6bc:	4606      	mov	r6, r0
 6be:	f016 0fff 	tst.w	r6, #255	; 0xff
 6c2:	f000 80b3 	beq.w	82c <__divdc3+0x82c>
 6c6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 6ca:	4610      	mov	r0, r2
 6cc:	4619      	mov	r1, r3
 6ce:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 6d2:	2800      	cmp	r0, #0
 6d4:	f040 80aa 	bne.w	82c <__divdc3+0x82c>
 6d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 6da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 6de:	4b50      	ldr	r3, [pc, #320]	; (820 <__divdc3+0x820>)
 6e0:	f04f 0601 	mov.w	r6, #1
 6e4:	6039      	str	r1, [r7, #0]
 6e6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 6e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 6ec:	6079      	str	r1, [r7, #4]
 6ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 6f2:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 6f6:	b940      	cbnz	r0, 70a <__divdc3+0x70a>
 6f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 6fc:	4b48      	ldr	r3, [pc, #288]	; (820 <__divdc3+0x820>)
 6fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 702:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 706:	b900      	cbnz	r0, 70a <__divdc3+0x70a>
 708:	4606      	mov	r6, r0
 70a:	f016 0fff 	tst.w	r6, #255	; 0xff
 70e:	f000 808d 	beq.w	82c <__divdc3+0x82c>
 712:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 716:	4610      	mov	r0, r2
 718:	4619      	mov	r1, r3
 71a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 71e:	2800      	cmp	r0, #0
 720:	f040 8084 	bne.w	82c <__divdc3+0x82c>
 724:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 728:	4b3d      	ldr	r3, [pc, #244]	; (820 <__divdc3+0x820>)
 72a:	f04f 0800 	mov.w	r8, #0
 72e:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 732:	4620      	mov	r0, r4
 734:	4629      	mov	r1, r5
 736:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 73a:	2800      	cmp	r0, #0
 73c:	f040 8173 	bne.w	a26 <__divdc3+0xa26>
 740:	4620      	mov	r0, r4
 742:	4629      	mov	r1, r5
 744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 748:	4b35      	ldr	r3, [pc, #212]	; (820 <__divdc3+0x820>)
 74a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 74e:	2800      	cmp	r0, #0
 750:	f040 8169 	bne.w	a26 <__divdc3+0xa26>
 754:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 824 <__divdc3+0x824>
 758:	ee18 3a90 	vmov	r3, s17
 75c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 75e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 760:	46c2      	mov	sl, r8
 762:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 766:	f022 4500 	bic.w	r5, r2, #2147483648	; 0x80000000
 76a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 76e:	4620      	mov	r0, r4
 770:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 774:	ea43 0b01 	orr.w	fp, r3, r1
 778:	4629      	mov	r1, r5
 77a:	4b29      	ldr	r3, [pc, #164]	; (820 <__divdc3+0x820>)
 77c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 780:	2800      	cmp	r0, #0
 782:	f040 814d 	bne.w	a20 <__divdc3+0xa20>
 786:	4620      	mov	r0, r4
 788:	4629      	mov	r1, r5
 78a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 78e:	4b24      	ldr	r3, [pc, #144]	; (820 <__divdc3+0x820>)
 790:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 794:	2800      	cmp	r0, #0
 796:	f040 8143 	bne.w	a20 <__divdc3+0xa20>
 79a:	2200      	movs	r2, #0
 79c:	4b21      	ldr	r3, [pc, #132]	; (824 <__divdc3+0x824>)
 79e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 7a0:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 7a4:	4690      	mov	r8, r2
 7a6:	465b      	mov	r3, fp
 7a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 7ac:	4652      	mov	r2, sl
 7ae:	ea40 0901 	orr.w	r9, r0, r1
 7b2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 7b6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 7ba:	4604      	mov	r4, r0
 7bc:	460d      	mov	r5, r1
 7be:	4642      	mov	r2, r8
 7c0:	464b      	mov	r3, r9
 7c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 7c6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 7ca:	4602      	mov	r2, r0
 7cc:	460b      	mov	r3, r1
 7ce:	4620      	mov	r0, r4
 7d0:	4629      	mov	r1, r5
 7d2:	f7ff fffe 	bl	0 <__aeabi_dadd>
 7d6:	2200      	movs	r2, #0
 7d8:	4b13      	ldr	r3, [pc, #76]	; (828 <__divdc3+0x828>)
 7da:	f7ff fffe 	bl	0 <__aeabi_dmul>
 7de:	4604      	mov	r4, r0
 7e0:	460d      	mov	r5, r1
 7e2:	4642      	mov	r2, r8
 7e4:	464b      	mov	r3, r9
 7e6:	46a0      	mov	r8, r4
 7e8:	46a9      	mov	r9, r5
 7ea:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 7ee:	f7ff fffe 	bl	0 <__aeabi_dmul>
 7f2:	4604      	mov	r4, r0
 7f4:	460d      	mov	r5, r1
 7f6:	4652      	mov	r2, sl
 7f8:	465b      	mov	r3, fp
 7fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 7fe:	f7ff fffe 	bl	0 <__aeabi_dmul>
 802:	4602      	mov	r2, r0
 804:	460b      	mov	r3, r1
 806:	4620      	mov	r0, r4
 808:	4629      	mov	r1, r5
 80a:	4644      	mov	r4, r8
 80c:	f7ff fffe 	bl	0 <__aeabi_dsub>
 810:	2200      	movs	r2, #0
 812:	4b05      	ldr	r3, [pc, #20]	; (828 <__divdc3+0x828>)
 814:	464d      	mov	r5, r9
 816:	f7ff fffe 	bl	0 <__aeabi_dmul>
 81a:	4680      	mov	r8, r0
 81c:	4689      	mov	r9, r1
 81e:	e610      	b.n	442 <__divdc3+0x442>
 820:	7fefffff 	.word	0x7fefffff
 824:	3ff00000 	.word	0x3ff00000
 828:	7ff00000 	.word	0x7ff00000
 82c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 830:	4b97      	ldr	r3, [pc, #604]	; (a90 <__divdc3+0xa90>)
 832:	4650      	mov	r0, sl
 834:	4659      	mov	r1, fp
 836:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 83a:	2800      	cmp	r0, #0
 83c:	f47f ae01 	bne.w	442 <__divdc3+0x442>
 840:	4650      	mov	r0, sl
 842:	4659      	mov	r1, fp
 844:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 848:	4b91      	ldr	r3, [pc, #580]	; (a90 <__divdc3+0xa90>)
 84a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 84e:	2800      	cmp	r0, #0
 850:	f47f adf7 	bne.w	442 <__divdc3+0x442>
 854:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 858:	4b8d      	ldr	r3, [pc, #564]	; (a90 <__divdc3+0xa90>)
 85a:	f04f 0601 	mov.w	r6, #1
 85e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 862:	4650      	mov	r0, sl
 864:	4659      	mov	r1, fp
 866:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 86a:	b940      	cbnz	r0, 87e <__divdc3+0x87e>
 86c:	4650      	mov	r0, sl
 86e:	4659      	mov	r1, fp
 870:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 874:	4b86      	ldr	r3, [pc, #536]	; (a90 <__divdc3+0xa90>)
 876:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 87a:	b900      	cbnz	r0, 87e <__divdc3+0x87e>
 87c:	4606      	mov	r6, r0
 87e:	2200      	movs	r2, #0
 880:	2300      	movs	r3, #0
 882:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 886:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
 88a:	2800      	cmp	r0, #0
 88c:	bf0c      	ite	eq
 88e:	2000      	moveq	r0, #0
 890:	f006 0001 	andne.w	r0, r6, #1
 894:	2800      	cmp	r0, #0
 896:	f43f add4 	beq.w	442 <__divdc3+0x442>
 89a:	ee18 2a10 	vmov	r2, s16
 89e:	ec51 0b18 	vmov	r0, r1, d8
 8a2:	460b      	mov	r3, r1
 8a4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 8a8:	2800      	cmp	r0, #0
 8aa:	f47f adca 	bne.w	442 <__divdc3+0x442>
 8ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8b2:	4b77      	ldr	r3, [pc, #476]	; (a90 <__divdc3+0xa90>)
 8b4:	f04f 0601 	mov.w	r6, #1
 8b8:	e9d7 a116 	ldrd	sl, r1, [r7, #88]	; 0x58
 8bc:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
 8c0:	4650      	mov	r0, sl
 8c2:	4659      	mov	r1, fp
 8c4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 8c8:	b940      	cbnz	r0, 8dc <__divdc3+0x8dc>
 8ca:	4650      	mov	r0, sl
 8cc:	4659      	mov	r1, fp
 8ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8d2:	4b6f      	ldr	r3, [pc, #444]	; (a90 <__divdc3+0xa90>)
 8d4:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 8d8:	b900      	cbnz	r0, 8dc <__divdc3+0x8dc>
 8da:	4606      	mov	r6, r0
 8dc:	f016 0fff 	tst.w	r6, #255	; 0xff
 8e0:	f43f adaf 	beq.w	442 <__divdc3+0x442>
 8e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8e8:	4610      	mov	r0, r2
 8ea:	4619      	mov	r1, r3
 8ec:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 8f0:	2800      	cmp	r0, #0
 8f2:	f47f ada6 	bne.w	442 <__divdc3+0x442>
 8f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8fa:	4b65      	ldr	r3, [pc, #404]	; (a90 <__divdc3+0xa90>)
 8fc:	f04f 0a00 	mov.w	sl, #0
 900:	e9d7 4118 	ldrd	r4, r1, [r7, #96]	; 0x60
 904:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 908:	4620      	mov	r0, r4
 90a:	4629      	mov	r1, r5
 90c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 910:	2800      	cmp	r0, #0
 912:	f040 80a2 	bne.w	a5a <__divdc3+0xa5a>
 916:	4620      	mov	r0, r4
 918:	4629      	mov	r1, r5
 91a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 91e:	4b5c      	ldr	r3, [pc, #368]	; (a90 <__divdc3+0xa90>)
 920:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 924:	2800      	cmp	r0, #0
 926:	f040 8098 	bne.w	a5a <__divdc3+0xa5a>
 92a:	f8df b168 	ldr.w	fp, [pc, #360]	; a94 <__divdc3+0xa94>
 92e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 930:	46d0      	mov	r8, sl
 932:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 934:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 938:	6ebc      	ldr	r4, [r7, #104]	; 0x68
 93a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 93e:	f022 4500 	bic.w	r5, r2, #2147483648	; 0x80000000
 942:	4620      	mov	r0, r4
 944:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 948:	ea43 0901 	orr.w	r9, r3, r1
 94c:	4629      	mov	r1, r5
 94e:	4b50      	ldr	r3, [pc, #320]	; (a90 <__divdc3+0xa90>)
 950:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 954:	2800      	cmp	r0, #0
 956:	d17d      	bne.n	a54 <__divdc3+0xa54>
 958:	4620      	mov	r0, r4
 95a:	4629      	mov	r1, r5
 95c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 960:	4b4b      	ldr	r3, [pc, #300]	; (a90 <__divdc3+0xa90>)
 962:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 966:	2800      	cmp	r0, #0
 968:	d174      	bne.n	a54 <__divdc3+0xa54>
 96a:	2200      	movs	r2, #0
 96c:	4b49      	ldr	r3, [pc, #292]	; (a94 <__divdc3+0xa94>)
 96e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 970:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 974:	4692      	mov	sl, r2
 976:	464b      	mov	r3, r9
 978:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 97c:	4642      	mov	r2, r8
 97e:	ea40 0b01 	orr.w	fp, r0, r1
 982:	ec51 0b18 	vmov	r0, r1, d8
 986:	f7ff fffe 	bl	0 <__aeabi_dmul>
 98a:	4604      	mov	r4, r0
 98c:	460d      	mov	r5, r1
 98e:	4652      	mov	r2, sl
 990:	465b      	mov	r3, fp
 992:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 996:	f7ff fffe 	bl	0 <__aeabi_dmul>
 99a:	4602      	mov	r2, r0
 99c:	460b      	mov	r3, r1
 99e:	4620      	mov	r0, r4
 9a0:	4629      	mov	r1, r5
 9a2:	f7ff fffe 	bl	0 <__aeabi_dadd>
 9a6:	2200      	movs	r2, #0
 9a8:	2300      	movs	r3, #0
 9aa:	f7ff fffe 	bl	0 <__aeabi_dmul>
 9ae:	4642      	mov	r2, r8
 9b0:	464b      	mov	r3, r9
 9b2:	4604      	mov	r4, r0
 9b4:	460d      	mov	r5, r1
 9b6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 9ba:	f7ff fffe 	bl	0 <__aeabi_dmul>
 9be:	4680      	mov	r8, r0
 9c0:	4689      	mov	r9, r1
 9c2:	4652      	mov	r2, sl
 9c4:	465b      	mov	r3, fp
 9c6:	ec51 0b18 	vmov	r0, r1, d8
 9ca:	f7ff fffe 	bl	0 <__aeabi_dmul>
 9ce:	4602      	mov	r2, r0
 9d0:	460b      	mov	r3, r1
 9d2:	4640      	mov	r0, r8
 9d4:	4649      	mov	r1, r9
 9d6:	f7ff fffe 	bl	0 <__aeabi_dsub>
 9da:	2200      	movs	r2, #0
 9dc:	2300      	movs	r3, #0
 9de:	f7ff fffe 	bl	0 <__aeabi_dmul>
 9e2:	4680      	mov	r8, r0
 9e4:	4689      	mov	r9, r1
 9e6:	e52c      	b.n	442 <__divdc3+0x442>
 9e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 9ea:	f04f 0800 	mov.w	r8, #0
 9ee:	f8df 90a8 	ldr.w	r9, [pc, #168]	; a98 <__divdc3+0xa98>
 9f2:	2b00      	cmp	r3, #0
 9f4:	da03      	bge.n	9fe <__divdc3+0x9fe>
 9f6:	f04f 0800 	mov.w	r8, #0
 9fa:	f8df 90a0 	ldr.w	r9, [pc, #160]	; a9c <__divdc3+0xa9c>
 9fe:	4640      	mov	r0, r8
 a00:	4649      	mov	r1, r9
 a02:	ec53 2b18 	vmov	r2, r3, d8
 a06:	f7ff fffe 	bl	0 <__aeabi_dmul>
 a0a:	4604      	mov	r4, r0
 a0c:	460d      	mov	r5, r1
 a0e:	4640      	mov	r0, r8
 a10:	4649      	mov	r1, r9
 a12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 a16:	f7ff fffe 	bl	0 <__aeabi_dmul>
 a1a:	4680      	mov	r8, r0
 a1c:	4689      	mov	r9, r1
 a1e:	e510      	b.n	442 <__divdc3+0x442>
 a20:	2200      	movs	r2, #0
 a22:	2300      	movs	r3, #0
 a24:	e6bb      	b.n	79e <__divdc3+0x79e>
 a26:	f04f 0900 	mov.w	r9, #0
 a2a:	e695      	b.n	758 <__divdc3+0x758>
 a2c:	f00e 4300 	and.w	r3, lr, #2147483648	; 0x80000000
 a30:	2000      	movs	r0, #0
 a32:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 a36:	e55a      	b.n	4ee <__divdc3+0x4ee>
 a38:	683b      	ldr	r3, [r7, #0]
 a3a:	2b00      	cmp	r3, #0
 a3c:	dc03      	bgt.n	a46 <__divdc3+0xa46>
 a3e:	4684      	mov	ip, r0
 a40:	f00e 4300 	and.w	r3, lr, #2147483648	; 0x80000000
 a44:	e4e2      	b.n	40c <__divdc3+0x40c>
 a46:	ed9f 7b10 	vldr	d7, [pc, #64]	; a88 <__divdc3+0xa88>
 a4a:	f00e 4300 	and.w	r3, lr, #2147483648	; 0x80000000
 a4e:	ed87 7b06 	vstr	d7, [r7, #24]
 a52:	e589      	b.n	568 <__divdc3+0x568>
 a54:	2200      	movs	r2, #0
 a56:	2300      	movs	r3, #0
 a58:	e789      	b.n	96e <__divdc3+0x96e>
 a5a:	f04f 0b00 	mov.w	fp, #0
 a5e:	e766      	b.n	92e <__divdc3+0x92e>
 a60:	f004 4300 	and.w	r3, r4, #2147483648	; 0x80000000
 a64:	2000      	movs	r0, #0
 a66:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 a6a:	e5af      	b.n	5cc <__divdc3+0x5cc>
 a6c:	6839      	ldr	r1, [r7, #0]
 a6e:	2900      	cmp	r1, #0
 a70:	dc04      	bgt.n	a7c <__divdc3+0xa7c>
 a72:	46ae      	mov	lr, r5
 a74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 a78:	f7ff bbac 	b.w	1d4 <__divdc3+0x1d4>
 a7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 a80:	2000      	movs	r0, #0
 a82:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 a86:	e590      	b.n	5aa <__divdc3+0x5aa>
 a88:	00000000 	.word	0x00000000
 a8c:	00100000 	.word	0x00100000
 a90:	7fefffff 	.word	0x7fefffff
 a94:	3ff00000 	.word	0x3ff00000
 a98:	7ff00000 	.word	0x7ff00000
 a9c:	fff00000 	.word	0xfff00000

divmodsi4.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__divmodsi4>:
   0:	4209      	tst	r1, r1
   2:	d006      	beq.n	12 <__divmodsi4+0x12>
   4:	4603      	mov	r3, r0
   6:	fb93 f0f1 	sdiv	r0, r3, r1
   a:	fb00 3111 	mls	r1, r0, r1, r3
   e:	6011      	str	r1, [r2, #0]
  10:	4770      	bx	lr
  12:	f04f 0000 	mov.w	r0, #0
  16:	4770      	bx	lr

divsc3.o:     file format elf32-littlearm


Disassembly of section .text.__divsc3:

00000000 <__divsc3>:
   0:	ee07 3a90 	vmov	s15, r3
   4:	ee03 1a90 	vmov	s7, r1
   8:	ee03 2a10 	vmov	s6, r2
   c:	eeb0 7ae7 	vabs.f32	s14, s15
  10:	b4f0      	push	{r4, r5, r6, r7}
  12:	eeb4 7a47 	vcmp.f32	s14, s14
  16:	af00      	add	r7, sp, #0
  18:	edd7 5a04 	vldr	s11, [r7, #16]
  1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  20:	eeb0 4ae5 	vabs.f32	s8, s11
  24:	d606      	bvs.n	34 <__divsc3+0x34>
  26:	eeb4 7ac4 	vcmpe.f32	s14, s8
  2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  2e:	bf58      	it	pl
  30:	eeb0 4a47 	vmovpl.f32	s8, s14
  34:	ee14 3a10 	vmov	r3, s8
  38:	f3c3 52c7 	ubfx	r2, r3, #23, #8
  3c:	2aff      	cmp	r2, #255	; 0xff
  3e:	f000 80d5 	beq.w	1ec <__divsc3+0x1ec>
  42:	eeb5 4a40 	vcmp.f32	s8, #0.0
  46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4a:	d05c      	beq.n	106 <__divsc3+0x106>
  4c:	2a00      	cmp	r2, #0
  4e:	f000 80e8 	beq.w	222 <__divsc3+0x222>
  52:	3a7f      	subs	r2, #127	; 0x7f
  54:	ee07 2a10 	vmov	s14, r2
  58:	eeb8 5ac7 	vcvt.f32.s32	s10, s14
  5c:	eeb0 4ac5 	vabs.f32	s8, s10
  60:	ed9f 7aad 	vldr	s14, [pc, #692]	; 318 <__divsc3+0x318>
  64:	eeb4 4ac7 	vcmpe.f32	s8, s14
  68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  6c:	f300 80cf 	bgt.w	20e <__divsc3+0x20e>
  70:	eeb4 5a45 	vcmp.f32	s10, s10
  74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  78:	f180 80c9 	bvs.w	20e <__divsc3+0x20e>
  7c:	eef5 7a40 	vcmp.f32	s15, #0.0
  80:	ee17 2a90 	vmov	r2, s15
  84:	eebd 7ac5 	vcvt.s32.f32	s14, s10
  88:	f3c2 53c7 	ubfx	r3, r2, #23, #8
  8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  90:	ee17 4a10 	vmov	r4, s14
  94:	f1c4 0500 	rsb	r5, r4, #0
  98:	d016      	beq.n	c8 <__divsc3+0xc8>
  9a:	2bff      	cmp	r3, #255	; 0xff
  9c:	d014      	beq.n	c8 <__divsc3+0xc8>
  9e:	f3c2 0116 	ubfx	r1, r2, #0, #23
  a2:	2b00      	cmp	r3, #0
  a4:	f000 80d8 	beq.w	258 <__divsc3+0x258>
  a8:	195b      	adds	r3, r3, r5
  aa:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
  ae:	f180 822b 	bvs.w	508 <__divsc3+0x508>
  b2:	2bfe      	cmp	r3, #254	; 0xfe
  b4:	f300 80fc 	bgt.w	2b0 <__divsc3+0x2b0>
  b8:	2b00      	cmp	r3, #0
  ba:	f340 811e 	ble.w	2fa <__divsc3+0x2fa>
  be:	430a      	orrs	r2, r1
  c0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
  c4:	ee07 3a90 	vmov	s15, r3
  c8:	eef5 5a40 	vcmp.f32	s11, #0.0
  cc:	ee15 2a90 	vmov	r2, s11
  d0:	f3c2 53c7 	ubfx	r3, r2, #23, #8
  d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  d8:	d01b      	beq.n	112 <__divsc3+0x112>
  da:	2bff      	cmp	r3, #255	; 0xff
  dc:	d019      	beq.n	112 <__divsc3+0x112>
  de:	f3c2 0116 	ubfx	r1, r2, #0, #23
  e2:	2b00      	cmp	r3, #0
  e4:	f000 80ae 	beq.w	244 <__divsc3+0x244>
  e8:	195b      	adds	r3, r3, r5
  ea:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
  ee:	f180 8211 	bvs.w	514 <__divsc3+0x514>
  f2:	2bfe      	cmp	r3, #254	; 0xfe
  f4:	f340 80ba 	ble.w	26c <__divsc3+0x26c>
  f8:	f042 43fe 	orr.w	r3, r2, #2130706432	; 0x7f000000
  fc:	ee06 3a90 	vmov	s13, r3
 100:	ee76 5aa6 	vadd.f32	s11, s13, s13
 104:	e005      	b.n	112 <__divsc3+0x112>
 106:	2500      	movs	r5, #0
 108:	ed9f 5a86 	vldr	s10, [pc, #536]	; 324 <__divsc3+0x324>
 10c:	ed9f 4a84 	vldr	s8, [pc, #528]	; 320 <__divsc3+0x320>
 110:	462c      	mov	r4, r5
 112:	ee65 4aa5 	vmul.f32	s9, s11, s11
 116:	ee65 6a83 	vmul.f32	s13, s11, s6
 11a:	eee7 4aa7 	vfma.f32	s9, s15, s15
 11e:	eee7 6aa3 	vfma.f32	s13, s15, s7
 122:	ee86 7aa4 	vdiv.f32	s14, s13, s9
 126:	eeb5 7a40 	vcmp.f32	s14, #0.0
 12a:	ee17 2a10 	vmov	r2, s14
 12e:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 136:	d01c      	beq.n	172 <__divsc3+0x172>
 138:	2bff      	cmp	r3, #255	; 0xff
 13a:	d01a      	beq.n	172 <__divsc3+0x172>
 13c:	f3c2 0116 	ubfx	r1, r2, #0, #23
 140:	b943      	cbnz	r3, 154 <__divsc3+0x154>
 142:	fab1 f381 	clz	r3, r1
 146:	f1a3 0608 	sub.w	r6, r3, #8
 14a:	f1c3 0309 	rsb	r3, r3, #9
 14e:	40b1      	lsls	r1, r6
 150:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 154:	195b      	adds	r3, r3, r5
 156:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 15a:	f180 81cf 	bvs.w	4fc <__divsc3+0x4fc>
 15e:	2bfe      	cmp	r3, #254	; 0xfe
 160:	dc58      	bgt.n	214 <__divsc3+0x214>
 162:	2b00      	cmp	r3, #0
 164:	f340 808a 	ble.w	27c <__divsc3+0x27c>
 168:	430a      	orrs	r2, r1
 16a:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 16e:	ee07 3a10 	vmov	s14, r3
 172:	ee23 6ae5 	vnmul.f32	s12, s7, s11
 176:	eea7 6a83 	vfma.f32	s12, s15, s6
 17a:	eec6 6a24 	vdiv.f32	s13, s12, s9
 17e:	eef5 6a40 	vcmp.f32	s13, #0.0
 182:	ee16 1a90 	vmov	r1, s13
 186:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 18e:	d01b      	beq.n	1c8 <__divsc3+0x1c8>
 190:	2bff      	cmp	r3, #255	; 0xff
 192:	d019      	beq.n	1c8 <__divsc3+0x1c8>
 194:	f3c1 0616 	ubfx	r6, r1, #0, #23
 198:	b94b      	cbnz	r3, 1ae <__divsc3+0x1ae>
 19a:	fab6 f286 	clz	r2, r6
 19e:	f1a2 0c08 	sub.w	ip, r2, #8
 1a2:	f1c2 0309 	rsb	r3, r2, #9
 1a6:	fa06 f60c 	lsl.w	r6, r6, ip
 1aa:	f426 0600 	bic.w	r6, r6, #8388608	; 0x800000
 1ae:	195b      	adds	r3, r3, r5
 1b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 1b4:	f180 819c 	bvs.w	4f0 <__divsc3+0x4f0>
 1b8:	2bfe      	cmp	r3, #254	; 0xfe
 1ba:	dd71      	ble.n	2a0 <__divsc3+0x2a0>
 1bc:	f041 43fe 	orr.w	r3, r1, #2130706432	; 0x7f000000
 1c0:	ee06 3a90 	vmov	s13, r3
 1c4:	ee76 6aa6 	vadd.f32	s13, s13, s13
 1c8:	eeb4 7a47 	vcmp.f32	s14, s14
 1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1d0:	d705      	bvc.n	1de <__divsc3+0x1de>
 1d2:	eef4 6a66 	vcmp.f32	s13, s13
 1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1da:	f180 80a7 	bvs.w	32c <__divsc3+0x32c>
 1de:	ed80 7a00 	vstr	s14, [r0]
 1e2:	edc0 6a01 	vstr	s13, [r0, #4]
 1e6:	46bd      	mov	sp, r7
 1e8:	bcf0      	pop	{r4, r5, r6, r7}
 1ea:	4770      	bx	lr
 1ec:	2b00      	cmp	r3, #0
 1ee:	da54      	bge.n	29a <__divsc3+0x29a>
 1f0:	eeb4 4a44 	vcmp.f32	s8, s8
 1f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1f8:	d14f      	bne.n	29a <__divsc3+0x29a>
 1fa:	ed9f 7a47 	vldr	s14, [pc, #284]	; 318 <__divsc3+0x318>
 1fe:	eeb1 5a44 	vneg.f32	s10, s8
 202:	eeb4 4ac7 	vcmpe.f32	s8, s14
 206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 20a:	f77f af31 	ble.w	70 <__divsc3+0x70>
 20e:	2500      	movs	r5, #0
 210:	462c      	mov	r4, r5
 212:	e77e      	b.n	112 <__divsc3+0x112>
 214:	f042 43fe 	orr.w	r3, r2, #2130706432	; 0x7f000000
 218:	ee07 3a10 	vmov	s14, r3
 21c:	ee37 7a07 	vadd.f32	s14, s14, s14
 220:	e7a7      	b.n	172 <__divsc3+0x172>
 222:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 226:	fab3 f283 	clz	r2, r3
 22a:	3a08      	subs	r2, #8
 22c:	4093      	lsls	r3, r2
 22e:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 232:	3b7f      	subs	r3, #127	; 0x7f
 234:	1a9b      	subs	r3, r3, r2
 236:	ee07 3a10 	vmov	s14, r3
 23a:	eeb8 5ac7 	vcvt.f32.s32	s10, s14
 23e:	eeb0 4ac5 	vabs.f32	s8, s10
 242:	e70d      	b.n	60 <__divsc3+0x60>
 244:	fab1 f381 	clz	r3, r1
 248:	f1a3 0608 	sub.w	r6, r3, #8
 24c:	f1c3 0309 	rsb	r3, r3, #9
 250:	40b1      	lsls	r1, r6
 252:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 256:	e747      	b.n	e8 <__divsc3+0xe8>
 258:	fab1 f381 	clz	r3, r1
 25c:	f1a3 0608 	sub.w	r6, r3, #8
 260:	f1c3 0309 	rsb	r3, r3, #9
 264:	40b1      	lsls	r1, r6
 266:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 26a:	e71d      	b.n	a8 <__divsc3+0xa8>
 26c:	2b00      	cmp	r3, #0
 26e:	dd35      	ble.n	2dc <__divsc3+0x2dc>
 270:	430a      	orrs	r2, r1
 272:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 276:	ee05 3a90 	vmov	s11, r3
 27a:	e74a      	b.n	112 <__divsc3+0x112>
 27c:	337e      	adds	r3, #126	; 0x7e
 27e:	2b01      	cmp	r3, #1
 280:	bfb8      	it	lt
 282:	2301      	movlt	r3, #1
 284:	05db      	lsls	r3, r3, #23
 286:	ee06 3a90 	vmov	s13, r3
 28a:	430a      	orrs	r2, r1
 28c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 290:	ee07 2a10 	vmov	s14, r2
 294:	ee26 7a87 	vmul.f32	s14, s13, s14
 298:	e76b      	b.n	172 <__divsc3+0x172>
 29a:	eeb0 5a44 	vmov.f32	s10, s8
 29e:	e6df      	b.n	60 <__divsc3+0x60>
 2a0:	2b00      	cmp	r3, #0
 2a2:	dd0c      	ble.n	2be <__divsc3+0x2be>
 2a4:	4331      	orrs	r1, r6
 2a6:	ea41 53c3 	orr.w	r3, r1, r3, lsl #23
 2aa:	ee06 3a90 	vmov	s13, r3
 2ae:	e78b      	b.n	1c8 <__divsc3+0x1c8>
 2b0:	f042 43fe 	orr.w	r3, r2, #2130706432	; 0x7f000000
 2b4:	ee07 3a90 	vmov	s15, r3
 2b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 2bc:	e704      	b.n	c8 <__divsc3+0xc8>
 2be:	337e      	adds	r3, #126	; 0x7e
 2c0:	2b01      	cmp	r3, #1
 2c2:	bfb8      	it	lt
 2c4:	2301      	movlt	r3, #1
 2c6:	05db      	lsls	r3, r3, #23
 2c8:	ee06 3a10 	vmov	s12, r3
 2cc:	4331      	orrs	r1, r6
 2ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 2d2:	ee06 1a90 	vmov	s13, r1
 2d6:	ee66 6a26 	vmul.f32	s13, s12, s13
 2da:	e775      	b.n	1c8 <__divsc3+0x1c8>
 2dc:	337e      	adds	r3, #126	; 0x7e
 2de:	2b01      	cmp	r3, #1
 2e0:	bfb8      	it	lt
 2e2:	2301      	movlt	r3, #1
 2e4:	05db      	lsls	r3, r3, #23
 2e6:	ee07 3a10 	vmov	s14, r3
 2ea:	430a      	orrs	r2, r1
 2ec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 2f0:	ee06 2a90 	vmov	s13, r2
 2f4:	ee67 5a26 	vmul.f32	s11, s14, s13
 2f8:	e70b      	b.n	112 <__divsc3+0x112>
 2fa:	337e      	adds	r3, #126	; 0x7e
 2fc:	2b01      	cmp	r3, #1
 2fe:	bfb8      	it	lt
 300:	2301      	movlt	r3, #1
 302:	05db      	lsls	r3, r3, #23
 304:	ee07 3a10 	vmov	s14, r3
 308:	430a      	orrs	r2, r1
 30a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 30e:	ee07 2a90 	vmov	s15, r2
 312:	ee67 7a27 	vmul.f32	s15, s14, s15
 316:	e6d7      	b.n	c8 <__divsc3+0xc8>
 318:	7f7fffff 	.word	0x7f7fffff
 31c:	00000000 	.word	0x00000000
 320:	7f800000 	.word	0x7f800000
 324:	ff800000 	.word	0xff800000
 328:	00800000 	.word	0x00800000
 32c:	eef5 4a40 	vcmp.f32	s9, #0.0
 330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 334:	d10b      	bne.n	34e <__divsc3+0x34e>
 336:	eef4 3a63 	vcmp.f32	s7, s7
 33a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 33e:	f1c0 80c9 	bvc.w	4d4 <__divsc3+0x4d4>
 342:	eeb4 3a43 	vcmp.f32	s6, s6
 346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 34a:	f1c0 80c3 	bvc.w	4d4 <__divsc3+0x4d4>
 34e:	eeb0 6ae3 	vabs.f32	s12, s7
 352:	ed5f 4a0f 	vldr	s9, [pc, #-60]	; 318 <__divsc3+0x318>
 356:	eeb4 6a64 	vcmp.f32	s12, s9
 35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 35e:	bfd4      	ite	le
 360:	2301      	movle	r3, #1
 362:	2300      	movgt	r3, #0
 364:	dc06      	bgt.n	374 <__divsc3+0x374>
 366:	eeb0 6ac3 	vabs.f32	s12, s6
 36a:	eeb4 6a64 	vcmp.f32	s12, s9
 36e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 372:	dd4d      	ble.n	410 <__divsc3+0x410>
 374:	eeb0 6ae7 	vabs.f32	s12, s15
 378:	ed5f 4a19 	vldr	s9, [pc, #-100]	; 318 <__divsc3+0x318>
 37c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 384:	dc44      	bgt.n	410 <__divsc3+0x410>
 386:	eef4 7a67 	vcmp.f32	s15, s15
 38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 38e:	d63f      	bvs.n	410 <__divsc3+0x410>
 390:	eeb0 6ae5 	vabs.f32	s12, s11
 394:	eeb4 6ae4 	vcmpe.f32	s12, s9
 398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 39c:	dc38      	bgt.n	410 <__divsc3+0x410>
 39e:	eef4 5a65 	vcmp.f32	s11, s11
 3a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 3a6:	d633      	bvs.n	410 <__divsc3+0x410>
 3a8:	f083 0301 	eor.w	r3, r3, #1
 3ac:	eef0 6ac3 	vabs.f32	s13, s6
 3b0:	ed1f 7a27 	vldr	s14, [pc, #-156]	; 318 <__divsc3+0x318>
 3b4:	ee06 3a10 	vmov	s12, r3
 3b8:	ee13 3a90 	vmov	r3, s7
 3bc:	eef4 6a47 	vcmp.f32	s13, s14
 3c0:	ed5f 4a29 	vldr	s9, [pc, #-164]	; 320 <__divsc3+0x320>
 3c4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 3c8:	2b00      	cmp	r3, #0
 3ca:	eeb0 6ac6 	vabs.f32	s12, s12
 3ce:	bfb8      	it	lt
 3d0:	eeb1 6a46 	vneglt.f32	s12, s12
 3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 3d8:	ee66 6a65 	vnmul.f32	s13, s12, s11
 3dc:	bfcc      	ite	gt
 3de:	2301      	movgt	r3, #1
 3e0:	2300      	movle	r3, #0
 3e2:	ee05 3a10 	vmov	s10, r3
 3e6:	ee13 3a10 	vmov	r3, s6
 3ea:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 3ee:	2b00      	cmp	r3, #0
 3f0:	eeb0 5ac5 	vabs.f32	s10, s10
 3f4:	bfb8      	it	lt
 3f6:	eeb1 5a45 	vneglt.f32	s10, s10
 3fa:	ee25 7a85 	vmul.f32	s14, s11, s10
 3fe:	eee7 6a85 	vfma.f32	s13, s15, s10
 402:	eea7 7a86 	vfma.f32	s14, s15, s12
 406:	ee66 6aa4 	vmul.f32	s13, s13, s9
 40a:	ee27 7a24 	vmul.f32	s14, s14, s9
 40e:	e6e6      	b.n	1de <__divsc3+0x1de>
 410:	ed1f 6a3f 	vldr	s12, [pc, #-252]	; 318 <__divsc3+0x318>
 414:	eeb4 4a46 	vcmp.f32	s8, s12
 418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 41c:	f77f aedf 	ble.w	1de <__divsc3+0x1de>
 420:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 424:	f003 0301 	and.w	r3, r3, #1
 428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 42c:	bfd8      	it	le
 42e:	2300      	movle	r3, #0
 430:	2b00      	cmp	r3, #0
 432:	f43f aed4 	beq.w	1de <__divsc3+0x1de>
 436:	eef4 3a63 	vcmp.f32	s7, s7
 43a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 43e:	f5bf aece 	bvs.w	1de <__divsc3+0x1de>
 442:	eeb0 5ac3 	vabs.f32	s10, s6
 446:	eeb4 5ac6 	vcmpe.f32	s10, s12
 44a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 44e:	f73f aec6 	bgt.w	1de <__divsc3+0x1de>
 452:	eeb4 3a43 	vcmp.f32	s6, s6
 456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 45a:	f5bf aec0 	bvs.w	1de <__divsc3+0x1de>
 45e:	eeb0 7ae7 	vabs.f32	s14, s15
 462:	eeb4 7a46 	vcmp.f32	s14, s12
 466:	eeb0 7ae5 	vabs.f32	s14, s11
 46a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 46e:	bfcc      	ite	gt
 470:	2301      	movgt	r3, #1
 472:	2300      	movle	r3, #0
 474:	ee06 3a10 	vmov	s12, r3
 478:	ee17 3a90 	vmov	r3, s15
 47c:	ed5f 7a5a 	vldr	s15, [pc, #-360]	; 318 <__divsc3+0x318>
 480:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 484:	2b00      	cmp	r3, #0
 486:	eeb4 7a67 	vcmp.f32	s14, s15
 48a:	eeb0 6ac6 	vabs.f32	s12, s12
 48e:	bfb8      	it	lt
 490:	eeb1 6a46 	vneglt.f32	s12, s12
 494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 498:	bfcc      	ite	gt
 49a:	2301      	movgt	r3, #1
 49c:	2300      	movle	r3, #0
 49e:	ee07 3a90 	vmov	s15, r3
 4a2:	ee15 3a90 	vmov	r3, s11
 4a6:	ed5f 5a63 	vldr	s11, [pc, #-396]	; 31c <__divsc3+0x31c>
 4aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 4ae:	2b00      	cmp	r3, #0
 4b0:	eef0 7ae7 	vabs.f32	s15, s15
 4b4:	bfb8      	it	lt
 4b6:	eef1 7a67 	vneglt.f32	s15, s15
 4ba:	ee23 7a27 	vmul.f32	s14, s6, s15
 4be:	ee67 6ae3 	vnmul.f32	s13, s15, s7
 4c2:	eea3 7a86 	vfma.f32	s14, s7, s12
 4c6:	eee3 6a06 	vfma.f32	s13, s6, s12
 4ca:	ee27 7a25 	vmul.f32	s14, s14, s11
 4ce:	ee66 6aa5 	vmul.f32	s13, s13, s11
 4d2:	e684      	b.n	1de <__divsc3+0x1de>
 4d4:	ee17 3a90 	vmov	r3, s15
 4d8:	ed5f 6a6f 	vldr	s13, [pc, #-444]	; 320 <__divsc3+0x320>
 4dc:	ed5f 7a6f 	vldr	s15, [pc, #-444]	; 324 <__divsc3+0x324>
 4e0:	2b00      	cmp	r3, #0
 4e2:	fe66 6aa7 	vselge.f32	s13, s13, s15
 4e6:	ee26 7aa3 	vmul.f32	s14, s13, s7
 4ea:	ee66 6a83 	vmul.f32	s13, s13, s6
 4ee:	e676      	b.n	1de <__divsc3+0x1de>
 4f0:	2c00      	cmp	r4, #0
 4f2:	f77f ae63 	ble.w	1bc <__divsc3+0x1bc>
 4f6:	ed1f 6a74 	vldr	s12, [pc, #-464]	; 328 <__divsc3+0x328>
 4fa:	e6e7      	b.n	2cc <__divsc3+0x2cc>
 4fc:	2c00      	cmp	r4, #0
 4fe:	f77f ae89 	ble.w	214 <__divsc3+0x214>
 502:	ed5f 6a77 	vldr	s13, [pc, #-476]	; 328 <__divsc3+0x328>
 506:	e6c0      	b.n	28a <__divsc3+0x28a>
 508:	2c00      	cmp	r4, #0
 50a:	f77f aed1 	ble.w	2b0 <__divsc3+0x2b0>
 50e:	ed1f 7a7a 	vldr	s14, [pc, #-488]	; 328 <__divsc3+0x328>
 512:	e6f9      	b.n	308 <__divsc3+0x308>
 514:	2c00      	cmp	r4, #0
 516:	f77f adef 	ble.w	f8 <__divsc3+0xf8>
 51a:	ed1f 7a7d 	vldr	s14, [pc, #-500]	; 328 <__divsc3+0x328>
 51e:	e6e4      	b.n	2ea <__divsc3+0x2ea>

divsi3.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__aeabi_idiv>:
   0:	4209      	tst	r1, r1
   2:	d002      	beq.n	a <__aeabi_idiv+0xa>
   4:	fb90 f0f1 	sdiv	r0, r0, r1
   8:	4770      	bx	lr
   a:	f04f 0000 	mov.w	r0, #0
   e:	4770      	bx	lr

divxc3.o:     file format elf32-littlearm


Disassembly of section .text.__divxc3:

00000000 <__divxc3>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	ed2d 8b04 	vpush	{d8-d9}
   8:	b089      	sub	sp, #36	; 0x24
   a:	af00      	add	r7, sp, #0
   c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
   e:	f8d7 8068 	ldr.w	r8, [r7, #104]	; 0x68
  12:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
  16:	60f8      	str	r0, [r7, #12]
  18:	e9d7 ab18 	ldrd	sl, fp, [r7, #96]	; 0x60
  1c:	ec49 8b11 	vmov	d1, r8, r9
  20:	4654      	mov	r4, sl
  22:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  26:	ec45 4b10 	vmov	d0, r4, r5
  2a:	ec43 2b19 	vmov	d9, r2, r3
  2e:	f7ff fffe 	bl	0 <fmaxl>
  32:	f7ff fffe 	bl	0 <logbl>
  36:	ee10 2a10 	vmov	r2, s0
  3a:	ee10 0a10 	vmov	r0, s0
  3e:	ed9f 7b60 	vldr	d7, [pc, #384]	; 1c0 <__divxc3+0x1c0>
  42:	ec55 4b10 	vmov	r4, r5, d0
  46:	462b      	mov	r3, r5
  48:	4629      	mov	r1, r5
  4a:	ed87 0b00 	vstr	d0, [r7]
  4e:	ed87 7b06 	vstr	d7, [r7, #24]
  52:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  56:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
  5a:	61bc      	str	r4, [r7, #24]
  5c:	61fb      	str	r3, [r7, #28]
  5e:	bb40      	cbnz	r0, b2 <__divxc3+0xb2>
  60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  64:	4b58      	ldr	r3, [pc, #352]	; (1c8 <__divxc3+0x1c8>)
  66:	f04f 0401 	mov.w	r4, #1
  6a:	e9d7 5606 	ldrd	r5, r6, [r7, #24]
  6e:	4628      	mov	r0, r5
  70:	4631      	mov	r1, r6
  72:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  76:	2800      	cmp	r0, #0
  78:	f000 8092 	beq.w	1a0 <__divxc3+0x1a0>
  7c:	f014 0fff 	tst.w	r4, #255	; 0xff
  80:	d017      	beq.n	b2 <__divxc3+0xb2>
  82:	e9d7 0100 	ldrd	r0, r1, [r7]
  86:	f7ff fffe 	bl	0 <__aeabi_d2iz>
  8a:	4246      	negs	r6, r0
  8c:	ec4b ab10 	vmov	d0, sl, fp
  90:	4630      	mov	r0, r6
  92:	f7ff fffe 	bl	0 <scalbnl>
  96:	eeb0 7a40 	vmov.f32	s14, s0
  9a:	eef0 7a60 	vmov.f32	s15, s1
  9e:	4630      	mov	r0, r6
  a0:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
  a4:	ec5b ab17 	vmov	sl, fp, d7
  a8:	f7ff fffe 	bl	0 <scalbnl>
  ac:	ed87 0b1a 	vstr	d0, [r7, #104]	; 0x68
  b0:	e000      	b.n	b4 <__divxc3+0xb4>
  b2:	2600      	movs	r6, #0
  b4:	4652      	mov	r2, sl
  b6:	465b      	mov	r3, fp
  b8:	4650      	mov	r0, sl
  ba:	4659      	mov	r1, fp
  bc:	f7ff fffe 	bl	0 <__aeabi_dmul>
  c0:	4604      	mov	r4, r0
  c2:	460d      	mov	r5, r1
  c4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
  c8:	4610      	mov	r0, r2
  ca:	4619      	mov	r1, r3
  cc:	f7ff fffe 	bl	0 <__aeabi_dmul>
  d0:	4602      	mov	r2, r0
  d2:	460b      	mov	r3, r1
  d4:	4620      	mov	r0, r4
  d6:	4629      	mov	r1, r5
  d8:	f7ff fffe 	bl	0 <__aeabi_dadd>
  dc:	4604      	mov	r4, r0
  de:	460d      	mov	r5, r1
  e0:	4650      	mov	r0, sl
  e2:	4659      	mov	r1, fp
  e4:	ec53 2b19 	vmov	r2, r3, d9
  e8:	f7ff fffe 	bl	0 <__aeabi_dmul>
  ec:	4680      	mov	r8, r0
  ee:	4689      	mov	r9, r1
  f0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
  f4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
  f8:	f7ff fffe 	bl	0 <__aeabi_dmul>
  fc:	4602      	mov	r2, r0
  fe:	460b      	mov	r3, r1
 100:	4640      	mov	r0, r8
 102:	4649      	mov	r1, r9
 104:	f7ff fffe 	bl	0 <__aeabi_dadd>
 108:	4622      	mov	r2, r4
 10a:	462b      	mov	r3, r5
 10c:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 110:	ec41 0b10 	vmov	d0, r0, r1
 114:	4630      	mov	r0, r6
 116:	f7ff fffe 	bl	0 <scalbnl>
 11a:	4650      	mov	r0, sl
 11c:	4659      	mov	r1, fp
 11e:	eeb0 8a40 	vmov.f32	s16, s0
 122:	eef0 8a60 	vmov.f32	s17, s1
 126:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 12a:	f7ff fffe 	bl	0 <__aeabi_dmul>
 12e:	4680      	mov	r8, r0
 130:	4689      	mov	r9, r1
 132:	ec53 2b19 	vmov	r2, r3, d9
 136:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 13a:	f7ff fffe 	bl	0 <__aeabi_dmul>
 13e:	4602      	mov	r2, r0
 140:	460b      	mov	r3, r1
 142:	4640      	mov	r0, r8
 144:	4649      	mov	r1, r9
 146:	f7ff fffe 	bl	0 <__aeabi_dsub>
 14a:	4622      	mov	r2, r4
 14c:	462b      	mov	r3, r5
 14e:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 152:	ec41 0b10 	vmov	d0, r0, r1
 156:	4630      	mov	r0, r6
 158:	f7ff fffe 	bl	0 <scalbnl>
 15c:	ee10 2a10 	vmov	r2, s0
 160:	ee10 0a10 	vmov	r0, s0
 164:	ec59 8b10 	vmov	r8, r9, d0
 168:	464b      	mov	r3, r9
 16a:	4649      	mov	r1, r9
 16c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 170:	ec53 2b18 	vmov	r2, r3, d8
 174:	ed87 8b04 	vstr	d8, [r7, #16]
 178:	b128      	cbz	r0, 186 <__divxc3+0x186>
 17a:	ee18 0a10 	vmov	r0, s16
 17e:	4619      	mov	r1, r3
 180:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 184:	bb10      	cbnz	r0, 1cc <__divxc3+0x1cc>
 186:	68f8      	ldr	r0, [r7, #12]
 188:	ed97 7b04 	vldr	d7, [r7, #16]
 18c:	3724      	adds	r7, #36	; 0x24
 18e:	ed80 7b00 	vstr	d7, [r0]
 192:	e9c0 8902 	strd	r8, r9, [r0, #8]
 196:	46bd      	mov	sp, r7
 198:	ecbd 8b04 	vpop	{d8-d9}
 19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1a4:	4b08      	ldr	r3, [pc, #32]	; (1c8 <__divxc3+0x1c8>)
 1a6:	4628      	mov	r0, r5
 1a8:	4631      	mov	r1, r6
 1aa:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 1ae:	2800      	cmp	r0, #0
 1b0:	f47f af64 	bne.w	7c <__divxc3+0x7c>
 1b4:	4604      	mov	r4, r0
 1b6:	f014 0fff 	tst.w	r4, #255	; 0xff
 1ba:	f47f af62 	bne.w	82 <__divxc3+0x82>
 1be:	e778      	b.n	b2 <__divxc3+0xb2>
	...
 1c8:	7fefffff 	.word	0x7fefffff
 1cc:	4620      	mov	r0, r4
 1ce:	4629      	mov	r1, r5
 1d0:	2200      	movs	r2, #0
 1d2:	2300      	movs	r3, #0
 1d4:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
 1d8:	b1c8      	cbz	r0, 20e <__divxc3+0x20e>
 1da:	ee19 2a10 	vmov	r2, s18
 1de:	ec51 0b19 	vmov	r0, r1, d9
 1e2:	460b      	mov	r3, r1
 1e4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 1e8:	fab0 f480 	clz	r4, r0
 1ec:	0964      	lsrs	r4, r4, #5
 1ee:	2800      	cmp	r0, #0
 1f0:	f000 81d8 	beq.w	5a4 <__divxc3+0x5a4>
 1f4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 1f8:	4610      	mov	r0, r2
 1fa:	4619      	mov	r1, r3
 1fc:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 200:	b908      	cbnz	r0, 206 <__divxc3+0x206>
 202:	f04f 0401 	mov.w	r4, #1
 206:	f014 0fff 	tst.w	r4, #255	; 0xff
 20a:	f040 81cb 	bne.w	5a4 <__divxc3+0x5a4>
 20e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 212:	4b79      	ldr	r3, [pc, #484]	; (3f8 <__divxc3+0x3f8>)
 214:	f04f 0401 	mov.w	r4, #1
 218:	ee19 5a10 	vmov	r5, s18
 21c:	ec51 0b19 	vmov	r0, r1, d9
 220:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 224:	4631      	mov	r1, r6
 226:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 22a:	b948      	cbnz	r0, 240 <__divxc3+0x240>
 22c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 230:	4b71      	ldr	r3, [pc, #452]	; (3f8 <__divxc3+0x3f8>)
 232:	ee19 0a10 	vmov	r0, s18
 236:	4631      	mov	r1, r6
 238:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 23c:	b900      	cbnz	r0, 240 <__divxc3+0x240>
 23e:	4604      	mov	r4, r0
 240:	b2e3      	uxtb	r3, r4
 242:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 246:	4628      	mov	r0, r5
 248:	4631      	mov	r1, r6
 24a:	60bb      	str	r3, [r7, #8]
 24c:	4b6a      	ldr	r3, [pc, #424]	; (3f8 <__divxc3+0x3f8>)
 24e:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 252:	b938      	cbnz	r0, 264 <__divxc3+0x264>
 254:	4628      	mov	r0, r5
 256:	4631      	mov	r1, r6
 258:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 25c:	4b66      	ldr	r3, [pc, #408]	; (3f8 <__divxc3+0x3f8>)
 25e:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 262:	b1b8      	cbz	r0, 294 <__divxc3+0x294>
 264:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 268:	4b63      	ldr	r3, [pc, #396]	; (3f8 <__divxc3+0x3f8>)
 26a:	e9d7 4116 	ldrd	r4, r1, [r7, #88]	; 0x58
 26e:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 272:	4620      	mov	r0, r4
 274:	4629      	mov	r1, r5
 276:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 27a:	2800      	cmp	r0, #0
 27c:	f040 80c0 	bne.w	400 <__divxc3+0x400>
 280:	4620      	mov	r0, r4
 282:	4629      	mov	r1, r5
 284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 288:	4b5b      	ldr	r3, [pc, #364]	; (3f8 <__divxc3+0x3f8>)
 28a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 28e:	2800      	cmp	r0, #0
 290:	f040 80b6 	bne.w	400 <__divxc3+0x400>
 294:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
 298:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 29c:	4b56      	ldr	r3, [pc, #344]	; (3f8 <__divxc3+0x3f8>)
 29e:	4650      	mov	r0, sl
 2a0:	4629      	mov	r1, r5
 2a2:	f04f 0601 	mov.w	r6, #1
 2a6:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 2aa:	b940      	cbnz	r0, 2be <__divxc3+0x2be>
 2ac:	4650      	mov	r0, sl
 2ae:	4629      	mov	r1, r5
 2b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2b4:	4b50      	ldr	r3, [pc, #320]	; (3f8 <__divxc3+0x3f8>)
 2b6:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 2ba:	b900      	cbnz	r0, 2be <__divxc3+0x2be>
 2bc:	4606      	mov	r6, r0
 2be:	f016 0fff 	tst.w	r6, #255	; 0xff
 2c2:	f000 809d 	beq.w	400 <__divxc3+0x400>
 2c6:	4652      	mov	r2, sl
 2c8:	465b      	mov	r3, fp
 2ca:	4650      	mov	r0, sl
 2cc:	4659      	mov	r1, fp
 2ce:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 2d2:	2800      	cmp	r0, #0
 2d4:	f040 8094 	bne.w	400 <__divxc3+0x400>
 2d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2dc:	4b46      	ldr	r3, [pc, #280]	; (3f8 <__divxc3+0x3f8>)
 2de:	f04f 0601 	mov.w	r6, #1
 2e2:	e9d7 411a 	ldrd	r4, r1, [r7, #104]	; 0x68
 2e6:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 2ea:	4620      	mov	r0, r4
 2ec:	4629      	mov	r1, r5
 2ee:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 2f2:	b940      	cbnz	r0, 306 <__divxc3+0x306>
 2f4:	4620      	mov	r0, r4
 2f6:	4629      	mov	r1, r5
 2f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2fc:	4b3e      	ldr	r3, [pc, #248]	; (3f8 <__divxc3+0x3f8>)
 2fe:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 302:	b900      	cbnz	r0, 306 <__divxc3+0x306>
 304:	4606      	mov	r6, r0
 306:	f016 0fff 	tst.w	r6, #255	; 0xff
 30a:	d079      	beq.n	400 <__divxc3+0x400>
 30c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 310:	4610      	mov	r0, r2
 312:	4619      	mov	r1, r3
 314:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 318:	2800      	cmp	r0, #0
 31a:	d171      	bne.n	400 <__divxc3+0x400>
 31c:	68bb      	ldr	r3, [r7, #8]
 31e:	f04f 0401 	mov.w	r4, #1
 322:	f083 0001 	eor.w	r0, r3, #1
 326:	f7ff fffe 	bl	0 <__aeabi_i2d>
 32a:	ee19 3a90 	vmov	r3, s19
 32e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 332:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 334:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 338:	f8d7 8058 	ldr.w	r8, [r7, #88]	; 0x58
 33c:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 340:	61b8      	str	r0, [r7, #24]
 342:	4313      	orrs	r3, r2
 344:	4640      	mov	r0, r8
 346:	4649      	mov	r1, r9
 348:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 34c:	61fb      	str	r3, [r7, #28]
 34e:	4b2a      	ldr	r3, [pc, #168]	; (3f8 <__divxc3+0x3f8>)
 350:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 354:	b940      	cbnz	r0, 368 <__divxc3+0x368>
 356:	4640      	mov	r0, r8
 358:	4649      	mov	r1, r9
 35a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 35e:	4b26      	ldr	r3, [pc, #152]	; (3f8 <__divxc3+0x3f8>)
 360:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 364:	b900      	cbnz	r0, 368 <__divxc3+0x368>
 366:	4604      	mov	r4, r0
 368:	f084 0001 	eor.w	r0, r4, #1
 36c:	f000 0001 	and.w	r0, r0, #1
 370:	f7ff fffe 	bl	0 <__aeabi_i2d>
 374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 376:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 37a:	4680      	mov	r8, r0
 37c:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 380:	4650      	mov	r0, sl
 382:	ea41 0904 	orr.w	r9, r1, r4
 386:	4659      	mov	r1, fp
 388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 38c:	f7ff fffe 	bl	0 <__aeabi_dmul>
 390:	4604      	mov	r4, r0
 392:	460d      	mov	r5, r1
 394:	4642      	mov	r2, r8
 396:	464b      	mov	r3, r9
 398:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 39c:	f7ff fffe 	bl	0 <__aeabi_dmul>
 3a0:	4602      	mov	r2, r0
 3a2:	460b      	mov	r3, r1
 3a4:	4620      	mov	r0, r4
 3a6:	4629      	mov	r1, r5
 3a8:	f7ff fffe 	bl	0 <__aeabi_dadd>
 3ac:	2200      	movs	r2, #0
 3ae:	4b13      	ldr	r3, [pc, #76]	; (3fc <__divxc3+0x3fc>)
 3b0:	f7ff fffe 	bl	0 <__aeabi_dmul>
 3b4:	4604      	mov	r4, r0
 3b6:	460d      	mov	r5, r1
 3b8:	4642      	mov	r2, r8
 3ba:	464b      	mov	r3, r9
 3bc:	4650      	mov	r0, sl
 3be:	4659      	mov	r1, fp
 3c0:	46a0      	mov	r8, r4
 3c2:	f7ff fffe 	bl	0 <__aeabi_dmul>
 3c6:	46a9      	mov	r9, r5
 3c8:	4604      	mov	r4, r0
 3ca:	460d      	mov	r5, r1
 3cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 3d0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 3d4:	f7ff fffe 	bl	0 <__aeabi_dmul>
 3d8:	4602      	mov	r2, r0
 3da:	460b      	mov	r3, r1
 3dc:	4620      	mov	r0, r4
 3de:	4629      	mov	r1, r5
 3e0:	f7ff fffe 	bl	0 <__aeabi_dsub>
 3e4:	2200      	movs	r2, #0
 3e6:	4b05      	ldr	r3, [pc, #20]	; (3fc <__divxc3+0x3fc>)
 3e8:	f7ff fffe 	bl	0 <__aeabi_dmul>
 3ec:	e9c7 8904 	strd	r8, r9, [r7, #16]
 3f0:	4680      	mov	r8, r0
 3f2:	4689      	mov	r9, r1
 3f4:	e6c7      	b.n	186 <__divxc3+0x186>
 3f6:	bf00      	nop
 3f8:	7fefffff 	.word	0x7fefffff
 3fc:	7ff00000 	.word	0x7ff00000
 400:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 404:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 408:	4b74      	ldr	r3, [pc, #464]	; (5dc <__divxc3+0x5dc>)
 40a:	4620      	mov	r0, r4
 40c:	4629      	mov	r1, r5
 40e:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 412:	2800      	cmp	r0, #0
 414:	f47f aeb7 	bne.w	186 <__divxc3+0x186>
 418:	4620      	mov	r0, r4
 41a:	4629      	mov	r1, r5
 41c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 420:	4b6e      	ldr	r3, [pc, #440]	; (5dc <__divxc3+0x5dc>)
 422:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 426:	2800      	cmp	r0, #0
 428:	f47f aead 	bne.w	186 <__divxc3+0x186>
 42c:	2300      	movs	r3, #0
 42e:	2200      	movs	r2, #0
 430:	e9d7 0100 	ldrd	r0, r1, [r7]
 434:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
 438:	68bb      	ldr	r3, [r7, #8]
 43a:	2800      	cmp	r0, #0
 43c:	bf08      	it	eq
 43e:	2300      	moveq	r3, #0
 440:	2b00      	cmp	r3, #0
 442:	f43f aea0 	beq.w	186 <__divxc3+0x186>
 446:	ee19 2a10 	vmov	r2, s18
 44a:	ec51 0b19 	vmov	r0, r1, d9
 44e:	460b      	mov	r3, r1
 450:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 454:	2800      	cmp	r0, #0
 456:	f47f ae96 	bne.w	186 <__divxc3+0x186>
 45a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 45e:	4b5f      	ldr	r3, [pc, #380]	; (5dc <__divxc3+0x5dc>)
 460:	f04f 0601 	mov.w	r6, #1
 464:	e9d7 4116 	ldrd	r4, r1, [r7, #88]	; 0x58
 468:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 46c:	4620      	mov	r0, r4
 46e:	4629      	mov	r1, r5
 470:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 474:	b940      	cbnz	r0, 488 <__divxc3+0x488>
 476:	4620      	mov	r0, r4
 478:	4629      	mov	r1, r5
 47a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 47e:	4b57      	ldr	r3, [pc, #348]	; (5dc <__divxc3+0x5dc>)
 480:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 484:	b900      	cbnz	r0, 488 <__divxc3+0x488>
 486:	4606      	mov	r6, r0
 488:	f016 0fff 	tst.w	r6, #255	; 0xff
 48c:	f43f ae7b 	beq.w	186 <__divxc3+0x186>
 490:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 494:	4610      	mov	r0, r2
 496:	4619      	mov	r1, r3
 498:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 49c:	2800      	cmp	r0, #0
 49e:	f47f ae72 	bne.w	186 <__divxc3+0x186>
 4a2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
 4a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 4aa:	4b4c      	ldr	r3, [pc, #304]	; (5dc <__divxc3+0x5dc>)
 4ac:	4650      	mov	r0, sl
 4ae:	4629      	mov	r1, r5
 4b0:	f04f 0601 	mov.w	r6, #1
 4b4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 4b8:	b940      	cbnz	r0, 4cc <__divxc3+0x4cc>
 4ba:	4650      	mov	r0, sl
 4bc:	4629      	mov	r1, r5
 4be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 4c2:	4b46      	ldr	r3, [pc, #280]	; (5dc <__divxc3+0x5dc>)
 4c4:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 4c8:	b900      	cbnz	r0, 4cc <__divxc3+0x4cc>
 4ca:	4606      	mov	r6, r0
 4cc:	f086 0001 	eor.w	r0, r6, #1
 4d0:	f04f 0401 	mov.w	r4, #1
 4d4:	f000 0001 	and.w	r0, r0, #1
 4d8:	f7ff fffe 	bl	0 <__aeabi_i2d>
 4dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 4de:	f00b 4300 	and.w	r3, fp, #2147483648	; 0x80000000
 4e2:	f8d7 8068 	ldr.w	r8, [r7, #104]	; 0x68
 4e6:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 4ea:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 4ee:	61b8      	str	r0, [r7, #24]
 4f0:	4640      	mov	r0, r8
 4f2:	4313      	orrs	r3, r2
 4f4:	4649      	mov	r1, r9
 4f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 4fa:	61fb      	str	r3, [r7, #28]
 4fc:	4b37      	ldr	r3, [pc, #220]	; (5dc <__divxc3+0x5dc>)
 4fe:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 502:	b940      	cbnz	r0, 516 <__divxc3+0x516>
 504:	4640      	mov	r0, r8
 506:	4649      	mov	r1, r9
 508:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 50c:	4b33      	ldr	r3, [pc, #204]	; (5dc <__divxc3+0x5dc>)
 50e:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 512:	b900      	cbnz	r0, 516 <__divxc3+0x516>
 514:	4604      	mov	r4, r0
 516:	f084 0001 	eor.w	r0, r4, #1
 51a:	f000 0001 	and.w	r0, r0, #1
 51e:	f7ff fffe 	bl	0 <__aeabi_i2d>
 522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 528:	4605      	mov	r5, r0
 52a:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 52e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 532:	ea41 0604 	orr.w	r6, r1, r4
 536:	4652      	mov	r2, sl
 538:	465b      	mov	r3, fp
 53a:	ec51 0b19 	vmov	r0, r1, d9
 53e:	f7ff fffe 	bl	0 <__aeabi_dmul>
 542:	4680      	mov	r8, r0
 544:	4689      	mov	r9, r1
 546:	462a      	mov	r2, r5
 548:	4633      	mov	r3, r6
 54a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 54e:	f7ff fffe 	bl	0 <__aeabi_dmul>
 552:	4602      	mov	r2, r0
 554:	460b      	mov	r3, r1
 556:	4640      	mov	r0, r8
 558:	4649      	mov	r1, r9
 55a:	f7ff fffe 	bl	0 <__aeabi_dadd>
 55e:	2200      	movs	r2, #0
 560:	2300      	movs	r3, #0
 562:	f7ff fffe 	bl	0 <__aeabi_dmul>
 566:	4652      	mov	r2, sl
 568:	4680      	mov	r8, r0
 56a:	4689      	mov	r9, r1
 56c:	465b      	mov	r3, fp
 56e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 572:	f7ff fffe 	bl	0 <__aeabi_dmul>
 576:	462a      	mov	r2, r5
 578:	4604      	mov	r4, r0
 57a:	460d      	mov	r5, r1
 57c:	4633      	mov	r3, r6
 57e:	ec51 0b19 	vmov	r0, r1, d9
 582:	f7ff fffe 	bl	0 <__aeabi_dmul>
 586:	4602      	mov	r2, r0
 588:	460b      	mov	r3, r1
 58a:	4620      	mov	r0, r4
 58c:	4629      	mov	r1, r5
 58e:	f7ff fffe 	bl	0 <__aeabi_dsub>
 592:	2200      	movs	r2, #0
 594:	2300      	movs	r3, #0
 596:	f7ff fffe 	bl	0 <__aeabi_dmul>
 59a:	e9c7 8904 	strd	r8, r9, [r7, #16]
 59e:	4680      	mov	r8, r0
 5a0:	4689      	mov	r9, r1
 5a2:	e5f0      	b.n	186 <__divxc3+0x186>
 5a4:	f1bb 0f00 	cmp.w	fp, #0
 5a8:	f04f 0400 	mov.w	r4, #0
 5ac:	4d0c      	ldr	r5, [pc, #48]	; (5e0 <__divxc3+0x5e0>)
 5ae:	da01      	bge.n	5b4 <__divxc3+0x5b4>
 5b0:	2400      	movs	r4, #0
 5b2:	4d0c      	ldr	r5, [pc, #48]	; (5e4 <__divxc3+0x5e4>)
 5b4:	4620      	mov	r0, r4
 5b6:	4629      	mov	r1, r5
 5b8:	ec53 2b19 	vmov	r2, r3, d9
 5bc:	f7ff fffe 	bl	0 <__aeabi_dmul>
 5c0:	4680      	mov	r8, r0
 5c2:	4689      	mov	r9, r1
 5c4:	4620      	mov	r0, r4
 5c6:	4629      	mov	r1, r5
 5c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 5cc:	f7ff fffe 	bl	0 <__aeabi_dmul>
 5d0:	e9c7 8904 	strd	r8, r9, [r7, #16]
 5d4:	4680      	mov	r8, r0
 5d6:	4689      	mov	r9, r1
 5d8:	e5d5      	b.n	186 <__divxc3+0x186>
 5da:	bf00      	nop
 5dc:	7fefffff 	.word	0x7fefffff
 5e0:	7ff00000 	.word	0x7ff00000
 5e4:	fff00000 	.word	0xfff00000

extendhfsf2.o:     file format elf32-littlearm


Disassembly of section .text.__extendhfsf2:

00000000 <__aeabi_h2f>:
   0:	f3c0 030e 	ubfx	r3, r0, #0, #15
   4:	f400 4000 	and.w	r0, r0, #32768	; 0x8000
   8:	f5a3 6280 	sub.w	r2, r3, #1024	; 0x400
   c:	f5b2 4ff0 	cmp.w	r2, #30720	; 0x7800
  10:	b480      	push	{r7}
  12:	af00      	add	r7, sp, #0
  14:	d208      	bcs.n	28 <__aeabi_h2f+0x28>
  16:	035b      	lsls	r3, r3, #13
  18:	f103 5360 	add.w	r3, r3, #939524096	; 0x38000000
  1c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr
  28:	f5b3 4ff8 	cmp.w	r3, #31744	; 0x7c00
  2c:	d30a      	bcc.n	44 <__aeabi_h2f+0x44>
  2e:	4a0f      	ldr	r2, [pc, #60]	; (6c <__aeabi_h2f+0x6c>)
  30:	ea02 3343 	and.w	r3, r2, r3, lsl #13
  34:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  38:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  3c:	46bd      	mov	sp, r7
  3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  42:	4770      	bx	lr
  44:	2b00      	cmp	r3, #0
  46:	d0e9      	beq.n	1c <__aeabi_h2f+0x1c>
  48:	fab3 f283 	clz	r2, r3
  4c:	f1a2 0108 	sub.w	r1, r2, #8
  50:	f1c2 0286 	rsb	r2, r2, #134	; 0x86
  54:	408b      	lsls	r3, r1
  56:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
  5a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
  5e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  62:	46bd      	mov	sp, r7
  64:	f85d 7b04 	ldr.w	r7, [sp], #4
  68:	4770      	bx	lr
  6a:	bf00      	nop
  6c:	007fe000 	.word	0x007fe000

Disassembly of section .text.__gnu_h2f_ieee:

00000000 <__gnu_h2f_ieee>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	46bd      	mov	sp, r7
   6:	f85d 7b04 	ldr.w	r7, [sp], #4
   a:	f7ff bffe 	b.w	0 <__gnu_h2f_ieee>
   e:	bf00      	nop

ffsti2.o:     file format elf32-littlearm


fixsfsivfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__fixsfsivfp>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr
   e:	bf00      	nop

fixunssfsivfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__fixunssfsivfp>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr
   e:	bf00      	nop

floatsisfvfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__floatsisfvfp>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr
   e:	bf00      	nop

floatunssisfvfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__floatunssisfvfp>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eef8 7a67 	vcvt.f32.u32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr
   e:	bf00      	nop

int_util.o:     file format elf32-littlearm


Disassembly of section .text.unlikely.__compilerrt_abort_impl:

00000000 <__compilerrt_abort_impl>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	deff      	udf	#255	; 0xff

modsi3.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__modsi3>:
   0:	4209      	tst	r1, r1
   2:	d004      	beq.n	e <__modsi3+0xe>
   4:	fb90 f2f1 	sdiv	r2, r0, r1
   8:	fb02 0011 	mls	r0, r2, r1, r0
   c:	4770      	bx	lr
   e:	f04f 0000 	mov.w	r0, #0
  12:	4770      	bx	lr

muldc3.o:     file format elf32-littlearm


Disassembly of section .text.__muldc3:

00000000 <__muldc3>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	ed2d 8b02 	vpush	{d8}
   8:	b08f      	sub	sp, #60	; 0x3c
   a:	4690      	mov	r8, r2
   c:	4699      	mov	r9, r3
   e:	4619      	mov	r1, r3
  10:	af00      	add	r7, sp, #0
  12:	4604      	mov	r4, r0
  14:	4610      	mov	r0, r2
  16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
  1a:	f7ff fffe 	bl	0 <__aeabi_dmul>
  1e:	4682      	mov	sl, r0
  20:	468b      	mov	fp, r1
  22:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
  26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
  2a:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
  2e:	f7ff fffe 	bl	0 <__aeabi_dmul>
  32:	4682      	mov	sl, r0
  34:	468b      	mov	fp, r1
  36:	4640      	mov	r0, r8
  38:	4655      	mov	r5, sl
  3a:	4649      	mov	r1, r9
  3c:	465e      	mov	r6, fp
  3e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
  42:	e9c7 5606 	strd	r5, r6, [r7, #24]
  46:	f7ff fffe 	bl	0 <__aeabi_dmul>
  4a:	4682      	mov	sl, r0
  4c:	468b      	mov	fp, r1
  4e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
  52:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
  56:	e9c7 ab08 	strd	sl, fp, [r7, #32]
  5a:	f7ff fffe 	bl	0 <__aeabi_dmul>
  5e:	4682      	mov	sl, r0
  60:	468b      	mov	fp, r1
  62:	462a      	mov	r2, r5
  64:	4633      	mov	r3, r6
  66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
  6a:	e9c7 ab04 	strd	sl, fp, [r7, #16]
  6e:	f7ff fffe 	bl	0 <__aeabi_dsub>
  72:	4652      	mov	r2, sl
  74:	465b      	mov	r3, fp
  76:	4605      	mov	r5, r0
  78:	460e      	mov	r6, r1
  7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
  7e:	f7ff fffe 	bl	0 <__aeabi_dadd>
  82:	4602      	mov	r2, r0
  84:	460b      	mov	r3, r1
  86:	4682      	mov	sl, r0
  88:	468b      	mov	fp, r1
  8a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  8e:	e9c7 560c 	strd	r5, r6, [r7, #48]	; 0x30
  92:	b130      	cbz	r0, a2 <__muldc3+0xa2>
  94:	462a      	mov	r2, r5
  96:	4633      	mov	r3, r6
  98:	4628      	mov	r0, r5
  9a:	4631      	mov	r1, r6
  9c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  a0:	b960      	cbnz	r0, bc <__muldc3+0xbc>
  a2:	4620      	mov	r0, r4
  a4:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
  a8:	373c      	adds	r7, #60	; 0x3c
  aa:	ed84 7b00 	vstr	d7, [r4]
  ae:	e9c4 ab02 	strd	sl, fp, [r4, #8]
  b2:	46bd      	mov	sp, r7
  b4:	ecbd 8b02 	vpop	{d8}
  b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  bc:	f04f 0101 	mov.w	r1, #1
  c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  c4:	4ba3      	ldr	r3, [pc, #652]	; (354 <__muldc3+0x354>)
  c6:	4640      	mov	r0, r8
  c8:	7239      	strb	r1, [r7, #8]
  ca:	f029 4100 	bic.w	r1, r9, #2147483648	; 0x80000000
  ce:	4645      	mov	r5, r8
  d0:	460e      	mov	r6, r1
  d2:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  d6:	b940      	cbnz	r0, ea <__muldc3+0xea>
  d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  dc:	4b9d      	ldr	r3, [pc, #628]	; (354 <__muldc3+0x354>)
  de:	4640      	mov	r0, r8
  e0:	4631      	mov	r1, r6
  e2:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  e6:	b900      	cbnz	r0, ea <__muldc3+0xea>
  e8:	7238      	strb	r0, [r7, #8]
  ea:	7a3b      	ldrb	r3, [r7, #8]
  ec:	4628      	mov	r0, r5
  ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  f2:	4631      	mov	r1, r6
  f4:	f083 0c01 	eor.w	ip, r3, #1
  f8:	4b96      	ldr	r3, [pc, #600]	; (354 <__muldc3+0x354>)
  fa:	ec46 5b18 	vmov	d8, r5, r6
  fe:	fa5f f58c 	uxtb.w	r5, ip
 102:	60bd      	str	r5, [r7, #8]
 104:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 108:	b948      	cbnz	r0, 11e <__muldc3+0x11e>
 10a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 10e:	4b91      	ldr	r3, [pc, #580]	; (354 <__muldc3+0x354>)
 110:	ec51 0b18 	vmov	r0, r1, d8
 114:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 118:	2800      	cmp	r0, #0
 11a:	f000 80cd 	beq.w	2b8 <__muldc3+0x2b8>
 11e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 124:	4b8b      	ldr	r3, [pc, #556]	; (354 <__muldc3+0x354>)
 126:	460d      	mov	r5, r1
 128:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 12a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 12e:	4628      	mov	r0, r5
 130:	460e      	mov	r6, r1
 132:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 136:	b948      	cbnz	r0, 14c <__muldc3+0x14c>
 138:	4628      	mov	r0, r5
 13a:	4631      	mov	r1, r6
 13c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 140:	4b84      	ldr	r3, [pc, #528]	; (354 <__muldc3+0x354>)
 142:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 146:	2800      	cmp	r0, #0
 148:	f000 80b6 	beq.w	2b8 <__muldc3+0x2b8>
 14c:	2300      	movs	r3, #0
 14e:	603b      	str	r3, [r7, #0]
 150:	6f39      	ldr	r1, [r7, #112]	; 0x70
 152:	f04f 0301 	mov.w	r3, #1
 156:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 15a:	460d      	mov	r5, r1
 15c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 15e:	723b      	strb	r3, [r7, #8]
 160:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 164:	4b7b      	ldr	r3, [pc, #492]	; (354 <__muldc3+0x354>)
 166:	4628      	mov	r0, r5
 168:	460e      	mov	r6, r1
 16a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 16e:	b940      	cbnz	r0, 182 <__muldc3+0x182>
 170:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 174:	4b77      	ldr	r3, [pc, #476]	; (354 <__muldc3+0x354>)
 176:	4628      	mov	r0, r5
 178:	4631      	mov	r1, r6
 17a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 17e:	b900      	cbnz	r0, 182 <__muldc3+0x182>
 180:	7238      	strb	r0, [r7, #8]
 182:	7a3b      	ldrb	r3, [r7, #8]
 184:	4628      	mov	r0, r5
 186:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 18a:	4631      	mov	r1, r6
 18c:	f083 0c01 	eor.w	ip, r3, #1
 190:	4b70      	ldr	r3, [pc, #448]	; (354 <__muldc3+0x354>)
 192:	ec46 5b18 	vmov	d8, r5, r6
 196:	fa5f f58c 	uxtb.w	r5, ip
 19a:	607d      	str	r5, [r7, #4]
 19c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 1a0:	2800      	cmp	r0, #0
 1a2:	f040 80db 	bne.w	35c <__muldc3+0x35c>
 1a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1aa:	4b6a      	ldr	r3, [pc, #424]	; (354 <__muldc3+0x354>)
 1ac:	ec51 0b18 	vmov	r0, r1, d8
 1b0:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 1b4:	2800      	cmp	r0, #0
 1b6:	f040 80d1 	bne.w	35c <__muldc3+0x35c>
 1ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 1bc:	60bb      	str	r3, [r7, #8]
 1be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 1c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 1c4:	60fb      	str	r3, [r7, #12]
 1c6:	6878      	ldr	r0, [r7, #4]
 1c8:	f04f 0501 	mov.w	r5, #1
 1cc:	f7ff fffe 	bl	0 <__aeabi_i2d>
 1d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 1d2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 1d6:	4682      	mov	sl, r0
 1d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 1dc:	ea42 0b03 	orr.w	fp, r2, r3
 1e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1e4:	4b5b      	ldr	r3, [pc, #364]	; (354 <__muldc3+0x354>)
 1e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 1ea:	e9c7 ab1c 	strd	sl, fp, [r7, #112]	; 0x70
 1ee:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 1f2:	b940      	cbnz	r0, 206 <__muldc3+0x206>
 1f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1f8:	4b56      	ldr	r3, [pc, #344]	; (354 <__muldc3+0x354>)
 1fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 1fe:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 202:	b900      	cbnz	r0, 206 <__muldc3+0x206>
 204:	4605      	mov	r5, r0
 206:	f085 0001 	eor.w	r0, r5, #1
 20a:	f000 0001 	and.w	r0, r0, #1
 20e:	f7ff fffe 	bl	0 <__aeabi_i2d>
 212:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 214:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 218:	4682      	mov	sl, r0
 21a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 21e:	4640      	mov	r0, r8
 220:	4649      	mov	r1, r9
 222:	ea42 0b03 	orr.w	fp, r2, r3
 226:	4642      	mov	r2, r8
 228:	464b      	mov	r3, r9
 22a:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	; 0x78
 22e:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 232:	2800      	cmp	r0, #0
 234:	f040 8165 	bne.w	502 <__muldc3+0x502>
 238:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 23c:	4610      	mov	r0, r2
 23e:	4619      	mov	r1, r3
 240:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 244:	2800      	cmp	r0, #0
 246:	f040 8151 	bne.w	4ec <__muldc3+0x4ec>
 24a:	4640      	mov	r0, r8
 24c:	4649      	mov	r1, r9
 24e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 252:	f7ff fffe 	bl	0 <__aeabi_dmul>
 256:	4682      	mov	sl, r0
 258:	468b      	mov	fp, r1
 25a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 25e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 262:	f7ff fffe 	bl	0 <__aeabi_dmul>
 266:	4602      	mov	r2, r0
 268:	460b      	mov	r3, r1
 26a:	4650      	mov	r0, sl
 26c:	4659      	mov	r1, fp
 26e:	f7ff fffe 	bl	0 <__aeabi_dsub>
 272:	2200      	movs	r2, #0
 274:	4b38      	ldr	r3, [pc, #224]	; (358 <__muldc3+0x358>)
 276:	f7ff fffe 	bl	0 <__aeabi_dmul>
 27a:	4605      	mov	r5, r0
 27c:	460e      	mov	r6, r1
 27e:	4640      	mov	r0, r8
 280:	4649      	mov	r1, r9
 282:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 286:	f7ff fffe 	bl	0 <__aeabi_dmul>
 28a:	4680      	mov	r8, r0
 28c:	4689      	mov	r9, r1
 28e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 292:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 296:	f7ff fffe 	bl	0 <__aeabi_dmul>
 29a:	4602      	mov	r2, r0
 29c:	460b      	mov	r3, r1
 29e:	4640      	mov	r0, r8
 2a0:	4649      	mov	r1, r9
 2a2:	f7ff fffe 	bl	0 <__aeabi_dadd>
 2a6:	2200      	movs	r2, #0
 2a8:	4b2b      	ldr	r3, [pc, #172]	; (358 <__muldc3+0x358>)
 2aa:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2ae:	4682      	mov	sl, r0
 2b0:	468b      	mov	fp, r1
 2b2:	e9c7 560c 	strd	r5, r6, [r7, #48]	; 0x30
 2b6:	e6f4      	b.n	a2 <__muldc3+0xa2>
 2b8:	f04f 0301 	mov.w	r3, #1
 2bc:	68b8      	ldr	r0, [r7, #8]
 2be:	713b      	strb	r3, [r7, #4]
 2c0:	f7ff fffe 	bl	0 <__aeabi_i2d>
 2c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 2c6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 2ca:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 2cc:	461d      	mov	r5, r3
 2ce:	f009 4300 	and.w	r3, r9, #2147483648	; 0x80000000
 2d2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 2d6:	60b8      	str	r0, [r7, #8]
 2d8:	4313      	orrs	r3, r2
 2da:	4628      	mov	r0, r5
 2dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2e0:	460e      	mov	r6, r1
 2e2:	60fb      	str	r3, [r7, #12]
 2e4:	4b1b      	ldr	r3, [pc, #108]	; (354 <__muldc3+0x354>)
 2e6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 2ea:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 2ee:	b940      	cbnz	r0, 302 <__muldc3+0x302>
 2f0:	4628      	mov	r0, r5
 2f2:	4631      	mov	r1, r6
 2f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2f8:	4b16      	ldr	r3, [pc, #88]	; (354 <__muldc3+0x354>)
 2fa:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 2fe:	b900      	cbnz	r0, 302 <__muldc3+0x302>
 300:	7138      	strb	r0, [r7, #4]
 302:	793b      	ldrb	r3, [r7, #4]
 304:	f083 0001 	eor.w	r0, r3, #1
 308:	f000 0001 	and.w	r0, r0, #1
 30c:	f7ff fffe 	bl	0 <__aeabi_i2d>
 310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 312:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 316:	4605      	mov	r5, r0
 318:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 31c:	4313      	orrs	r3, r2
 31e:	461e      	mov	r6, r3
 320:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 324:	ec46 5b17 	vmov	d7, r5, r6
 328:	4610      	mov	r0, r2
 32a:	4619      	mov	r1, r3
 32c:	ed87 7b1a 	vstr	d7, [r7, #104]	; 0x68
 330:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 334:	2800      	cmp	r0, #0
 336:	f040 80ce 	bne.w	4d6 <__muldc3+0x4d6>
 33a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 33e:	4610      	mov	r0, r2
 340:	4619      	mov	r1, r3
 342:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 346:	2800      	cmp	r0, #0
 348:	f040 80b8 	bne.w	4bc <__muldc3+0x4bc>
 34c:	2301      	movs	r3, #1
 34e:	603b      	str	r3, [r7, #0]
 350:	e6fe      	b.n	150 <__muldc3+0x150>
 352:	bf00      	nop
 354:	7fefffff 	.word	0x7fefffff
 358:	7ff00000 	.word	0x7ff00000
 35c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 35e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 362:	4b80      	ldr	r3, [pc, #512]	; (564 <__muldc3+0x564>)
 364:	60b9      	str	r1, [r7, #8]
 366:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 368:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 36c:	60f9      	str	r1, [r7, #12]
 36e:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 372:	4628      	mov	r0, r5
 374:	4631      	mov	r1, r6
 376:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 37a:	b948      	cbnz	r0, 390 <__muldc3+0x390>
 37c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 380:	4b78      	ldr	r3, [pc, #480]	; (564 <__muldc3+0x564>)
 382:	4628      	mov	r0, r5
 384:	4631      	mov	r1, r6
 386:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 38a:	2800      	cmp	r0, #0
 38c:	f43f af1b 	beq.w	1c6 <__muldc3+0x1c6>
 390:	683b      	ldr	r3, [r7, #0]
 392:	2b00      	cmp	r3, #0
 394:	f47f af59 	bne.w	24a <__muldc3+0x24a>
 398:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 39c:	4b71      	ldr	r3, [pc, #452]	; (564 <__muldc3+0x564>)
 39e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 3a2:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 3a6:	60bd      	str	r5, [r7, #8]
 3a8:	60f9      	str	r1, [r7, #12]
 3aa:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 3ae:	4628      	mov	r0, r5
 3b0:	4631      	mov	r1, r6
 3b2:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 3b6:	b940      	cbnz	r0, 3ca <__muldc3+0x3ca>
 3b8:	4628      	mov	r0, r5
 3ba:	4631      	mov	r1, r6
 3bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 3c0:	4b68      	ldr	r3, [pc, #416]	; (564 <__muldc3+0x564>)
 3c2:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 3c6:	2800      	cmp	r0, #0
 3c8:	d04c      	beq.n	464 <__muldc3+0x464>
 3ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 3ce:	4b65      	ldr	r3, [pc, #404]	; (564 <__muldc3+0x564>)
 3d0:	e9d7 5606 	ldrd	r5, r6, [r7, #24]
 3d4:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 3d8:	62bd      	str	r5, [r7, #40]	; 0x28
 3da:	62f9      	str	r1, [r7, #44]	; 0x2c
 3dc:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 3e0:	4628      	mov	r0, r5
 3e2:	4631      	mov	r1, r6
 3e4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 3e8:	b940      	cbnz	r0, 3fc <__muldc3+0x3fc>
 3ea:	4628      	mov	r0, r5
 3ec:	4631      	mov	r1, r6
 3ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 3f2:	4b5c      	ldr	r3, [pc, #368]	; (564 <__muldc3+0x564>)
 3f4:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 3f8:	2800      	cmp	r0, #0
 3fa:	d033      	beq.n	464 <__muldc3+0x464>
 3fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 400:	4b58      	ldr	r3, [pc, #352]	; (564 <__muldc3+0x564>)
 402:	e9d7 5608 	ldrd	r5, r6, [r7, #32]
 406:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 40a:	62bd      	str	r5, [r7, #40]	; 0x28
 40c:	62f9      	str	r1, [r7, #44]	; 0x2c
 40e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 412:	4628      	mov	r0, r5
 414:	4631      	mov	r1, r6
 416:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 41a:	b938      	cbnz	r0, 42c <__muldc3+0x42c>
 41c:	4628      	mov	r0, r5
 41e:	4631      	mov	r1, r6
 420:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 424:	4b4f      	ldr	r3, [pc, #316]	; (564 <__muldc3+0x564>)
 426:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 42a:	b1d8      	cbz	r0, 464 <__muldc3+0x464>
 42c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 430:	4b4c      	ldr	r3, [pc, #304]	; (564 <__muldc3+0x564>)
 432:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 436:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 43a:	62bd      	str	r5, [r7, #40]	; 0x28
 43c:	62f9      	str	r1, [r7, #44]	; 0x2c
 43e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 442:	4628      	mov	r0, r5
 444:	4631      	mov	r1, r6
 446:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 44a:	2800      	cmp	r0, #0
 44c:	f47f ae29 	bne.w	a2 <__muldc3+0xa2>
 450:	4628      	mov	r0, r5
 452:	4631      	mov	r1, r6
 454:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 458:	4b42      	ldr	r3, [pc, #264]	; (564 <__muldc3+0x564>)
 45a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 45e:	2800      	cmp	r0, #0
 460:	f47f ae1f 	bne.w	a2 <__muldc3+0xa2>
 464:	4642      	mov	r2, r8
 466:	464b      	mov	r3, r9
 468:	4640      	mov	r0, r8
 46a:	4649      	mov	r1, r9
 46c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 470:	2800      	cmp	r0, #0
 472:	d169      	bne.n	548 <__muldc3+0x548>
 474:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 478:	4610      	mov	r0, r2
 47a:	4619      	mov	r1, r3
 47c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 480:	2800      	cmp	r0, #0
 482:	d156      	bne.n	532 <__muldc3+0x532>
 484:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 488:	4610      	mov	r0, r2
 48a:	4619      	mov	r1, r3
 48c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 490:	2800      	cmp	r0, #0
 492:	d143      	bne.n	51c <__muldc3+0x51c>
 494:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 498:	4610      	mov	r0, r2
 49a:	4619      	mov	r1, r3
 49c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 4a0:	2800      	cmp	r0, #0
 4a2:	f43f aed2 	beq.w	24a <__muldc3+0x24a>
 4a6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 4a8:	2200      	movs	r2, #0
 4aa:	2300      	movs	r3, #0
 4ac:	2900      	cmp	r1, #0
 4ae:	da02      	bge.n	4b6 <__muldc3+0x4b6>
 4b0:	2200      	movs	r2, #0
 4b2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4b6:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 4ba:	e6c6      	b.n	24a <__muldc3+0x24a>
 4bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 4be:	2200      	movs	r2, #0
 4c0:	2300      	movs	r3, #0
 4c2:	2900      	cmp	r1, #0
 4c4:	da02      	bge.n	4cc <__muldc3+0x4cc>
 4c6:	2200      	movs	r2, #0
 4c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4cc:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 4d0:	2301      	movs	r3, #1
 4d2:	603b      	str	r3, [r7, #0]
 4d4:	e63c      	b.n	150 <__muldc3+0x150>
 4d6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 4d8:	2200      	movs	r2, #0
 4da:	2300      	movs	r3, #0
 4dc:	2900      	cmp	r1, #0
 4de:	da02      	bge.n	4e6 <__muldc3+0x4e6>
 4e0:	2200      	movs	r2, #0
 4e2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4e6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 4ea:	e726      	b.n	33a <__muldc3+0x33a>
 4ec:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 4ee:	2200      	movs	r2, #0
 4f0:	2300      	movs	r3, #0
 4f2:	2900      	cmp	r1, #0
 4f4:	da02      	bge.n	4fc <__muldc3+0x4fc>
 4f6:	2200      	movs	r2, #0
 4f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4fc:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 500:	e6a3      	b.n	24a <__muldc3+0x24a>
 502:	f1b9 0f00 	cmp.w	r9, #0
 506:	f04f 0200 	mov.w	r2, #0
 50a:	f04f 0300 	mov.w	r3, #0
 50e:	da02      	bge.n	516 <__muldc3+0x516>
 510:	2200      	movs	r2, #0
 512:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 516:	4690      	mov	r8, r2
 518:	4699      	mov	r9, r3
 51a:	e68d      	b.n	238 <__muldc3+0x238>
 51c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 51e:	2200      	movs	r2, #0
 520:	2300      	movs	r3, #0
 522:	2900      	cmp	r1, #0
 524:	da02      	bge.n	52c <__muldc3+0x52c>
 526:	2200      	movs	r2, #0
 528:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 52c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 530:	e7b0      	b.n	494 <__muldc3+0x494>
 532:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 534:	2200      	movs	r2, #0
 536:	2300      	movs	r3, #0
 538:	2900      	cmp	r1, #0
 53a:	da02      	bge.n	542 <__muldc3+0x542>
 53c:	2200      	movs	r2, #0
 53e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 542:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 546:	e79d      	b.n	484 <__muldc3+0x484>
 548:	f1b9 0f00 	cmp.w	r9, #0
 54c:	f04f 0200 	mov.w	r2, #0
 550:	f04f 0300 	mov.w	r3, #0
 554:	da02      	bge.n	55c <__muldc3+0x55c>
 556:	2200      	movs	r2, #0
 558:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 55c:	4690      	mov	r8, r2
 55e:	4699      	mov	r9, r3
 560:	e788      	b.n	474 <__muldc3+0x474>
 562:	bf00      	nop
 564:	7fefffff 	.word	0x7fefffff

mulsc3.o:     file format elf32-littlearm


Disassembly of section .text.__mulsc3:

00000000 <__mulsc3>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	ee04 1a90 	vmov	s9, r1
   8:	ee07 2a90 	vmov	s15, r2
   c:	ee04 3a10 	vmov	s8, r3
  10:	edd7 3a01 	vldr	s7, [r7, #4]
  14:	ee64 5a27 	vmul.f32	s11, s8, s15
  18:	ee24 5aa3 	vmul.f32	s10, s9, s7
  1c:	ee64 6a84 	vmul.f32	s13, s9, s8
  20:	ee27 6aa3 	vmul.f32	s12, s15, s7
  24:	ee35 7a25 	vadd.f32	s14, s10, s11
  28:	ee76 1ac6 	vsub.f32	s3, s13, s12
  2c:	eeb4 7a47 	vcmp.f32	s14, s14
  30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  34:	d704      	bvc.n	40 <__mulsc3+0x40>
  36:	eef4 1a61 	vcmp.f32	s3, s3
  3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  3e:	d607      	bvs.n	50 <__mulsc3+0x50>
  40:	edc0 1a00 	vstr	s3, [r0]
  44:	ed80 7a01 	vstr	s14, [r0, #4]
  48:	46bd      	mov	sp, r7
  4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  4e:	4770      	bx	lr
  50:	eeb0 3ae4 	vabs.f32	s6, s9
  54:	eddf 2a8d 	vldr	s5, [pc, #564]	; 28c <__mulsc3+0x28c>
  58:	eeb0 2ae7 	vabs.f32	s4, s15
  5c:	eeb4 3a62 	vcmp.f32	s6, s5
  60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  64:	bfcc      	ite	gt
  66:	2301      	movgt	r3, #1
  68:	2300      	movle	r3, #0
  6a:	f300 8097 	bgt.w	19c <__mulsc3+0x19c>
  6e:	eeb4 2a62 	vcmp.f32	s4, s5
  72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  76:	f300 8091 	bgt.w	19c <__mulsc3+0x19c>
  7a:	2200      	movs	r2, #0
  7c:	eeb0 3ac4 	vabs.f32	s6, s8
  80:	eddf 2a82 	vldr	s5, [pc, #520]	; 28c <__mulsc3+0x28c>
  84:	eeb4 3a62 	vcmp.f32	s6, s5
  88:	eeb0 3ae3 	vabs.f32	s6, s7
  8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  90:	bfcc      	ite	gt
  92:	2301      	movgt	r3, #1
  94:	2300      	movle	r3, #0
  96:	dc48      	bgt.n	12a <__mulsc3+0x12a>
  98:	eeb4 3a62 	vcmp.f32	s6, s5
  9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  a0:	dc43      	bgt.n	12a <__mulsc3+0x12a>
  a2:	bb9a      	cbnz	r2, 10c <__mulsc3+0x10c>
  a4:	eef0 6ae6 	vabs.f32	s13, s13
  a8:	eef4 6a62 	vcmp.f32	s13, s5
  ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  b0:	dc14      	bgt.n	dc <__mulsc3+0xdc>
  b2:	eeb0 6ac6 	vabs.f32	s12, s12
  b6:	eeb4 6a62 	vcmp.f32	s12, s5
  ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  be:	dc0d      	bgt.n	dc <__mulsc3+0xdc>
  c0:	eeb0 5ac5 	vabs.f32	s10, s10
  c4:	eeb4 5a62 	vcmp.f32	s10, s5
  c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  cc:	dc06      	bgt.n	dc <__mulsc3+0xdc>
  ce:	eef0 5ae5 	vabs.f32	s11, s11
  d2:	eef4 5a62 	vcmp.f32	s11, s5
  d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  da:	ddb1      	ble.n	40 <__mulsc3+0x40>
  dc:	eef4 4a64 	vcmp.f32	s9, s9
  e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  e4:	f180 80c8 	bvs.w	278 <__mulsc3+0x278>
  e8:	eef4 7a67 	vcmp.f32	s15, s15
  ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  f0:	f180 80b8 	bvs.w	264 <__mulsc3+0x264>
  f4:	eeb4 4a44 	vcmp.f32	s8, s8
  f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  fc:	f180 80a8 	bvs.w	250 <__mulsc3+0x250>
 100:	eef4 3a63 	vcmp.f32	s7, s7
 104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 108:	f180 8098 	bvs.w	23c <__mulsc3+0x23c>
 10c:	ee63 6ae7 	vnmul.f32	s13, s7, s15
 110:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 290 <__mulsc3+0x290>
 114:	ee67 7a84 	vmul.f32	s15, s15, s8
 118:	eee4 6a84 	vfma.f32	s13, s9, s8
 11c:	eee4 7aa3 	vfma.f32	s15, s9, s7
 120:	ee66 1a87 	vmul.f32	s3, s13, s14
 124:	ee27 7a87 	vmul.f32	s14, s15, s14
 128:	e78a      	b.n	40 <__mulsc3+0x40>
 12a:	ee07 3a10 	vmov	s14, r3
 12e:	eddf 6a57 	vldr	s13, [pc, #348]	; 28c <__mulsc3+0x28c>
 132:	ee14 3a10 	vmov	r3, s8
 136:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 13a:	eeb4 3a66 	vcmp.f32	s6, s13
 13e:	2b00      	cmp	r3, #0
 140:	eeb0 7ac7 	vabs.f32	s14, s14
 144:	bfb8      	it	lt
 146:	eeb1 7a47 	vneglt.f32	s14, s14
 14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 14e:	eef4 4a64 	vcmp.f32	s9, s9
 152:	eeb0 4a47 	vmov.f32	s8, s14
 156:	bfcc      	ite	gt
 158:	2301      	movgt	r3, #1
 15a:	2300      	movle	r3, #0
 15c:	ee07 3a10 	vmov	s14, r3
 160:	ee13 3a90 	vmov	r3, s7
 164:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 168:	2b00      	cmp	r3, #0
 16a:	eeb0 7ac7 	vabs.f32	s14, s14
 16e:	bfb8      	it	lt
 170:	eeb1 7a47 	vneglt.f32	s14, s14
 174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 178:	eef0 3a47 	vmov.f32	s7, s14
 17c:	d63f      	bvs.n	1fe <__mulsc3+0x1fe>
 17e:	eef4 7a67 	vcmp.f32	s15, s15
 182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 186:	d7c1      	bvc.n	10c <__mulsc3+0x10c>
 188:	ee17 3a90 	vmov	r3, s15
 18c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 294 <__mulsc3+0x294>
 190:	eddf 7a41 	vldr	s15, [pc, #260]	; 298 <__mulsc3+0x298>
 194:	2b00      	cmp	r3, #0
 196:	fe67 7a27 	vselge.f32	s15, s14, s15
 19a:	e7b7      	b.n	10c <__mulsc3+0x10c>
 19c:	ee03 3a10 	vmov	s6, r3
 1a0:	eddf 2a3a 	vldr	s5, [pc, #232]	; 28c <__mulsc3+0x28c>
 1a4:	ee14 3a90 	vmov	r3, s9
 1a8:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 1ac:	eeb4 2a62 	vcmp.f32	s4, s5
 1b0:	2b00      	cmp	r3, #0
 1b2:	eeb0 3ac3 	vabs.f32	s6, s6
 1b6:	bfb8      	it	lt
 1b8:	eeb1 3a43 	vneglt.f32	s6, s6
 1bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1c0:	eeb4 4a44 	vcmp.f32	s8, s8
 1c4:	eef0 4a43 	vmov.f32	s9, s6
 1c8:	bfcc      	ite	gt
 1ca:	2301      	movgt	r3, #1
 1cc:	2300      	movle	r3, #0
 1ce:	ee03 3a10 	vmov	s6, r3
 1d2:	ee17 3a90 	vmov	r3, s15
 1d6:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 1da:	2b00      	cmp	r3, #0
 1dc:	eeb0 3ac3 	vabs.f32	s6, s6
 1e0:	bfb8      	it	lt
 1e2:	eeb1 3a43 	vneglt.f32	s6, s6
 1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1ea:	eef0 7a43 	vmov.f32	s15, s6
 1ee:	d61b      	bvs.n	228 <__mulsc3+0x228>
 1f0:	eef4 3a63 	vcmp.f32	s7, s7
 1f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1f8:	d60b      	bvs.n	212 <__mulsc3+0x212>
 1fa:	2201      	movs	r2, #1
 1fc:	e73e      	b.n	7c <__mulsc3+0x7c>
 1fe:	ee14 3a90 	vmov	r3, s9
 202:	ed9f 7a25 	vldr	s14, [pc, #148]	; 298 <__mulsc3+0x298>
 206:	eddf 4a23 	vldr	s9, [pc, #140]	; 294 <__mulsc3+0x294>
 20a:	2b00      	cmp	r3, #0
 20c:	fe64 4a87 	vselge.f32	s9, s9, s14
 210:	e7b5      	b.n	17e <__mulsc3+0x17e>
 212:	ee13 3a90 	vmov	r3, s7
 216:	ed9f 3a1f 	vldr	s6, [pc, #124]	; 294 <__mulsc3+0x294>
 21a:	eddf 3a1f 	vldr	s7, [pc, #124]	; 298 <__mulsc3+0x298>
 21e:	2201      	movs	r2, #1
 220:	2b00      	cmp	r3, #0
 222:	fe63 3a23 	vselge.f32	s7, s6, s7
 226:	e729      	b.n	7c <__mulsc3+0x7c>
 228:	ee14 3a10 	vmov	r3, s8
 22c:	ed9f 3a19 	vldr	s6, [pc, #100]	; 294 <__mulsc3+0x294>
 230:	ed9f 4a19 	vldr	s8, [pc, #100]	; 298 <__mulsc3+0x298>
 234:	2b00      	cmp	r3, #0
 236:	fe23 4a04 	vselge.f32	s8, s6, s8
 23a:	e7d9      	b.n	1f0 <__mulsc3+0x1f0>
 23c:	ee13 3a90 	vmov	r3, s7
 240:	ed9f 7a15 	vldr	s14, [pc, #84]	; 298 <__mulsc3+0x298>
 244:	eddf 3a13 	vldr	s7, [pc, #76]	; 294 <__mulsc3+0x294>
 248:	2b00      	cmp	r3, #0
 24a:	fe63 3a87 	vselge.f32	s7, s7, s14
 24e:	e75d      	b.n	10c <__mulsc3+0x10c>
 250:	ee14 3a10 	vmov	r3, s8
 254:	ed9f 7a10 	vldr	s14, [pc, #64]	; 298 <__mulsc3+0x298>
 258:	ed9f 4a0e 	vldr	s8, [pc, #56]	; 294 <__mulsc3+0x294>
 25c:	2b00      	cmp	r3, #0
 25e:	fe24 4a07 	vselge.f32	s8, s8, s14
 262:	e74d      	b.n	100 <__mulsc3+0x100>
 264:	ee17 3a90 	vmov	r3, s15
 268:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 294 <__mulsc3+0x294>
 26c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 298 <__mulsc3+0x298>
 270:	2b00      	cmp	r3, #0
 272:	fe67 7a27 	vselge.f32	s15, s14, s15
 276:	e73d      	b.n	f4 <__mulsc3+0xf4>
 278:	ee14 3a90 	vmov	r3, s9
 27c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 298 <__mulsc3+0x298>
 280:	eddf 4a04 	vldr	s9, [pc, #16]	; 294 <__mulsc3+0x294>
 284:	2b00      	cmp	r3, #0
 286:	fe64 4a87 	vselge.f32	s9, s9, s14
 28a:	e72d      	b.n	e8 <__mulsc3+0xe8>
 28c:	7f7fffff 	.word	0x7f7fffff
 290:	7f800000 	.word	0x7f800000
 294:	00000000 	.word	0x00000000
 298:	80000000 	.word	0x80000000

mulvdi3.o:     file format elf32-littlearm


Disassembly of section .text.__mulvdi3:

00000000 <__mulvdi3>:
   0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8:	bf08      	it	eq
   a:	2800      	cmpeq	r0, #0
   c:	b087      	sub	sp, #28
   e:	4692      	mov	sl, r2
  10:	469b      	mov	fp, r3
  12:	af00      	add	r7, sp, #0
  14:	d052      	beq.n	bc <__mulvdi3+0xbc>
  16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  1a:	4604      	mov	r4, r0
  1c:	460d      	mov	r5, r1
  1e:	bf08      	it	eq
  20:	2a00      	cmpeq	r2, #0
  22:	d041      	beq.n	a8 <__mulvdi3+0xa8>
  24:	17ca      	asrs	r2, r1, #31
  26:	ea4f 78e3 	mov.w	r8, r3, asr #31
  2a:	ea80 0602 	eor.w	r6, r0, r2
  2e:	ea81 0c02 	eor.w	ip, r1, r2
  32:	ea8a 0108 	eor.w	r1, sl, r8
  36:	ea8b 0e08 	eor.w	lr, fp, r8
  3a:	1ab0      	subs	r0, r6, r2
  3c:	6079      	str	r1, [r7, #4]
  3e:	6138      	str	r0, [r7, #16]
  40:	eb6c 0002 	sbc.w	r0, ip, r2
  44:	ebb1 0108 	subs.w	r1, r1, r8
  48:	6178      	str	r0, [r7, #20]
  4a:	60b9      	str	r1, [r7, #8]
  4c:	eb6e 0108 	sbc.w	r1, lr, r8
  50:	60f9      	str	r1, [r7, #12]
  52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  56:	2802      	cmp	r0, #2
  58:	f171 0100 	sbcs.w	r1, r1, #0
  5c:	db19      	blt.n	92 <__mulvdi3+0x92>
  5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  62:	2802      	cmp	r0, #2
  64:	f171 0100 	sbcs.w	r1, r1, #0
  68:	db13      	blt.n	92 <__mulvdi3+0x92>
  6a:	4542      	cmp	r2, r8
  6c:	bf08      	it	eq
  6e:	4542      	cmpeq	r2, r8
  70:	d02e      	beq.n	d0 <__mulvdi3+0xd0>
  72:	687b      	ldr	r3, [r7, #4]
  74:	2000      	movs	r0, #0
  76:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  7a:	ebb8 0203 	subs.w	r2, r8, r3
  7e:	eb68 030e 	sbc.w	r3, r8, lr
  82:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  8a:	4290      	cmp	r0, r2
  8c:	eb71 0303 	sbcs.w	r3, r1, r3
  90:	db31      	blt.n	f6 <__mulvdi3+0xf6>
  92:	fb04 f30b 	mul.w	r3, r4, fp
  96:	371c      	adds	r7, #28
  98:	fba4 010a 	umull	r0, r1, r4, sl
  9c:	fb0a 3305 	mla	r3, sl, r5, r3
  a0:	4419      	add	r1, r3
  a2:	46bd      	mov	sp, r7
  a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  a8:	2900      	cmp	r1, #0
  aa:	bf08      	it	eq
  ac:	2802      	cmpeq	r0, #2
  ae:	d227      	bcs.n	100 <__mulvdi3+0x100>
  b0:	2000      	movs	r0, #0
  b2:	07e1      	lsls	r1, r4, #31
  b4:	371c      	adds	r7, #28
  b6:	46bd      	mov	sp, r7
  b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  bc:	2b00      	cmp	r3, #0
  be:	bf08      	it	eq
  c0:	2a02      	cmpeq	r2, #2
  c2:	d222      	bcs.n	10a <__mulvdi3+0x10a>
  c4:	2000      	movs	r0, #0
  c6:	07d1      	lsls	r1, r2, #31
  c8:	371c      	adds	r7, #28
  ca:	46bd      	mov	sp, r7
  cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  dc:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  e4:	4290      	cmp	r0, r2
  e6:	eb71 0303 	sbcs.w	r3, r1, r3
  ea:	dad2      	bge.n	92 <__mulvdi3+0x92>
  ec:	4a09      	ldr	r2, [pc, #36]	; (114 <__mulvdi3+0x114>)
  ee:	2129      	movs	r1, #41	; 0x29
  f0:	4809      	ldr	r0, [pc, #36]	; (118 <__mulvdi3+0x118>)
  f2:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  f6:	4a07      	ldr	r2, [pc, #28]	; (114 <__mulvdi3+0x114>)
  f8:	212c      	movs	r1, #44	; 0x2c
  fa:	4807      	ldr	r0, [pc, #28]	; (118 <__mulvdi3+0x118>)
  fc:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
 100:	4a04      	ldr	r2, [pc, #16]	; (114 <__mulvdi3+0x114>)
 102:	211f      	movs	r1, #31
 104:	4804      	ldr	r0, [pc, #16]	; (118 <__mulvdi3+0x118>)
 106:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
 10a:	4a02      	ldr	r2, [pc, #8]	; (114 <__mulvdi3+0x114>)
 10c:	211a      	movs	r1, #26
 10e:	4802      	ldr	r0, [pc, #8]	; (118 <__mulvdi3+0x118>)
 110:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

mulvsi3.o:     file format elf32-littlearm


Disassembly of section .text.__mulvsi3:

00000000 <__mulvsi3>:
   0:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   6:	af00      	add	r7, sp, #0
   8:	d022      	beq.n	50 <__mulvsi3+0x50>
   a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   e:	d01b      	beq.n	48 <__mulvsi3+0x48>
  10:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
  14:	ea81 74e1 	eor.w	r4, r1, r1, asr #31
  18:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
  1c:	eba4 75e1 	sub.w	r5, r4, r1, asr #31
  20:	2b01      	cmp	r3, #1
  22:	ea4f 76e0 	mov.w	r6, r0, asr #31
  26:	ea4f 72e1 	mov.w	r2, r1, asr #31
  2a:	dd0a      	ble.n	42 <__mulvsi3+0x42>
  2c:	2d01      	cmp	r5, #1
  2e:	dd08      	ble.n	42 <__mulvsi3+0x42>
  30:	4296      	cmp	r6, r2
  32:	d011      	beq.n	58 <__mulvsi3+0x58>
  34:	1b12      	subs	r2, r2, r4
  36:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  3a:	fb94 f2f2 	sdiv	r2, r4, r2
  3e:	4293      	cmp	r3, r2
  40:	dc15      	bgt.n	6e <__mulvsi3+0x6e>
  42:	fb01 f000 	mul.w	r0, r1, r0
  46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  48:	2801      	cmp	r0, #1
  4a:	d815      	bhi.n	78 <__mulvsi3+0x78>
  4c:	07c0      	lsls	r0, r0, #31
  4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  50:	2901      	cmp	r1, #1
  52:	d816      	bhi.n	82 <__mulvsi3+0x82>
  54:	07c8      	lsls	r0, r1, #31
  56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  58:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  5c:	fb92 f5f5 	sdiv	r5, r2, r5
  60:	42ab      	cmp	r3, r5
  62:	ddee      	ble.n	42 <__mulvsi3+0x42>
  64:	4a09      	ldr	r2, [pc, #36]	; (8c <__mulvsi3+0x8c>)
  66:	2129      	movs	r1, #41	; 0x29
  68:	4809      	ldr	r0, [pc, #36]	; (90 <__mulvsi3+0x90>)
  6a:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  6e:	4a07      	ldr	r2, [pc, #28]	; (8c <__mulvsi3+0x8c>)
  70:	212c      	movs	r1, #44	; 0x2c
  72:	4807      	ldr	r0, [pc, #28]	; (90 <__mulvsi3+0x90>)
  74:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  78:	4a04      	ldr	r2, [pc, #16]	; (8c <__mulvsi3+0x8c>)
  7a:	211f      	movs	r1, #31
  7c:	4804      	ldr	r0, [pc, #16]	; (90 <__mulvsi3+0x90>)
  7e:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  82:	4a02      	ldr	r2, [pc, #8]	; (8c <__mulvsi3+0x8c>)
  84:	211a      	movs	r1, #26
  86:	4802      	ldr	r0, [pc, #8]	; (90 <__mulvsi3+0x90>)
  88:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

mulvti3.o:     file format elf32-littlearm


mulxc3.o:     file format elf32-littlearm


Disassembly of section .text.__mulxc3:

00000000 <__mulxc3>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	ed2d 8b02 	vpush	{d8}
   8:	b08f      	sub	sp, #60	; 0x3c
   a:	4690      	mov	r8, r2
   c:	4699      	mov	r9, r3
   e:	4619      	mov	r1, r3
  10:	af00      	add	r7, sp, #0
  12:	4604      	mov	r4, r0
  14:	4610      	mov	r0, r2
  16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
  1a:	f7ff fffe 	bl	0 <__aeabi_dmul>
  1e:	4682      	mov	sl, r0
  20:	468b      	mov	fp, r1
  22:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
  26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
  2a:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
  2e:	f7ff fffe 	bl	0 <__aeabi_dmul>
  32:	4682      	mov	sl, r0
  34:	468b      	mov	fp, r1
  36:	4640      	mov	r0, r8
  38:	4655      	mov	r5, sl
  3a:	4649      	mov	r1, r9
  3c:	465e      	mov	r6, fp
  3e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
  42:	e9c7 5606 	strd	r5, r6, [r7, #24]
  46:	f7ff fffe 	bl	0 <__aeabi_dmul>
  4a:	4682      	mov	sl, r0
  4c:	468b      	mov	fp, r1
  4e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
  52:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
  56:	e9c7 ab08 	strd	sl, fp, [r7, #32]
  5a:	f7ff fffe 	bl	0 <__aeabi_dmul>
  5e:	4682      	mov	sl, r0
  60:	468b      	mov	fp, r1
  62:	462a      	mov	r2, r5
  64:	4633      	mov	r3, r6
  66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
  6a:	e9c7 ab04 	strd	sl, fp, [r7, #16]
  6e:	f7ff fffe 	bl	0 <__aeabi_dsub>
  72:	4652      	mov	r2, sl
  74:	465b      	mov	r3, fp
  76:	4605      	mov	r5, r0
  78:	460e      	mov	r6, r1
  7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
  7e:	f7ff fffe 	bl	0 <__aeabi_dadd>
  82:	4602      	mov	r2, r0
  84:	460b      	mov	r3, r1
  86:	4682      	mov	sl, r0
  88:	468b      	mov	fp, r1
  8a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  8e:	e9c7 560c 	strd	r5, r6, [r7, #48]	; 0x30
  92:	b130      	cbz	r0, a2 <__mulxc3+0xa2>
  94:	462a      	mov	r2, r5
  96:	4633      	mov	r3, r6
  98:	4628      	mov	r0, r5
  9a:	4631      	mov	r1, r6
  9c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  a0:	b960      	cbnz	r0, bc <__mulxc3+0xbc>
  a2:	4620      	mov	r0, r4
  a4:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
  a8:	373c      	adds	r7, #60	; 0x3c
  aa:	ed84 7b00 	vstr	d7, [r4]
  ae:	e9c4 ab02 	strd	sl, fp, [r4, #8]
  b2:	46bd      	mov	sp, r7
  b4:	ecbd 8b02 	vpop	{d8}
  b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  bc:	f04f 0101 	mov.w	r1, #1
  c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  c4:	4ba3      	ldr	r3, [pc, #652]	; (354 <__mulxc3+0x354>)
  c6:	4640      	mov	r0, r8
  c8:	7239      	strb	r1, [r7, #8]
  ca:	f029 4100 	bic.w	r1, r9, #2147483648	; 0x80000000
  ce:	4645      	mov	r5, r8
  d0:	460e      	mov	r6, r1
  d2:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  d6:	b940      	cbnz	r0, ea <__mulxc3+0xea>
  d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  dc:	4b9d      	ldr	r3, [pc, #628]	; (354 <__mulxc3+0x354>)
  de:	4640      	mov	r0, r8
  e0:	4631      	mov	r1, r6
  e2:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  e6:	b900      	cbnz	r0, ea <__mulxc3+0xea>
  e8:	7238      	strb	r0, [r7, #8]
  ea:	7a3b      	ldrb	r3, [r7, #8]
  ec:	4628      	mov	r0, r5
  ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  f2:	4631      	mov	r1, r6
  f4:	f083 0c01 	eor.w	ip, r3, #1
  f8:	4b96      	ldr	r3, [pc, #600]	; (354 <__mulxc3+0x354>)
  fa:	ec46 5b18 	vmov	d8, r5, r6
  fe:	fa5f f58c 	uxtb.w	r5, ip
 102:	60bd      	str	r5, [r7, #8]
 104:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 108:	b948      	cbnz	r0, 11e <__mulxc3+0x11e>
 10a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 10e:	4b91      	ldr	r3, [pc, #580]	; (354 <__mulxc3+0x354>)
 110:	ec51 0b18 	vmov	r0, r1, d8
 114:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 118:	2800      	cmp	r0, #0
 11a:	f000 80cd 	beq.w	2b8 <__mulxc3+0x2b8>
 11e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 124:	4b8b      	ldr	r3, [pc, #556]	; (354 <__mulxc3+0x354>)
 126:	460d      	mov	r5, r1
 128:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 12a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 12e:	4628      	mov	r0, r5
 130:	460e      	mov	r6, r1
 132:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 136:	b948      	cbnz	r0, 14c <__mulxc3+0x14c>
 138:	4628      	mov	r0, r5
 13a:	4631      	mov	r1, r6
 13c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 140:	4b84      	ldr	r3, [pc, #528]	; (354 <__mulxc3+0x354>)
 142:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 146:	2800      	cmp	r0, #0
 148:	f000 80b6 	beq.w	2b8 <__mulxc3+0x2b8>
 14c:	2300      	movs	r3, #0
 14e:	603b      	str	r3, [r7, #0]
 150:	6f39      	ldr	r1, [r7, #112]	; 0x70
 152:	f04f 0301 	mov.w	r3, #1
 156:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 15a:	460d      	mov	r5, r1
 15c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 15e:	723b      	strb	r3, [r7, #8]
 160:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 164:	4b7b      	ldr	r3, [pc, #492]	; (354 <__mulxc3+0x354>)
 166:	4628      	mov	r0, r5
 168:	460e      	mov	r6, r1
 16a:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 16e:	b940      	cbnz	r0, 182 <__mulxc3+0x182>
 170:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 174:	4b77      	ldr	r3, [pc, #476]	; (354 <__mulxc3+0x354>)
 176:	4628      	mov	r0, r5
 178:	4631      	mov	r1, r6
 17a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 17e:	b900      	cbnz	r0, 182 <__mulxc3+0x182>
 180:	7238      	strb	r0, [r7, #8]
 182:	7a3b      	ldrb	r3, [r7, #8]
 184:	4628      	mov	r0, r5
 186:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 18a:	4631      	mov	r1, r6
 18c:	f083 0c01 	eor.w	ip, r3, #1
 190:	4b70      	ldr	r3, [pc, #448]	; (354 <__mulxc3+0x354>)
 192:	ec46 5b18 	vmov	d8, r5, r6
 196:	fa5f f58c 	uxtb.w	r5, ip
 19a:	607d      	str	r5, [r7, #4]
 19c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 1a0:	2800      	cmp	r0, #0
 1a2:	f040 80db 	bne.w	35c <__mulxc3+0x35c>
 1a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1aa:	4b6a      	ldr	r3, [pc, #424]	; (354 <__mulxc3+0x354>)
 1ac:	ec51 0b18 	vmov	r0, r1, d8
 1b0:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 1b4:	2800      	cmp	r0, #0
 1b6:	f040 80d1 	bne.w	35c <__mulxc3+0x35c>
 1ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 1bc:	60bb      	str	r3, [r7, #8]
 1be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 1c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 1c4:	60fb      	str	r3, [r7, #12]
 1c6:	6878      	ldr	r0, [r7, #4]
 1c8:	f04f 0501 	mov.w	r5, #1
 1cc:	f7ff fffe 	bl	0 <__aeabi_i2d>
 1d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 1d2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 1d6:	4682      	mov	sl, r0
 1d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 1dc:	ea42 0b03 	orr.w	fp, r2, r3
 1e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1e4:	4b5b      	ldr	r3, [pc, #364]	; (354 <__mulxc3+0x354>)
 1e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 1ea:	e9c7 ab1c 	strd	sl, fp, [r7, #112]	; 0x70
 1ee:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 1f2:	b940      	cbnz	r0, 206 <__mulxc3+0x206>
 1f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 1f8:	4b56      	ldr	r3, [pc, #344]	; (354 <__mulxc3+0x354>)
 1fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 1fe:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 202:	b900      	cbnz	r0, 206 <__mulxc3+0x206>
 204:	4605      	mov	r5, r0
 206:	f085 0001 	eor.w	r0, r5, #1
 20a:	f000 0001 	and.w	r0, r0, #1
 20e:	f7ff fffe 	bl	0 <__aeabi_i2d>
 212:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 214:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 218:	4682      	mov	sl, r0
 21a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 21e:	4640      	mov	r0, r8
 220:	4649      	mov	r1, r9
 222:	ea42 0b03 	orr.w	fp, r2, r3
 226:	4642      	mov	r2, r8
 228:	464b      	mov	r3, r9
 22a:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	; 0x78
 22e:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 232:	2800      	cmp	r0, #0
 234:	f040 8165 	bne.w	502 <__mulxc3+0x502>
 238:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 23c:	4610      	mov	r0, r2
 23e:	4619      	mov	r1, r3
 240:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 244:	2800      	cmp	r0, #0
 246:	f040 8151 	bne.w	4ec <__mulxc3+0x4ec>
 24a:	4640      	mov	r0, r8
 24c:	4649      	mov	r1, r9
 24e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 252:	f7ff fffe 	bl	0 <__aeabi_dmul>
 256:	4682      	mov	sl, r0
 258:	468b      	mov	fp, r1
 25a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 25e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 262:	f7ff fffe 	bl	0 <__aeabi_dmul>
 266:	4602      	mov	r2, r0
 268:	460b      	mov	r3, r1
 26a:	4650      	mov	r0, sl
 26c:	4659      	mov	r1, fp
 26e:	f7ff fffe 	bl	0 <__aeabi_dsub>
 272:	2200      	movs	r2, #0
 274:	4b38      	ldr	r3, [pc, #224]	; (358 <__mulxc3+0x358>)
 276:	f7ff fffe 	bl	0 <__aeabi_dmul>
 27a:	4605      	mov	r5, r0
 27c:	460e      	mov	r6, r1
 27e:	4640      	mov	r0, r8
 280:	4649      	mov	r1, r9
 282:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 286:	f7ff fffe 	bl	0 <__aeabi_dmul>
 28a:	4680      	mov	r8, r0
 28c:	4689      	mov	r9, r1
 28e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 292:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 296:	f7ff fffe 	bl	0 <__aeabi_dmul>
 29a:	4602      	mov	r2, r0
 29c:	460b      	mov	r3, r1
 29e:	4640      	mov	r0, r8
 2a0:	4649      	mov	r1, r9
 2a2:	f7ff fffe 	bl	0 <__aeabi_dadd>
 2a6:	2200      	movs	r2, #0
 2a8:	4b2b      	ldr	r3, [pc, #172]	; (358 <__mulxc3+0x358>)
 2aa:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2ae:	4682      	mov	sl, r0
 2b0:	468b      	mov	fp, r1
 2b2:	e9c7 560c 	strd	r5, r6, [r7, #48]	; 0x30
 2b6:	e6f4      	b.n	a2 <__mulxc3+0xa2>
 2b8:	f04f 0301 	mov.w	r3, #1
 2bc:	68b8      	ldr	r0, [r7, #8]
 2be:	713b      	strb	r3, [r7, #4]
 2c0:	f7ff fffe 	bl	0 <__aeabi_i2d>
 2c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 2c6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 2ca:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 2cc:	461d      	mov	r5, r3
 2ce:	f009 4300 	and.w	r3, r9, #2147483648	; 0x80000000
 2d2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 2d6:	60b8      	str	r0, [r7, #8]
 2d8:	4313      	orrs	r3, r2
 2da:	4628      	mov	r0, r5
 2dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2e0:	460e      	mov	r6, r1
 2e2:	60fb      	str	r3, [r7, #12]
 2e4:	4b1b      	ldr	r3, [pc, #108]	; (354 <__mulxc3+0x354>)
 2e6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 2ea:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 2ee:	b940      	cbnz	r0, 302 <__mulxc3+0x302>
 2f0:	4628      	mov	r0, r5
 2f2:	4631      	mov	r1, r6
 2f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 2f8:	4b16      	ldr	r3, [pc, #88]	; (354 <__mulxc3+0x354>)
 2fa:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 2fe:	b900      	cbnz	r0, 302 <__mulxc3+0x302>
 300:	7138      	strb	r0, [r7, #4]
 302:	793b      	ldrb	r3, [r7, #4]
 304:	f083 0001 	eor.w	r0, r3, #1
 308:	f000 0001 	and.w	r0, r0, #1
 30c:	f7ff fffe 	bl	0 <__aeabi_i2d>
 310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 312:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 316:	4605      	mov	r5, r0
 318:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 31c:	4313      	orrs	r3, r2
 31e:	461e      	mov	r6, r3
 320:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 324:	ec46 5b17 	vmov	d7, r5, r6
 328:	4610      	mov	r0, r2
 32a:	4619      	mov	r1, r3
 32c:	ed87 7b1a 	vstr	d7, [r7, #104]	; 0x68
 330:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 334:	2800      	cmp	r0, #0
 336:	f040 80ce 	bne.w	4d6 <__mulxc3+0x4d6>
 33a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 33e:	4610      	mov	r0, r2
 340:	4619      	mov	r1, r3
 342:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 346:	2800      	cmp	r0, #0
 348:	f040 80b8 	bne.w	4bc <__mulxc3+0x4bc>
 34c:	2301      	movs	r3, #1
 34e:	603b      	str	r3, [r7, #0]
 350:	e6fe      	b.n	150 <__mulxc3+0x150>
 352:	bf00      	nop
 354:	7fefffff 	.word	0x7fefffff
 358:	7ff00000 	.word	0x7ff00000
 35c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 35e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 362:	4b80      	ldr	r3, [pc, #512]	; (564 <__mulxc3+0x564>)
 364:	60b9      	str	r1, [r7, #8]
 366:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 368:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 36c:	60f9      	str	r1, [r7, #12]
 36e:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 372:	4628      	mov	r0, r5
 374:	4631      	mov	r1, r6
 376:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 37a:	b948      	cbnz	r0, 390 <__mulxc3+0x390>
 37c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 380:	4b78      	ldr	r3, [pc, #480]	; (564 <__mulxc3+0x564>)
 382:	4628      	mov	r0, r5
 384:	4631      	mov	r1, r6
 386:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 38a:	2800      	cmp	r0, #0
 38c:	f43f af1b 	beq.w	1c6 <__mulxc3+0x1c6>
 390:	683b      	ldr	r3, [r7, #0]
 392:	2b00      	cmp	r3, #0
 394:	f47f af59 	bne.w	24a <__mulxc3+0x24a>
 398:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 39c:	4b71      	ldr	r3, [pc, #452]	; (564 <__mulxc3+0x564>)
 39e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 3a2:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 3a6:	60bd      	str	r5, [r7, #8]
 3a8:	60f9      	str	r1, [r7, #12]
 3aa:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 3ae:	4628      	mov	r0, r5
 3b0:	4631      	mov	r1, r6
 3b2:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 3b6:	b940      	cbnz	r0, 3ca <__mulxc3+0x3ca>
 3b8:	4628      	mov	r0, r5
 3ba:	4631      	mov	r1, r6
 3bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 3c0:	4b68      	ldr	r3, [pc, #416]	; (564 <__mulxc3+0x564>)
 3c2:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 3c6:	2800      	cmp	r0, #0
 3c8:	d04c      	beq.n	464 <__mulxc3+0x464>
 3ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 3ce:	4b65      	ldr	r3, [pc, #404]	; (564 <__mulxc3+0x564>)
 3d0:	e9d7 5606 	ldrd	r5, r6, [r7, #24]
 3d4:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 3d8:	62bd      	str	r5, [r7, #40]	; 0x28
 3da:	62f9      	str	r1, [r7, #44]	; 0x2c
 3dc:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 3e0:	4628      	mov	r0, r5
 3e2:	4631      	mov	r1, r6
 3e4:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 3e8:	b940      	cbnz	r0, 3fc <__mulxc3+0x3fc>
 3ea:	4628      	mov	r0, r5
 3ec:	4631      	mov	r1, r6
 3ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 3f2:	4b5c      	ldr	r3, [pc, #368]	; (564 <__mulxc3+0x564>)
 3f4:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 3f8:	2800      	cmp	r0, #0
 3fa:	d033      	beq.n	464 <__mulxc3+0x464>
 3fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 400:	4b58      	ldr	r3, [pc, #352]	; (564 <__mulxc3+0x564>)
 402:	e9d7 5608 	ldrd	r5, r6, [r7, #32]
 406:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 40a:	62bd      	str	r5, [r7, #40]	; 0x28
 40c:	62f9      	str	r1, [r7, #44]	; 0x2c
 40e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 412:	4628      	mov	r0, r5
 414:	4631      	mov	r1, r6
 416:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 41a:	b938      	cbnz	r0, 42c <__mulxc3+0x42c>
 41c:	4628      	mov	r0, r5
 41e:	4631      	mov	r1, r6
 420:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 424:	4b4f      	ldr	r3, [pc, #316]	; (564 <__mulxc3+0x564>)
 426:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 42a:	b1d8      	cbz	r0, 464 <__mulxc3+0x464>
 42c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 430:	4b4c      	ldr	r3, [pc, #304]	; (564 <__mulxc3+0x564>)
 432:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 436:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 43a:	62bd      	str	r5, [r7, #40]	; 0x28
 43c:	62f9      	str	r1, [r7, #44]	; 0x2c
 43e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 442:	4628      	mov	r0, r5
 444:	4631      	mov	r1, r6
 446:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 44a:	2800      	cmp	r0, #0
 44c:	f47f ae29 	bne.w	a2 <__mulxc3+0xa2>
 450:	4628      	mov	r0, r5
 452:	4631      	mov	r1, r6
 454:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 458:	4b42      	ldr	r3, [pc, #264]	; (564 <__mulxc3+0x564>)
 45a:	f7ff fffe 	bl	0 <__aeabi_dcmple>
 45e:	2800      	cmp	r0, #0
 460:	f47f ae1f 	bne.w	a2 <__mulxc3+0xa2>
 464:	4642      	mov	r2, r8
 466:	464b      	mov	r3, r9
 468:	4640      	mov	r0, r8
 46a:	4649      	mov	r1, r9
 46c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 470:	2800      	cmp	r0, #0
 472:	d169      	bne.n	548 <__mulxc3+0x548>
 474:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 478:	4610      	mov	r0, r2
 47a:	4619      	mov	r1, r3
 47c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 480:	2800      	cmp	r0, #0
 482:	d156      	bne.n	532 <__mulxc3+0x532>
 484:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 488:	4610      	mov	r0, r2
 48a:	4619      	mov	r1, r3
 48c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 490:	2800      	cmp	r0, #0
 492:	d143      	bne.n	51c <__mulxc3+0x51c>
 494:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 498:	4610      	mov	r0, r2
 49a:	4619      	mov	r1, r3
 49c:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
 4a0:	2800      	cmp	r0, #0
 4a2:	f43f aed2 	beq.w	24a <__mulxc3+0x24a>
 4a6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 4a8:	2200      	movs	r2, #0
 4aa:	2300      	movs	r3, #0
 4ac:	2900      	cmp	r1, #0
 4ae:	da02      	bge.n	4b6 <__mulxc3+0x4b6>
 4b0:	2200      	movs	r2, #0
 4b2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4b6:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 4ba:	e6c6      	b.n	24a <__mulxc3+0x24a>
 4bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 4be:	2200      	movs	r2, #0
 4c0:	2300      	movs	r3, #0
 4c2:	2900      	cmp	r1, #0
 4c4:	da02      	bge.n	4cc <__mulxc3+0x4cc>
 4c6:	2200      	movs	r2, #0
 4c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4cc:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 4d0:	2301      	movs	r3, #1
 4d2:	603b      	str	r3, [r7, #0]
 4d4:	e63c      	b.n	150 <__mulxc3+0x150>
 4d6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 4d8:	2200      	movs	r2, #0
 4da:	2300      	movs	r3, #0
 4dc:	2900      	cmp	r1, #0
 4de:	da02      	bge.n	4e6 <__mulxc3+0x4e6>
 4e0:	2200      	movs	r2, #0
 4e2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4e6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 4ea:	e726      	b.n	33a <__mulxc3+0x33a>
 4ec:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 4ee:	2200      	movs	r2, #0
 4f0:	2300      	movs	r3, #0
 4f2:	2900      	cmp	r1, #0
 4f4:	da02      	bge.n	4fc <__mulxc3+0x4fc>
 4f6:	2200      	movs	r2, #0
 4f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 4fc:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 500:	e6a3      	b.n	24a <__mulxc3+0x24a>
 502:	f1b9 0f00 	cmp.w	r9, #0
 506:	f04f 0200 	mov.w	r2, #0
 50a:	f04f 0300 	mov.w	r3, #0
 50e:	da02      	bge.n	516 <__mulxc3+0x516>
 510:	2200      	movs	r2, #0
 512:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 516:	4690      	mov	r8, r2
 518:	4699      	mov	r9, r3
 51a:	e68d      	b.n	238 <__mulxc3+0x238>
 51c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 51e:	2200      	movs	r2, #0
 520:	2300      	movs	r3, #0
 522:	2900      	cmp	r1, #0
 524:	da02      	bge.n	52c <__mulxc3+0x52c>
 526:	2200      	movs	r2, #0
 528:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 52c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 530:	e7b0      	b.n	494 <__mulxc3+0x494>
 532:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 534:	2200      	movs	r2, #0
 536:	2300      	movs	r3, #0
 538:	2900      	cmp	r1, #0
 53a:	da02      	bge.n	542 <__mulxc3+0x542>
 53c:	2200      	movs	r2, #0
 53e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 542:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 546:	e79d      	b.n	484 <__mulxc3+0x484>
 548:	f1b9 0f00 	cmp.w	r9, #0
 54c:	f04f 0200 	mov.w	r2, #0
 550:	f04f 0300 	mov.w	r3, #0
 554:	da02      	bge.n	55c <__mulxc3+0x55c>
 556:	2200      	movs	r2, #0
 558:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 55c:	4690      	mov	r8, r2
 55e:	4699      	mov	r9, r3
 560:	e788      	b.n	474 <__mulxc3+0x474>
 562:	bf00      	nop
 564:	7fefffff 	.word	0x7fefffff

negdf2.o:     file format elf32-littlearm


Disassembly of section .text.__negdf2:

00000000 <__aeabi_dneg>:
   0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   4:	b480      	push	{r7}
   6:	4619      	mov	r1, r3
   8:	af00      	add	r7, sp, #0
   a:	46bd      	mov	sp, r7
   c:	f85d 7b04 	ldr.w	r7, [sp], #4
  10:	4770      	bx	lr
  12:	bf00      	nop

negdf2vfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__negdf2vfp>:
   0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   4:	4770      	bx	lr
   6:	bf00      	nop

negdi2.o:     file format elf32-littlearm


Disassembly of section .text.__negdi2:

00000000 <__negdi2>:
   0:	4240      	negs	r0, r0
   2:	b480      	push	{r7}
   4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8:	af00      	add	r7, sp, #0
   a:	46bd      	mov	sp, r7
   c:	f85d 7b04 	ldr.w	r7, [sp], #4
  10:	4770      	bx	lr
  12:	bf00      	nop

negsf2.o:     file format elf32-littlearm


Disassembly of section .text.__negsf2:

00000000 <__aeabi_fneg>:
   0:	b480      	push	{r7}
   2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
   6:	af00      	add	r7, sp, #0
   8:	46bd      	mov	sp, r7
   a:	f85d 7b04 	ldr.w	r7, [sp], #4
   e:	4770      	bx	lr

negsf2vfp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__negsf2vfp>:
   0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   4:	4770      	bx	lr
   6:	bf00      	nop

negti2.o:     file format elf32-littlearm


negvdi2.o:     file format elf32-littlearm


Disassembly of section .text.__negvdi2:

00000000 <__negvdi2>:
   0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   4:	bf08      	it	eq
   6:	2800      	cmpeq	r0, #0
   8:	d003      	beq.n	12 <__negvdi2+0x12>
   a:	4240      	negs	r0, r0
   c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  10:	4770      	bx	lr
  12:	b580      	push	{r7, lr}
  14:	4a02      	ldr	r2, [pc, #8]	; (20 <__negvdi2+0x20>)
  16:	af00      	add	r7, sp, #0
  18:	2116      	movs	r1, #22
  1a:	4802      	ldr	r0, [pc, #8]	; (24 <__negvdi2+0x24>)
  1c:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

negvsi2.o:     file format elf32-littlearm


Disassembly of section .text.__negvsi2:

00000000 <__negvsi2>:
   0:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   4:	d001      	beq.n	a <__negvsi2+0xa>
   6:	4240      	negs	r0, r0
   8:	4770      	bx	lr
   a:	b580      	push	{r7, lr}
   c:	4a02      	ldr	r2, [pc, #8]	; (18 <__negvsi2+0x18>)
   e:	af00      	add	r7, sp, #0
  10:	2116      	movs	r1, #22
  12:	4802      	ldr	r0, [pc, #8]	; (1c <__negvsi2+0x1c>)
  14:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

negvti2.o:     file format elf32-littlearm


paritydi2.o:     file format elf32-littlearm


Disassembly of section .text.__paritydi2:

00000000 <__paritydi2>:
   0:	4041      	eors	r1, r0
   2:	f646 1396 	movw	r3, #27030	; 0x6996
   6:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
   a:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
   e:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
  12:	f001 010f 	and.w	r1, r1, #15
  16:	fa43 f101 	asr.w	r1, r3, r1
  1a:	b480      	push	{r7}
  1c:	f001 0001 	and.w	r0, r1, #1
  20:	af00      	add	r7, sp, #0
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

paritysi2.o:     file format elf32-littlearm


Disassembly of section .text.__paritysi2:

00000000 <__paritysi2>:
   0:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
   4:	f646 1396 	movw	r3, #27030	; 0x6996
   8:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
   c:	ea80 1010 	eor.w	r0, r0, r0, lsr #4
  10:	f000 000f 	and.w	r0, r0, #15
  14:	fa43 f000 	asr.w	r0, r3, r0
  18:	b480      	push	{r7}
  1a:	f000 0001 	and.w	r0, r0, #1
  1e:	af00      	add	r7, sp, #0
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

parityti2.o:     file format elf32-littlearm


popcountdi2.o:     file format elf32-littlearm


Disassembly of section .text.__popcountdi2:

00000000 <__popcountdi2>:
   0:	0843      	lsrs	r3, r0, #1
   2:	084a      	lsrs	r2, r1, #1
   4:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
   8:	f002 3255 	and.w	r2, r2, #1431655765	; 0x55555555
   c:	1ac0      	subs	r0, r0, r3
   e:	eb61 0102 	sbc.w	r1, r1, r2
  12:	0882      	lsrs	r2, r0, #2
  14:	f000 3333 	and.w	r3, r0, #858993459	; 0x33333333
  18:	f002 3233 	and.w	r2, r2, #858993459	; 0x33333333
  1c:	0888      	lsrs	r0, r1, #2
  1e:	f001 3133 	and.w	r1, r1, #858993459	; 0x33333333
  22:	18d3      	adds	r3, r2, r3
  24:	f000 3033 	and.w	r0, r0, #858993459	; 0x33333333
  28:	ea4f 1213 	mov.w	r2, r3, lsr #4
  2c:	eb40 0101 	adc.w	r1, r0, r1
  30:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
  34:	0908      	lsrs	r0, r1, #4
  36:	18d2      	adds	r2, r2, r3
  38:	eb41 0000 	adc.w	r0, r1, r0
  3c:	f002 320f 	and.w	r2, r2, #252645135	; 0xf0f0f0f
  40:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
  44:	4410      	add	r0, r2
  46:	eb00 4010 	add.w	r0, r0, r0, lsr #16
  4a:	eb00 2010 	add.w	r0, r0, r0, lsr #8
  4e:	b480      	push	{r7}
  50:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  54:	af00      	add	r7, sp, #0
  56:	46bd      	mov	sp, r7
  58:	f85d 7b04 	ldr.w	r7, [sp], #4
  5c:	4770      	bx	lr
  5e:	bf00      	nop

popcountsi2.o:     file format elf32-littlearm


Disassembly of section .text.__popcountsi2:

00000000 <__popcountsi2>:
   0:	0843      	lsrs	r3, r0, #1
   2:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
   6:	1ac0      	subs	r0, r0, r3
   8:	0883      	lsrs	r3, r0, #2
   a:	f000 3233 	and.w	r2, r0, #858993459	; 0x33333333
   e:	f003 3033 	and.w	r0, r3, #858993459	; 0x33333333
  12:	4410      	add	r0, r2
  14:	eb00 1010 	add.w	r0, r0, r0, lsr #4
  18:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
  1c:	eb00 4010 	add.w	r0, r0, r0, lsr #16
  20:	eb00 2010 	add.w	r0, r0, r0, lsr #8
  24:	b480      	push	{r7}
  26:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  2a:	af00      	add	r7, sp, #0
  2c:	46bd      	mov	sp, r7
  2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  32:	4770      	bx	lr

popcountti2.o:     file format elf32-littlearm


powixf2.o:     file format elf32-littlearm


Disassembly of section .text.__powixf2:

00000000 <__powixf2>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	4615      	mov	r5, r2
   6:	af00      	add	r7, sp, #0
   8:	f04f 0a00 	mov.w	sl, #0
   c:	f8df b054 	ldr.w	fp, [pc, #84]	; 64 <__powixf2+0x64>
  10:	4614      	mov	r4, r2
  12:	4680      	mov	r8, r0
  14:	4689      	mov	r9, r1
  16:	e003      	b.n	20 <__powixf2+0x20>
  18:	f7ff fffe 	bl	0 <__aeabi_dmul>
  1c:	4680      	mov	r8, r0
  1e:	4689      	mov	r9, r1
  20:	f014 0f01 	tst.w	r4, #1
  24:	4642      	mov	r2, r8
  26:	464b      	mov	r3, r9
  28:	4650      	mov	r0, sl
  2a:	4659      	mov	r1, fp
  2c:	d003      	beq.n	36 <__powixf2+0x36>
  2e:	f7ff fffe 	bl	0 <__aeabi_dmul>
  32:	4682      	mov	sl, r0
  34:	468b      	mov	fp, r1
  36:	2c00      	cmp	r4, #0
  38:	4642      	mov	r2, r8
  3a:	464b      	mov	r3, r9
  3c:	4640      	mov	r0, r8
  3e:	bfb8      	it	lt
  40:	3401      	addlt	r4, #1
  42:	4649      	mov	r1, r9
  44:	1064      	asrs	r4, r4, #1
  46:	d1e7      	bne.n	18 <__powixf2+0x18>
  48:	2d00      	cmp	r5, #0
  4a:	da07      	bge.n	5c <__powixf2+0x5c>
  4c:	4652      	mov	r2, sl
  4e:	465b      	mov	r3, fp
  50:	2000      	movs	r0, #0
  52:	4904      	ldr	r1, [pc, #16]	; (64 <__powixf2+0x64>)
  54:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  58:	4682      	mov	sl, r0
  5a:	468b      	mov	fp, r1
  5c:	4650      	mov	r0, sl
  5e:	4659      	mov	r1, fp
  60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
  64:	3ff00000 	.word	0x3ff00000

restore_vfp_d8_d15_regs.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__restore_vfp_d8_d15_regs>:
   0:	ecbd 8b10 	vpop	{d8-d15}
   4:	4770      	bx	lr
   6:	bf00      	nop

save_vfp_d8_d15_regs.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__save_vfp_d8_d15_regs>:
   0:	ed2d 8b10 	vpush	{d8-d15}
   4:	4770      	bx	lr
   6:	bf00      	nop

subvdi3.o:     file format elf32-littlearm


Disassembly of section .text.__subvdi3:

00000000 <__subvdi3>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	ebb0 0a02 	subs.w	sl, r0, r2
   8:	af00      	add	r7, sp, #0
   a:	eb61 0b03 	sbc.w	fp, r1, r3
   e:	2a00      	cmp	r2, #0
  10:	f173 0300 	sbcs.w	r3, r3, #0
  14:	db07      	blt.n	26 <__subvdi3+0x26>
  16:	4550      	cmp	r0, sl
  18:	eb71 030b 	sbcs.w	r3, r1, fp
  1c:	db0c      	blt.n	38 <__subvdi3+0x38>
  1e:	4650      	mov	r0, sl
  20:	4659      	mov	r1, fp
  22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
  26:	4550      	cmp	r0, sl
  28:	eb71 030b 	sbcs.w	r3, r1, fp
  2c:	dbf7      	blt.n	1e <__subvdi3+0x1e>
  2e:	4a05      	ldr	r2, [pc, #20]	; (44 <__subvdi3+0x44>)
  30:	211a      	movs	r1, #26
  32:	4805      	ldr	r0, [pc, #20]	; (48 <__subvdi3+0x48>)
  34:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  38:	4a02      	ldr	r2, [pc, #8]	; (44 <__subvdi3+0x44>)
  3a:	2117      	movs	r1, #23
  3c:	4802      	ldr	r0, [pc, #8]	; (48 <__subvdi3+0x48>)
  3e:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  42:	bf00      	nop
	...

subvsi3.o:     file format elf32-littlearm


Disassembly of section .text.__subvsi3:

00000000 <__subvsi3>:
   0:	2900      	cmp	r1, #0
   2:	eba0 0301 	sub.w	r3, r0, r1
   6:	b580      	push	{r7, lr}
   8:	af00      	add	r7, sp, #0
   a:	db03      	blt.n	14 <__subvsi3+0x14>
   c:	4298      	cmp	r0, r3
   e:	db08      	blt.n	22 <__subvsi3+0x22>
  10:	4618      	mov	r0, r3
  12:	bd80      	pop	{r7, pc}
  14:	4298      	cmp	r0, r3
  16:	dbfb      	blt.n	10 <__subvsi3+0x10>
  18:	4a04      	ldr	r2, [pc, #16]	; (2c <__subvsi3+0x2c>)
  1a:	211a      	movs	r1, #26
  1c:	4804      	ldr	r0, [pc, #16]	; (30 <__subvsi3+0x30>)
  1e:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
  22:	4a02      	ldr	r2, [pc, #8]	; (2c <__subvsi3+0x2c>)
  24:	2117      	movs	r1, #23
  26:	4802      	ldr	r0, [pc, #8]	; (30 <__subvsi3+0x30>)
  28:	f7ff fffe 	bl	0 <__compilerrt_abort_impl>
	...

subvti3.o:     file format elf32-littlearm


switch16.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__switch16>:
   0:	f83e cc01 	ldrh.w	ip, [lr, #-1]
   4:	4560      	cmp	r0, ip
   6:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
   a:	eb0e 0c4c 	add.w	ip, lr, ip, lsl #1
   e:	bf34      	ite	cc
  10:	f9b0 0001 	ldrshcc.w	r0, [r0, #1]
  14:	f9bc 0001 	ldrshcs.w	r0, [ip, #1]
  18:	eb0e 0c40 	add.w	ip, lr, r0, lsl #1
  1c:	4760      	bx	ip
  1e:	bf00      	nop

switch32.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__switch32>:
   0:	f85e cc01 	ldr.w	ip, [lr, #-1]
   4:	4560      	cmp	r0, ip
   6:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   a:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
   e:	bf34      	ite	cc
  10:	f8d0 0003 	ldrcc.w	r0, [r0, #3]
  14:	f8dc 0003 	ldrcs.w	r0, [ip, #3]
  18:	eb0e 0c00 	add.w	ip, lr, r0
  1c:	4760      	bx	ip
  1e:	bf00      	nop

switch8.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__switch8>:
   0:	f81e cc01 	ldrb.w	ip, [lr, #-1]
   4:	4560      	cmp	r0, ip
   6:	bf34      	ite	cc
   8:	f91e 0000 	ldrsbcc.w	r0, [lr, r0]
   c:	f91e 000c 	ldrsbcs.w	r0, [lr, ip]
  10:	eb0e 0c40 	add.w	ip, lr, r0, lsl #1
  14:	4760      	bx	ip
  16:	bf00      	nop

switchu8.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__switchu8>:
   0:	f81e cc01 	ldrb.w	ip, [lr, #-1]
   4:	4560      	cmp	r0, ip
   6:	bf34      	ite	cc
   8:	f81e 0000 	ldrbcc.w	r0, [lr, r0]
   c:	f81e 000c 	ldrbcs.w	r0, [lr, ip]
  10:	eb0e 0c40 	add.w	ip, lr, r0, lsl #1
  14:	4760      	bx	ip
  16:	bf00      	nop

sync_synchronize.o:     file format elf32-littlearm


truncdfhf2.o:     file format elf32-littlearm


Disassembly of section .text.__truncdfhf2:

00000000 <__aeabi_d2h>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b083      	sub	sp, #12
   6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   a:	f04f 0c00 	mov.w	ip, #0
   e:	4606      	mov	r6, r0
  10:	af00      	add	r7, sp, #0
  12:	eb16 080c 	adds.w	r8, r6, ip
  16:	f8df a148 	ldr.w	sl, [pc, #328]	; 160 <__aeabi_d2h+0x160>
  1a:	6038      	str	r0, [r7, #0]
  1c:	4660      	mov	r0, ip
  1e:	607b      	str	r3, [r7, #4]
  20:	f8df e140 	ldr.w	lr, [pc, #320]	; 164 <__aeabi_d2h+0x164>
  24:	e9d7 bc00 	ldrd	fp, ip, [r7]
  28:	eb4c 090a 	adc.w	r9, ip, sl
  2c:	eb1b 0400 	adds.w	r4, fp, r0
  30:	eb4c 050e 	adc.w	r5, ip, lr
  34:	45a9      	cmp	r9, r5
  36:	bf08      	it	eq
  38:	45a0      	cmpeq	r8, r4
  3a:	d210      	bcs.n	5e <__aeabi_d2h+0x5e>
  3c:	f44f 7900 	mov.w	r9, #512	; 0x200
  40:	f3c1 0509 	ubfx	r5, r1, #0, #10
  44:	f04f 0800 	mov.w	r8, #0
  48:	f3cc 238f 	ubfx	r3, ip, #10, #16
  4c:	45a9      	cmp	r9, r5
  4e:	bf08      	it	eq
  50:	45b0      	cmpeq	r8, r6
  52:	d269      	bcs.n	128 <__aeabi_d2h+0x128>
  54:	f244 0001 	movw	r0, #16385	; 0x4001
  58:	4418      	add	r0, r3
  5a:	b280      	uxth	r0, r0
  5c:	e00b      	b.n	76 <__aeabi_d2h+0x76>
  5e:	e9d7 2300 	ldrd	r2, r3, [r7]
  62:	4d3d      	ldr	r5, [pc, #244]	; (158 <__aeabi_d2h+0x158>)
  64:	2400      	movs	r4, #0
  66:	429d      	cmp	r5, r3
  68:	bf08      	it	eq
  6a:	4294      	cmpeq	r4, r2
  6c:	d20b      	bcs.n	86 <__aeabi_d2h+0x86>
  6e:	f3c3 2088 	ubfx	r0, r3, #10, #9
  72:	f440 40fc 	orr.w	r0, r0, #32256	; 0x7e00
  76:	0c09      	lsrs	r1, r1, #16
  78:	370c      	adds	r7, #12
  7a:	f401 4100 	and.w	r1, r1, #32768	; 0x8000
  7e:	4308      	orrs	r0, r1
  80:	46bd      	mov	sp, r7
  82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  86:	4d35      	ldr	r5, [pc, #212]	; (15c <__aeabi_d2h+0x15c>)
  88:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  8c:	429d      	cmp	r5, r3
  8e:	bf08      	it	eq
  90:	4294      	cmpeq	r4, r2
  92:	d351      	bcc.n	138 <__aeabi_d2h+0x138>
  94:	f240 32f1 	movw	r2, #1009	; 0x3f1
  98:	0d18      	lsrs	r0, r3, #20
  9a:	eba2 5213 	sub.w	r2, r2, r3, lsr #20
  9e:	2a34      	cmp	r2, #52	; 0x34
  a0:	dc54      	bgt.n	14c <__aeabi_d2h+0x14c>
  a2:	f46f 746c 	mvn.w	r4, #944	; 0x3b0
  a6:	f46f 7c74 	mvn.w	ip, #976	; 0x3d0
  aa:	f3c1 0313 	ubfx	r3, r1, #0, #20
  ae:	f1c2 0e20 	rsb	lr, r2, #32
  b2:	1905      	adds	r5, r0, r4
  b4:	4460      	add	r0, ip
  b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  ba:	f1a2 0c20 	sub.w	ip, r2, #32
  be:	fa06 f000 	lsl.w	r0, r6, r0
  c2:	f1c5 0820 	rsb	r8, r5, #32
  c6:	fa03 f405 	lsl.w	r4, r3, r5
  ca:	fa03 fe0e 	lsl.w	lr, r3, lr
  ce:	fa26 f808 	lsr.w	r8, r6, r8
  d2:	fa06 f505 	lsl.w	r5, r6, r5
  d6:	4304      	orrs	r4, r0
  d8:	40d6      	lsrs	r6, r2
  da:	fa23 fc0c 	lsr.w	ip, r3, ip
  de:	fa23 f202 	lsr.w	r2, r3, r2
  e2:	ea44 0408 	orr.w	r4, r4, r8
  e6:	ea46 060e 	orr.w	r6, r6, lr
  ea:	f3c2 0909 	ubfx	r9, r2, #0, #10
  ee:	f04f 0800 	mov.w	r8, #0
  f2:	ea55 0304 	orrs.w	r3, r5, r4
  f6:	ea46 060c 	orr.w	r6, r6, ip
  fa:	f44f 7500 	mov.w	r5, #512	; 0x200
  fe:	f04f 0400 	mov.w	r4, #0
 102:	bf0c      	ite	eq
 104:	46b0      	moveq	r8, r6
 106:	f046 0801 	orrne.w	r8, r6, #1
 10a:	454d      	cmp	r5, r9
 10c:	f3c2 208f 	ubfx	r0, r2, #10, #16
 110:	bf08      	it	eq
 112:	4544      	cmpeq	r4, r8
 114:	d31c      	bcc.n	150 <__aeabi_d2h+0x150>
 116:	45a9      	cmp	r9, r5
 118:	bf08      	it	eq
 11a:	45a0      	cmpeq	r8, r4
 11c:	d1ab      	bne.n	76 <__aeabi_d2h+0x76>
 11e:	1c43      	adds	r3, r0, #1
 120:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 124:	4018      	ands	r0, r3
 126:	e7a6      	b.n	76 <__aeabi_d2h+0x76>
 128:	454d      	cmp	r5, r9
 12a:	bf08      	it	eq
 12c:	4546      	cmpeq	r6, r8
 12e:	d006      	beq.n	13e <__aeabi_d2h+0x13e>
 130:	f503 4080 	add.w	r0, r3, #16384	; 0x4000
 134:	b280      	uxth	r0, r0
 136:	e79e      	b.n	76 <__aeabi_d2h+0x76>
 138:	f44f 40f8 	mov.w	r0, #31744	; 0x7c00
 13c:	e79b      	b.n	76 <__aeabi_d2h+0x76>
 13e:	f244 0201 	movw	r2, #16385	; 0x4001
 142:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 146:	441a      	add	r2, r3
 148:	4010      	ands	r0, r2
 14a:	e794      	b.n	76 <__aeabi_d2h+0x76>
 14c:	2000      	movs	r0, #0
 14e:	e792      	b.n	76 <__aeabi_d2h+0x76>
 150:	3001      	adds	r0, #1
 152:	b280      	uxth	r0, r0
 154:	e78f      	b.n	76 <__aeabi_d2h+0x76>
 156:	bf00      	nop
 158:	7ff00000 	.word	0x7ff00000
 15c:	40efffff 	.word	0x40efffff
 160:	c0f00000 	.word	0xc0f00000
 164:	bf100000 	.word	0xbf100000

truncsfhf2.o:     file format elf32-littlearm


Disassembly of section .text.__truncsfhf2:

00000000 <__aeabi_f2h>:
   0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   4:	f1a3 5162 	sub.w	r1, r3, #947912704	; 0x38800000
   8:	f1a3 428f 	sub.w	r2, r3, #1199570944	; 0x47800000
   c:	4291      	cmp	r1, r2
   e:	b480      	push	{r7}
  10:	af00      	add	r7, sp, #0
  12:	d20b      	bcs.n	2c <__aeabi_f2h+0x2c>
  14:	f3c0 020c 	ubfx	r2, r0, #0, #13
  18:	f3c3 334f 	ubfx	r3, r3, #13, #16
  1c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
  20:	d935      	bls.n	8e <__aeabi_f2h+0x8e>
  22:	f244 0201 	movw	r2, #16385	; 0x4001
  26:	441a      	add	r2, r3
  28:	b292      	uxth	r2, r2
  2a:	e006      	b.n	3a <__aeabi_f2h+0x3a>
  2c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  30:	d90b      	bls.n	4a <__aeabi_f2h+0x4a>
  32:	f3c3 3348 	ubfx	r3, r3, #13, #9
  36:	f443 42fc 	orr.w	r2, r3, #32256	; 0x7e00
  3a:	0c00      	lsrs	r0, r0, #16
  3c:	f400 4000 	and.w	r0, r0, #32768	; 0x8000
  40:	4310      	orrs	r0, r2
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	f1b3 4f8f 	cmp.w	r3, #1199570944	; 0x47800000
  4e:	d223      	bcs.n	98 <__aeabi_f2h+0x98>
  50:	0ddb      	lsrs	r3, r3, #23
  52:	f1c3 0171 	rsb	r1, r3, #113	; 0x71
  56:	2917      	cmp	r1, #23
  58:	dc28      	bgt.n	ac <__aeabi_f2h+0xac>
  5a:	f3c0 0216 	ubfx	r2, r0, #0, #23
  5e:	3b51      	subs	r3, #81	; 0x51
  60:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  64:	fa12 f303 	lsls.w	r3, r2, r3
  68:	fa22 f301 	lsr.w	r3, r2, r1
  6c:	bf0c      	ite	eq
  6e:	4619      	moveq	r1, r3
  70:	f043 0101 	orrne.w	r1, r3, #1
  74:	f3c3 324f 	ubfx	r2, r3, #13, #16
  78:	f3c1 030c 	ubfx	r3, r1, #0, #13
  7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  80:	d816      	bhi.n	b0 <__aeabi_f2h+0xb0>
  82:	d1da      	bne.n	3a <__aeabi_f2h+0x3a>
  84:	1c53      	adds	r3, r2, #1
  86:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  8a:	401a      	ands	r2, r3
  8c:	e7d5      	b.n	3a <__aeabi_f2h+0x3a>
  8e:	d006      	beq.n	9e <__aeabi_f2h+0x9e>
  90:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
  94:	b29a      	uxth	r2, r3
  96:	e7d0      	b.n	3a <__aeabi_f2h+0x3a>
  98:	f44f 42f8 	mov.w	r2, #31744	; 0x7c00
  9c:	e7cd      	b.n	3a <__aeabi_f2h+0x3a>
  9e:	f244 0101 	movw	r1, #16385	; 0x4001
  a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  a6:	4419      	add	r1, r3
  a8:	400a      	ands	r2, r1
  aa:	e7c6      	b.n	3a <__aeabi_f2h+0x3a>
  ac:	2200      	movs	r2, #0
  ae:	e7c4      	b.n	3a <__aeabi_f2h+0x3a>
  b0:	1c53      	adds	r3, r2, #1
  b2:	b29a      	uxth	r2, r3
  b4:	e7c1      	b.n	3a <__aeabi_f2h+0x3a>
  b6:	bf00      	nop

Disassembly of section .text.__gnu_f2h_ieee:

00000000 <__gnu_f2h_ieee>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	46bd      	mov	sp, r7
   6:	f85d 7b04 	ldr.w	r7, [sp], #4
   a:	f7ff bffe 	b.w	0 <__gnu_f2h_ieee>
   e:	bf00      	nop

ucmpdi2.o:     file format elf32-littlearm


Disassembly of section .text.__ucmpdi2:

00000000 <__ucmpdi2>:
   0:	4299      	cmp	r1, r3
   2:	b480      	push	{r7}
   4:	af00      	add	r7, sp, #0
   6:	d308      	bcc.n	1a <__ucmpdi2+0x1a>
   8:	d80c      	bhi.n	24 <__ucmpdi2+0x24>
   a:	4290      	cmp	r0, r2
   c:	d305      	bcc.n	1a <__ucmpdi2+0x1a>
   e:	d809      	bhi.n	24 <__ucmpdi2+0x24>
  10:	2001      	movs	r0, #1
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	2000      	movs	r0, #0
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr
  24:	2002      	movs	r0, #2
  26:	46bd      	mov	sp, r7
  28:	f85d 7b04 	ldr.w	r7, [sp], #4
  2c:	4770      	bx	lr
  2e:	bf00      	nop

Disassembly of section .text.__aeabi_ulcmp:

00000000 <__aeabi_ulcmp>:
   0:	4299      	cmp	r1, r3
   2:	b480      	push	{r7}
   4:	af00      	add	r7, sp, #0
   6:	d309      	bcc.n	1c <__aeabi_ulcmp+0x1c>
   8:	d80e      	bhi.n	28 <__aeabi_ulcmp+0x28>
   a:	4290      	cmp	r0, r2
   c:	d306      	bcc.n	1c <__aeabi_ulcmp+0x1c>
   e:	bf8c      	ite	hi
  10:	2001      	movhi	r0, #1
  12:	2000      	movls	r0, #0
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr
  1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr
  28:	2001      	movs	r0, #1
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

ucmpti2.o:     file format elf32-littlearm


udivmodsi4.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__udivmodsi4>:
   0:	4209      	tst	r1, r1
   2:	d006      	beq.n	12 <__udivmodsi4+0x12>
   4:	4603      	mov	r3, r0
   6:	fbb3 f0f1 	udiv	r0, r3, r1
   a:	fb00 3111 	mls	r1, r0, r1, r3
   e:	6011      	str	r1, [r2, #0]
  10:	4770      	bx	lr
  12:	f04f 0000 	mov.w	r0, #0
  16:	f7ff bffe 	b.w	0 <__aeabi_idiv0>
  1a:	bf00      	nop

udivsi3.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__aeabi_uidiv>:
   0:	4209      	tst	r1, r1
   2:	d002      	beq.n	a <__aeabi_uidiv+0xa>
   4:	fbb0 f0f1 	udiv	r0, r0, r1
   8:	4770      	bx	lr
   a:	f04f 0000 	mov.w	r0, #0
   e:	f7ff bffe 	b.w	0 <__aeabi_idiv0>
  12:	bf00      	nop

umodsi3.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__umodsi3>:
   0:	4209      	tst	r1, r1
   2:	d004      	beq.n	e <__umodsi3+0xe>
   4:	fbb0 f2f1 	udiv	r2, r0, r1
   8:	fb02 0011 	mls	r0, r2, r1, r0
   c:	4770      	bx	lr
   e:	f04f 0000 	mov.w	r0, #0
  12:	f7ff bffe 	b.w	0 <__aeabi_idiv0>
  16:	bf00      	nop
