Classic Timing Analyzer report for ARM_System
Sun Nov 24 19:15:06 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 10. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 11. Clock Hold: 'altera_internal_jtag~TCKUTAP'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                             ; To                                                                                         ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                              ; 8.589 ns                         ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                                    ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                              ; 6.973 ns                         ; GPIO:uGPIO|LEDG_R[0]                                                                                                             ; LEDG[0]                                                                                    ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case tpd                                                  ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                                         ; altera_reserved_tdo                                                                        ; --                                               ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                              ; 18.116 ns                        ; KEY[0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 3.337 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp                                                                     ; GPIO:uGPIO|HEX3_R[6]                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                     ; 5.402 ns  ; 50.00 MHz ( period = 20.000 ns )  ; 108.74 MHz ( period = 9.196 ns ) ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; sld_hub:auto_hub|tdo                                                                       ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 16.717 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10 ; RV32I:_RV32I|MemRdata_reg[1]                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                      ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|tdo_bypass_reg                                                            ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Total number of failed paths                                    ;           ;                                   ;                                  ;                                                                                                                                  ;                                                                                            ;                                                  ;                                                  ; 0            ;
+-----------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; fmax Requirement                                                                                     ; 50 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.358 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 22.642 ns ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.337 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX3_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.543 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[7]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[6]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[5]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[4]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[3]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[2]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[1]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.533 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TBuff[0]                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.879 ns                 ; 19.346 ns               ;
; 3.565 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.862 ns                 ; 19.297 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[17]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 19.266 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.614 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX7_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.251 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.615 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX6_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 19.250 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[8]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[7]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.634 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDG_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 19.236 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[6]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[5]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[4]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[3]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[2]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[1]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.640 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|TReg[0]                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.237 ns               ;
; 3.668 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[18]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 19.207 ns               ;
; 3.668 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[20]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 19.207 ns               ;
; 3.668 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[21]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 19.207 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.698 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX5_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.186 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.705 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX4_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 19.179 ns               ;
; 3.739 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                                                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.138 ns               ;
; 3.759 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.118 ns               ;
; 3.762 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 19.115 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[16]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[15]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[14]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[13]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[12]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[11]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[10]                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[9]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[8]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[7]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.772 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|LEDR_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 19.106 ns               ;
; 3.912 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[24]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.874 ns                 ; 18.962 ns               ;
; 3.912 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[22]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.874 ns                 ; 18.962 ns               ;
; 3.912 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[25]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.874 ns                 ; 18.962 ns               ;
; 3.912 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[23]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.874 ns                 ; 18.962 ns               ;
; 3.912 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[19]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.874 ns                 ; 18.962 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.915 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX0_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.979 ns               ;
; 3.917 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[14]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 18.961 ns               ;
; 3.917 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[10]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 18.961 ns               ;
; 3.917 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[9]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 18.961 ns               ;
; 3.917 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[8]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.878 ns                 ; 18.961 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.919 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX1_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.894 ns                 ; 18.975 ns               ;
; 3.933 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[4]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.854 ns                 ; 18.921 ns               ;
; 3.935 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[5]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.854 ns                 ; 18.919 ns               ;
; 3.936 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[3]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.854 ns                 ; 18.918 ns               ;
; 3.937 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[26]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.873 ns                 ; 18.936 ns               ;
; 3.937 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[7]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.854 ns                 ; 18.917 ns               ;
; 3.937 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[27]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.873 ns                 ; 18.936 ns               ;
; 3.937 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[30]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.873 ns                 ; 18.936 ns               ;
; 3.938 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[6]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.854 ns                 ; 18.916 ns               ;
; 3.990 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.877 ns                 ; 18.887 ns               ;
; 3.998 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[0]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.865 ns                 ; 18.867 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.019 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|HEX2_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.848 ns               ;
; 4.070 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[2]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.872 ns                 ; 18.802 ns               ;
; 4.079 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[16]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.886 ns                 ; 18.807 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[16]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[0]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[17]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[11]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[2]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[6]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[31]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.221 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[13]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.867 ns                 ; 18.646 ns               ;
; 4.249 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[14]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 18.626 ns               ;
; 4.251 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[1]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 18.624 ns               ;
; 4.251 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[12]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 18.624 ns               ;
; 4.252 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[13]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 18.623 ns               ;
; 4.253 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[15]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 18.622 ns               ;
; 4.257 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[15]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 18.613 ns               ;
; 4.257 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[3]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 18.613 ns               ;
; 4.257 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[28]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 18.613 ns               ;
; 4.257 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[5]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 18.613 ns               ;
; 4.257 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[4]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 18.613 ns               ;
; 4.257 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; TimerCounter:Timer|CompareR[29]                                                                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.870 ns                 ; 18.613 ns               ;
; 4.260 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; GPIO:uGPIO|SW_StatusR[11]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.875 ns                 ; 18.615 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.892 ns                 ; 18.560 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.892 ns                 ; 18.560 ns               ;
; 4.332 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.908 ns                 ; 18.576 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.887 ns                 ; 18.537 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.887 ns                 ; 18.537 ns               ;
; 4.350 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.903 ns                 ; 18.553 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 18.526 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.880 ns                 ; 18.526 ns               ;
; 4.354 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.896 ns                 ; 18.542 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.884 ns                 ; 18.523 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; 4.361 ns                                ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 22.900 ns                 ; 18.539 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                                                                                                   ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                                           ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 16.717 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.723 ns                 ; 8.006 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.483 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.247 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 17.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.730 ns                 ; 7.187 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.616 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[380]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.777 ns                 ; 6.161 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.685 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[372]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.073 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.688 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[276] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.758 ns                 ; 6.070 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.726 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[283] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.029 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.727 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[379] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.755 ns                 ; 6.028 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.756 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[287] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.022 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.757 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[383] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.778 ns                 ; 6.021 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.781 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.768 ns                 ; 5.987 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.816 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[277]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.948 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.817 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[373]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.947 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.818 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[373] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.764 ns                 ; 5.946 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.850 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[385]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.785 ns                 ; 5.935 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[382]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.980 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.782 ns                 ; 5.802 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; 18.988 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[385] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 24.781 ns                 ; 5.793 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                                              ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                             ; To                                                                                                                                                                                              ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.402 ns                                ; 108.74 MHz ( period = 9.196 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.764 ns                  ; 4.362 ns                ;
; 5.516 ns                                ; 111.51 MHz ( period = 8.968 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.765 ns                  ; 4.249 ns                ;
; 5.651 ns                                ; 114.97 MHz ( period = 8.698 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.764 ns                  ; 4.113 ns                ;
; 5.869 ns                                ; 121.04 MHz ( period = 8.262 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.776 ns                  ; 3.907 ns                ;
; 5.940 ns                                ; 123.15 MHz ( period = 8.120 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 3.831 ns                ;
; 5.997 ns                                ; 124.91 MHz ( period = 8.006 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 3.774 ns                ;
; 6.407 ns                                ; 139.16 MHz ( period = 7.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.761 ns                  ; 3.354 ns                ;
; 6.617 ns                                ; 147.80 MHz ( period = 6.766 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 3.154 ns                ;
; 6.720 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.762 ns                  ; 3.042 ns                ;
; 6.751 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.773 ns                  ; 3.022 ns                ;
; 6.776 ns                                ; 155.09 MHz ( period = 6.448 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 2.995 ns                ;
; 6.943 ns                                ; 163.56 MHz ( period = 6.114 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.784 ns                  ; 2.841 ns                ;
; 6.945 ns                                ; 163.67 MHz ( period = 6.110 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.775 ns                  ; 2.830 ns                ;
; 7.037 ns                                ; 168.75 MHz ( period = 5.926 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.774 ns                  ; 2.737 ns                ;
; 7.088 ns                                ; 171.70 MHz ( period = 5.824 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 2.683 ns                ;
; 7.121 ns                                ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 2.650 ns                ;
; 7.303 ns                                ; 185.39 MHz ( period = 5.394 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 2.468 ns                ;
; 7.351 ns                                ; 188.75 MHz ( period = 5.298 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.776 ns                  ; 2.425 ns                ;
; 7.561 ns                                ; 205.00 MHz ( period = 4.878 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.774 ns                  ; 2.213 ns                ;
; 7.646 ns                                ; 212.40 MHz ( period = 4.708 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 2.125 ns                ;
; 7.663 ns                                ; 213.95 MHz ( period = 4.674 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.771 ns                  ; 2.108 ns                ;
; 7.964 ns                                ; 245.58 MHz ( period = 4.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.784 ns                  ; 1.820 ns                ;
; 12.483 ns                               ; 133.03 MHz ( period = 7.517 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.287 ns                ;
; 12.497 ns                               ; 133.28 MHz ( period = 7.503 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.273 ns                ;
; 12.506 ns                               ; 133.44 MHz ( period = 7.494 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.264 ns                ;
; 12.538 ns                               ; 134.01 MHz ( period = 7.462 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.249 ns                ;
; 12.564 ns                               ; 134.48 MHz ( period = 7.436 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.223 ns                ;
; 12.643 ns                               ; 135.92 MHz ( period = 7.357 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.127 ns                ;
; 12.644 ns                               ; 135.94 MHz ( period = 7.356 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.126 ns                ;
; 12.645 ns                               ; 135.96 MHz ( period = 7.355 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.125 ns                ;
; 12.647 ns                               ; 136.00 MHz ( period = 7.353 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.123 ns                ;
; 12.648 ns                               ; 136.02 MHz ( period = 7.352 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.122 ns                ;
; 12.648 ns                               ; 136.02 MHz ( period = 7.352 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.122 ns                ;
; 12.649 ns                               ; 136.04 MHz ( period = 7.351 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.121 ns                ;
; 12.651 ns                               ; 136.07 MHz ( period = 7.349 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.119 ns                ;
; 12.656 ns                               ; 136.17 MHz ( period = 7.344 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.114 ns                ;
; 12.660 ns                               ; 136.24 MHz ( period = 7.340 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.110 ns                ;
; 12.662 ns                               ; 136.28 MHz ( period = 7.338 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.108 ns                ;
; 12.662 ns                               ; 136.28 MHz ( period = 7.338 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.108 ns                ;
; 12.663 ns                               ; 136.30 MHz ( period = 7.337 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 7.107 ns                ;
; 12.674 ns                               ; 136.50 MHz ( period = 7.326 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.113 ns                ;
; 12.678 ns                               ; 136.57 MHz ( period = 7.322 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.109 ns                ;
; 12.678 ns                               ; 136.57 MHz ( period = 7.322 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.109 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.108 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.108 ns                ;
; 12.685 ns                               ; 136.71 MHz ( period = 7.315 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.102 ns                ;
; 12.689 ns                               ; 136.78 MHz ( period = 7.311 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.098 ns                ;
; 12.689 ns                               ; 136.78 MHz ( period = 7.311 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.098 ns                ;
; 12.692 ns                               ; 136.84 MHz ( period = 7.308 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.095 ns                ;
; 12.693 ns                               ; 136.86 MHz ( period = 7.307 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.094 ns                ;
; 12.695 ns                               ; 136.89 MHz ( period = 7.305 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.066 ns                ;
; 12.696 ns                               ; 136.91 MHz ( period = 7.304 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.065 ns                ;
; 12.696 ns                               ; 136.91 MHz ( period = 7.304 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.091 ns                ;
; 12.698 ns                               ; 136.95 MHz ( period = 7.302 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.089 ns                ;
; 12.699 ns                               ; 136.97 MHz ( period = 7.301 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.062 ns                ;
; 12.702 ns                               ; 137.02 MHz ( period = 7.298 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.787 ns                 ; 7.085 ns                ;
; 12.704 ns                               ; 137.06 MHz ( period = 7.296 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.057 ns                ;
; 12.705 ns                               ; 137.08 MHz ( period = 7.295 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.056 ns                ;
; 12.706 ns                               ; 137.10 MHz ( period = 7.294 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.055 ns                ;
; 12.706 ns                               ; 137.10 MHz ( period = 7.294 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.055 ns                ;
; 12.710 ns                               ; 137.17 MHz ( period = 7.290 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.068 ns                ;
; 12.711 ns                               ; 137.19 MHz ( period = 7.289 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.067 ns                ;
; 12.712 ns                               ; 137.21 MHz ( period = 7.288 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 7.057 ns                ;
; 12.713 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.065 ns                ;
; 12.715 ns                               ; 137.27 MHz ( period = 7.285 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.063 ns                ;
; 12.721 ns                               ; 137.38 MHz ( period = 7.279 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.057 ns                ;
; 12.723 ns                               ; 137.42 MHz ( period = 7.277 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.055 ns                ;
; 12.723 ns                               ; 137.42 MHz ( period = 7.277 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.038 ns                ;
; 12.724 ns                               ; 137.44 MHz ( period = 7.276 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 7.037 ns                ;
; 12.725 ns                               ; 137.46 MHz ( period = 7.275 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.053 ns                ;
; 12.726 ns                               ; 137.48 MHz ( period = 7.274 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 7.043 ns                ;
; 12.735 ns                               ; 137.65 MHz ( period = 7.265 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 7.034 ns                ;
; 12.737 ns                               ; 137.68 MHz ( period = 7.263 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.041 ns                ;
; 12.738 ns                               ; 137.70 MHz ( period = 7.262 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.040 ns                ;
; 12.739 ns                               ; 137.72 MHz ( period = 7.261 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.039 ns                ;
; 12.741 ns                               ; 137.76 MHz ( period = 7.259 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.037 ns                ;
; 12.744 ns                               ; 137.82 MHz ( period = 7.256 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.034 ns                ;
; 12.747 ns                               ; 137.87 MHz ( period = 7.253 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.031 ns                ;
; 12.750 ns                               ; 137.93 MHz ( period = 7.250 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.028 ns                ;
; 12.751 ns                               ; 137.95 MHz ( period = 7.249 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 7.027 ns                ;
; 12.753 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 7.031 ns                ;
; 12.767 ns                               ; 138.26 MHz ( period = 7.233 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 7.019 ns                ;
; 12.772 ns                               ; 138.35 MHz ( period = 7.228 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 7.012 ns                ;
; 12.773 ns                               ; 138.37 MHz ( period = 7.227 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 7.011 ns                ;
; 12.777 ns                               ; 138.45 MHz ( period = 7.223 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 7.007 ns                ;
; 12.785 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.999 ns                ;
; 12.787 ns                               ; 138.64 MHz ( period = 7.213 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.997 ns                ;
; 12.790 ns                               ; 138.70 MHz ( period = 7.210 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.987 ns                ;
; 12.793 ns                               ; 138.75 MHz ( period = 7.207 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.993 ns                ;
; 12.794 ns                               ; 138.77 MHz ( period = 7.206 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.983 ns                ;
; 12.798 ns                               ; 138.85 MHz ( period = 7.202 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.979 ns                ;
; 12.799 ns                               ; 138.87 MHz ( period = 7.201 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.978 ns                ;
; 12.801 ns                               ; 138.91 MHz ( period = 7.199 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.983 ns                ;
; 12.801 ns                               ; 138.91 MHz ( period = 7.199 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.983 ns                ;
; 12.802 ns                               ; 138.93 MHz ( period = 7.198 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.975 ns                ;
; 12.804 ns                               ; 138.97 MHz ( period = 7.196 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.980 ns                ;
; 12.804 ns                               ; 138.97 MHz ( period = 7.196 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.973 ns                ;
; 12.807 ns                               ; 139.02 MHz ( period = 7.193 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.977 ns                ;
; 12.808 ns                               ; 139.04 MHz ( period = 7.192 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.976 ns                ;
; 12.854 ns                               ; 139.94 MHz ( period = 7.146 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.907 ns                ;
; 12.855 ns                               ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.906 ns                ;
; 12.858 ns                               ; 140.02 MHz ( period = 7.142 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.949 ns                ;
; 12.858 ns                               ; 140.02 MHz ( period = 7.142 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.903 ns                ;
; 12.858 ns                               ; 140.02 MHz ( period = 7.142 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.903 ns                ;
; 12.861 ns                               ; 140.08 MHz ( period = 7.139 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.900 ns                ;
; 12.865 ns                               ; 140.15 MHz ( period = 7.135 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.896 ns                ;
; 12.865 ns                               ; 140.15 MHz ( period = 7.135 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.896 ns                ;
; 12.872 ns                               ; 140.29 MHz ( period = 7.128 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.897 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.896 ns                ;
; 12.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.933 ns                ;
; 12.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.895 ns                ;
; 12.876 ns                               ; 140.37 MHz ( period = 7.124 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.893 ns                ;
; 12.877 ns                               ; 140.39 MHz ( period = 7.123 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.892 ns                ;
; 12.877 ns                               ; 140.39 MHz ( period = 7.123 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.892 ns                ;
; 12.878 ns                               ; 140.41 MHz ( period = 7.122 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.891 ns                ;
; 12.878 ns                               ; 140.41 MHz ( period = 7.122 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.891 ns                ;
; 12.880 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.889 ns                ;
; 12.881 ns                               ; 140.47 MHz ( period = 7.119 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.926 ns                ;
; 12.882 ns                               ; 140.49 MHz ( period = 7.118 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.925 ns                ;
; 12.883 ns                               ; 140.51 MHz ( period = 7.117 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.924 ns                ;
; 12.885 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.922 ns                ;
; 12.885 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.884 ns                ;
; 12.885 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.899 ns                ;
; 12.886 ns                               ; 140.57 MHz ( period = 7.114 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.898 ns                ;
; 12.887 ns                               ; 140.59 MHz ( period = 7.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.897 ns                ;
; 12.888 ns                               ; 140.61 MHz ( period = 7.112 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.919 ns                ;
; 12.888 ns                               ; 140.61 MHz ( period = 7.112 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.896 ns                ;
; 12.888 ns                               ; 140.61 MHz ( period = 7.112 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.896 ns                ;
; 12.889 ns                               ; 140.63 MHz ( period = 7.111 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.880 ns                ;
; 12.891 ns                               ; 140.67 MHz ( period = 7.109 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.878 ns                ;
; 12.891 ns                               ; 140.67 MHz ( period = 7.109 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.878 ns                ;
; 12.892 ns                               ; 140.69 MHz ( period = 7.108 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.915 ns                ;
; 12.892 ns                               ; 140.69 MHz ( period = 7.108 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.877 ns                ;
; 12.894 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.890 ns                ;
; 12.896 ns                               ; 140.77 MHz ( period = 7.104 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.911 ns                ;
; 12.896 ns                               ; 140.77 MHz ( period = 7.104 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.911 ns                ;
; 12.899 ns                               ; 140.83 MHz ( period = 7.101 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.885 ns                ;
; 12.900 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.807 ns                 ; 6.907 ns                ;
; 12.900 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.898 ns                ;
; 12.900 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.898 ns                ;
; 12.901 ns                               ; 140.86 MHz ( period = 7.099 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.883 ns                ;
; 12.902 ns                               ; 140.88 MHz ( period = 7.098 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.882 ns                ;
; 12.902 ns                               ; 140.88 MHz ( period = 7.098 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.882 ns                ;
; 12.903 ns                               ; 140.90 MHz ( period = 7.097 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.883 ns                ;
; 12.905 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.893 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.879 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.879 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.877 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.877 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.877 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.890 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.890 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.878 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.878 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.876 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.876 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.874 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.874 ns                ;
; 12.912 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.872 ns                ;
; 12.914 ns                               ; 141.12 MHz ( period = 7.086 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.872 ns                ;
; 12.918 ns                               ; 141.20 MHz ( period = 7.082 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.868 ns                ;
; 12.918 ns                               ; 141.20 MHz ( period = 7.082 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.868 ns                ;
; 12.918 ns                               ; 141.20 MHz ( period = 7.082 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.866 ns                ;
; 12.921 ns                               ; 141.26 MHz ( period = 7.079 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.865 ns                ;
; 12.921 ns                               ; 141.26 MHz ( period = 7.079 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.863 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.864 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.862 ns                ;
; 12.924 ns                               ; 141.32 MHz ( period = 7.076 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.836 ns                ;
; 12.925 ns                               ; 141.34 MHz ( period = 7.075 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.835 ns                ;
; 12.925 ns                               ; 141.34 MHz ( period = 7.075 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.861 ns                ;
; 12.927 ns                               ; 141.38 MHz ( period = 7.073 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.859 ns                ;
; 12.928 ns                               ; 141.40 MHz ( period = 7.072 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.832 ns                ;
; 12.931 ns                               ; 141.46 MHz ( period = 7.069 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.855 ns                ;
; 12.933 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.827 ns                ;
; 12.934 ns                               ; 141.52 MHz ( period = 7.066 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.826 ns                ;
; 12.935 ns                               ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.825 ns                ;
; 12.935 ns                               ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.825 ns                ;
; 12.939 ns                               ; 141.62 MHz ( period = 7.061 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.838 ns                ;
; 12.940 ns                               ; 141.64 MHz ( period = 7.060 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.837 ns                ;
; 12.940 ns                               ; 141.64 MHz ( period = 7.060 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.837 ns                ;
; 12.942 ns                               ; 141.68 MHz ( period = 7.058 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.835 ns                ;
; 12.943 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.834 ns                ;
; 12.944 ns                               ; 141.72 MHz ( period = 7.056 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.833 ns                ;
; 12.950 ns                               ; 141.84 MHz ( period = 7.050 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.827 ns                ;
; 12.950 ns                               ; 141.84 MHz ( period = 7.050 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.827 ns                ;
; 12.951 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.826 ns                ;
; 12.952 ns                               ; 141.88 MHz ( period = 7.048 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.825 ns                ;
; 12.952 ns                               ; 141.88 MHz ( period = 7.048 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.808 ns                ;
; 12.952 ns                               ; 141.88 MHz ( period = 7.048 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.825 ns                ;
; 12.953 ns                               ; 141.90 MHz ( period = 7.047 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.760 ns                 ; 6.807 ns                ;
; 12.954 ns                               ; 141.92 MHz ( period = 7.046 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.823 ns                ;
; 12.966 ns                               ; 142.17 MHz ( period = 7.034 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.811 ns                ;
; 12.967 ns                               ; 142.19 MHz ( period = 7.033 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.810 ns                ;
; 12.968 ns                               ; 142.21 MHz ( period = 7.032 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.809 ns                ;
; 12.970 ns                               ; 142.25 MHz ( period = 7.030 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.807 ns                ;
; 12.971 ns                               ; 142.27 MHz ( period = 7.029 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.776 ns                 ; 6.805 ns                ;
; 12.973 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.804 ns                ;
; 12.976 ns                               ; 142.37 MHz ( period = 7.024 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.801 ns                ;
; 12.979 ns                               ; 142.43 MHz ( period = 7.021 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.798 ns                ;
; 12.980 ns                               ; 142.45 MHz ( period = 7.020 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.797 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                  ;                                                                                                                                                                                                 ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                      ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                              ; miniUART:UART|CSReg[1]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                            ; GPIO:uGPIO|SW_StatusR[1]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                           ; GPIO:uGPIO|KEY_StatusR[1]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                  ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                              ; miniUART:UART|CSReg[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                   ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                              ; miniUART:UART|CSReg[0]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                           ; GPIO:uGPIO|KEY_StatusR[3]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                            ; GPIO:uGPIO|SW_StatusR[3]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                           ; GPIO:uGPIO|KEY_StatusR[2]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                            ; GPIO:uGPIO|SW_StatusR[2]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                           ; GPIO:uGPIO|SW_StatusR[16]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                           ; GPIO:uGPIO|SW_StatusR[14]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                    ; miniUART:UART|RxUnit:RxDev|Start        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                            ; GPIO:uGPIO|SW_StatusR[0]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                           ; GPIO:uGPIO|SW_StatusR[15]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                           ; GPIO:uGPIO|SW_StatusR[17]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                           ; GPIO:uGPIO|SW_StatusR[11]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                           ; GPIO:uGPIO|SW_StatusR[10]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                            ; GPIO:uGPIO|SW_StatusR[9]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                            ; GPIO:uGPIO|SW_StatusR[8]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                            ; GPIO:uGPIO|SW_StatusR[7]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                            ; GPIO:uGPIO|SW_StatusR[6]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                            ; GPIO:uGPIO|SW_StatusR[5]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                            ; GPIO:uGPIO|SW_StatusR[4]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                       ; TimerCounter:Timer|StatusR[0]           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                           ; GPIO:uGPIO|SW_StatusR[12]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                           ; GPIO:uGPIO|SW_StatusR[13]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                      ; miniUART:UART|TxUnit:TxDev|TxD          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S2               ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S10              ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2               ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S8               ; GPIO:uGPIO|key_detect:sw12|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S11               ; GPIO:uGPIO|key_detect:sw1|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S12               ; GPIO:uGPIO|key_detect:sw6|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[6]                  ; miniUART:UART|TxUnit:TxDev|TReg[5]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S0                ; GPIO:uGPIO|key_detect:sw1|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8               ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S11              ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S1               ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S4               ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S5               ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S13              ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S13              ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S13              ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S5               ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S8               ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S1               ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S3               ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S7               ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S4               ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S7               ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S9               ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S9               ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S1               ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S7                ; GPIO:uGPIO|key_detect:sw1|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                ; GPIO:uGPIO|key_detect:sw1|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S11              ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S11              ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S1                ; GPIO:uGPIO|key_detect:sw1|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S5               ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S5               ; GPIO:uGPIO|key_detect:sw12|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S13              ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[4]                  ; miniUART:UART|TxUnit:TxDev|TReg[3]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                     ; TimerCounter:Timer|CounterR[31]         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.540 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.564 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.581 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.597 ns                 ;
; 0.588 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10               ; GPIO:uGPIO|key_detect:sw1|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.604 ns                 ;
; 0.652 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S1                ; GPIO:uGPIO|key_detect:sw2|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S0               ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S12               ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S0                ; GPIO:uGPIO|key_detect:sw7|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                ; GPIO:uGPIO|key_detect:sw2|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S0               ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                ; GPIO:uGPIO|key_detect:sw1|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S6               ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S6               ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S2                ; GPIO:uGPIO|key_detect:sw1|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S4                ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4               ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S6               ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S8               ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S11               ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S12              ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S12               ; GPIO:uGPIO|key_detect:sw5|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S0                ; GPIO:uGPIO|key_detect:sw6|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                ; GPIO:uGPIO|key_detect:sw5|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S10               ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S1               ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S3               ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S7                ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S3                ; GPIO:uGPIO|key_detect:sw2|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S2                ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                ; GPIO:uGPIO|key_detect:sw1|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S3                ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                ; GPIO:uGPIO|key_detect:sw1|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S9                ; GPIO:uGPIO|key_detect:sw2|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S9                ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S13               ; GPIO:uGPIO|key_detect:sw1|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S10               ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S12              ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12              ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S4                ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.676 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                  ; miniUART:UART|TxUnit:TxDev|TReg[6]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 0.707 ns                 ;
; 0.722 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.723 ns                 ;
; 0.726 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[4]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.742 ns                 ;
; 0.728 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[2]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.744 ns                 ;
; 0.729 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[0]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.745 ns                 ;
; 0.731 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[3]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.747 ns                 ;
; 0.749 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S0               ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.765 ns                 ;
; 0.751 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S0               ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.767 ns                 ;
; 0.751 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S0                ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.767 ns                 ;
; 0.751 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S0                ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.767 ns                 ;
; 0.754 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                ; GPIO:uGPIO|key_detect:sw2|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.770 ns                 ;
; 0.760 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S0               ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.776 ns                 ;
; 0.761 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S2               ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.777 ns                 ;
; 0.761 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S12              ; GPIO:uGPIO|key_detect:sw10|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.777 ns                 ;
; 0.764 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S11              ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.780 ns                 ;
; 0.765 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S10               ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.765 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[0]                ; miniUART:UART|RxUnit:RxDev|DOut[0]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                ; GPIO:uGPIO|key_detect:sw5|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S4               ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S10              ; GPIO:uGPIO|key_detect:sw11|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S13               ; GPIO:uGPIO|key_detect:sw2|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2               ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S3                ; GPIO:uGPIO|key_detect:sw0|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S8                ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10               ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S12               ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.768 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S11              ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S3                ; GPIO:uGPIO|key_detect:sw3|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S9                ; GPIO:uGPIO|key_detect:sw0|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S13               ; GPIO:uGPIO|key_detect:sw0|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S2               ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S8                ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S11               ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S12              ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S1                ; GPIO:uGPIO|key_detect:sw5|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S5                ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S9               ; GPIO:uGPIO|key_detect:sw11|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2               ; GPIO:uGPIO|key_detect:sw10|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                ; GPIO:uGPIO|key_detect:sw8|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S2                ; GPIO:uGPIO|key_detect:sw4|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S3               ; GPIO:uGPIO|key_detect:sw11|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S5               ; GPIO:uGPIO|key_detect:sw10|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S6               ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S5                ; GPIO:uGPIO|key_detect:sw5|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S6               ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S8               ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S9               ; GPIO:uGPIO|key_detect:sw10|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S8               ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S13               ; GPIO:uGPIO|key_detect:sw8|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S1                ; GPIO:uGPIO|key_detect:sw8|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S1                ; GPIO:uGPIO|key_detect:sw6|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S2               ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S3               ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S3                ; GPIO:uGPIO|key_detect:sw5|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S3                ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4               ; GPIO:uGPIO|key_detect:sw10|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S5               ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S8               ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S9               ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S8                ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S10               ; GPIO:uGPIO|key_detect:sw2|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                                                                  ; To                                                                                                                                                                                                                                                                                                      ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[367]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][367]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][351]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][351]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][341]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][341]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][331]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][331]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[323]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][323]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][301]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][301]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[289]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[284]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][284]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][217]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][217]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][216]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][216]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][215]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][215]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][168]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[150]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][150]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][123]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][116]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][90]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][90]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][88]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[384]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][384]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][336]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][336]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][329]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][329]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][330]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][330]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[315]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][315]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][261]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][250]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][250]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][180]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][180]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][179]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][173]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][173]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][155]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[84]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[89]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][89]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[37]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[400]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][400]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][399]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][399]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][367]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][367]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][357]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][357]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][355]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][355]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][343]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][343]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][350]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][350]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][336]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][336]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][329]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][329]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][328]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][328]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[322]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][322]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][318]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][318]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[314]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][314]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][301]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][301]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][289]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[286]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][286]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][280]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][280]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[250]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][250]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[247]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][247]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[244]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][244]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[241]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][241]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][219]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][217]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][217]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[203]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][203]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][181]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][164]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[145]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][145]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][149]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][145]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][145]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][107]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][107]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][396]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][396]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][397]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][397]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][391]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][391]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][388]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][388]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][384]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][384]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][370]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][370]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][373]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][373]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[366]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][366]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[364]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][364]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][364]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][364]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[350]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][350]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][345]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][345]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][342]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][342]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][337]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][337]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][335]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][335]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][328]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][328]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][323]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][323]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][317]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][317]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[307]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][307]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[297]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][297]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][297]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][297]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][305]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][305]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][297]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][297]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][294]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][294]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][284]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][284]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][281]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][281]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][281]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][281]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][271]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][271]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[264]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][264]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][255]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][255]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][255]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][255]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][253]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][253]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][259]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][259]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][254]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][251]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][251]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][243]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][243]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][251]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][251]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][234]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][234]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][240]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][240]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][228]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][228]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][225]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][225]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[216]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][216]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][220]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][220]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][221]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][221]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][214]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][214]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][214]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][214]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][202]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][202]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][204]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][204]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][203]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][200]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][200]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[185]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][182]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][184]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][184]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][184]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][160]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][155]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][155]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][152]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[135]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][135]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][133]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][124]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][120]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][114]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][101]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][101]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][80]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[50]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[16]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|regoutff ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|regoutff ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][398]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][398]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][397]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][397]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][390]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][390]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[363]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][363]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][350]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][350]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][350]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][350]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][348]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][348]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[321]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][321]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][308]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][308]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][303]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][299]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][299]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][296]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][296]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][285]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][285]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][252]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][252]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][246]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][246]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][244]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][244]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[227]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][227]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][218]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][218]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][216]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][216]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[214]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][214]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][211]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][205]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][205]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][204]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][204]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][196]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][196]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][197]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][195]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][96]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[33]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                         ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                          ; To                                                                                                                                                                                                                                            ; From Clock                   ; To Clock                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                  ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[362]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[361]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[352]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[351]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[367]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[366]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[357]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[883]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[882]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1122] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1121] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[364]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[363]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[353]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1122] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[366]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[365]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1152] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[759]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[758]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1142] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1149] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1148] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1125] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1124] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[356]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[331]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[991]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[990]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1033] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1032] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1027] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1026] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[636]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[675]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[674]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1053] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1052] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[361]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[360]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[328]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1012] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1011] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[862]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[861]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[673]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1180] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1179] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[909]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[908]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[954]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[953]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[687]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[686]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1083] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[380]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[379]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[379]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[373]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[372]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[371]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[370]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[370]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[369]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[368]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[367]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[276]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1003] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1002] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1036] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1035] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1146] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                           ;                                                                                                                                                                                                                                               ;                              ;                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.589 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.588 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.587 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.170 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.495 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.493 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.468 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.227 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.225 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.219 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.218 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.214 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.096 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.095 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.094 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.092 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.091 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.090 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.082 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.081 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.080 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.079 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.976 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.975 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.974 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.974 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.973 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.973 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.972 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.972 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.968 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.966 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.965 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.964 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.963 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.963 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.962 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.750 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.750 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.749 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.748 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.747 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.746 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.746 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.742 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.740 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.738 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.736 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.734 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.732 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.730 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.728 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.359 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.358 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.352 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.342 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.325 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.322 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.322 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.321 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.321 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.320 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.319 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.319 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.318 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.317 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.317 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.317 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.316 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.312 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.233 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.233 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.232 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.232 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.231 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.230 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.230 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.229 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.228 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.228 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.227 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.226 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.226 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.226 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.225 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.220 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.219 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.218 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.216 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.214 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.210 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.210 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.207 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.203 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.197 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.197 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.107 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.106 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.106 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.106 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.106 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.105 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.105 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.103 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.103 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.102 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.102 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.102 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.101 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.099 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.095 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.039 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.039 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.038 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.037 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.036 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.035 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.035 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.034 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.031 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.029 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.028 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.026 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.024 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.024 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.023 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.021 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.435 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.434 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.433 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.433 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.431 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.430 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.430 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.427 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.425 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.423 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.421 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.419 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.418 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.417 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.416 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.300 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.299 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.288 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.286 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.284 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.140 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.139 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.138 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.138 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.137 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.137 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.136 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.135 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.132 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.131 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.131 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.130 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.130 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.129 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.129 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.129 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.128 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.128 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.127 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.125 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.124 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.120 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.118 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.117 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.110 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.019 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.018 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.018 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.017 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.017 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.016 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.015 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.012 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.012 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.011 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.011 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.010 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.010 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.009 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.008 ns   ; SW[0]    ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.706 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.706 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.705 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.705 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.703 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.703 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.701 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.698 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.698 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.698 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.698 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.697 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.697 ns   ; SW[5]    ; GPIO:uGPIO|key_detect:sw5|c_state.S4    ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 6.973 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.942 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.915 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.876 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.864 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.848 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.796 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.794 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.745 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.676 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.566 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.458 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.406 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 6.405 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.285 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.262 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.250 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.248 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.234 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.233 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.194 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.154 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.104 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.064 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.017 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.017 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.003 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.983 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.923 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.869 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.856 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.806 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.764 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.756 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.731 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.711 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.687 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.687 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.669 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.658 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 5.657 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.644 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.632 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.557 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.551 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.538 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.529 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.527 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.522 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.501 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.498 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 5.496 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.491 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.489 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.487 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.468 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.464 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.458 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.457 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.457 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.448 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.433 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.432 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.418 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.399 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.359 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.359 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.287 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.279 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.278 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.275 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.147 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.110 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.085 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.062 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.060 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.035 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 4.791 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.780 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.778 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.768 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.545 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.545 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.520 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                            ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 18.116 ns ; KEY[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 17.766 ns ; KEY[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 3.035 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1205] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.644 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.134 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.131 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.127 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.120 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.115 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.105 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.105 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.997 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.997 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.997 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.997 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.996 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.942 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.846 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.798 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.796 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.747 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.747 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.745 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.728 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.701 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.619 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.560 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.324 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.296 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.284 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.192 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.148 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.148 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.779 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.095 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.408 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.446 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.798 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.799 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.799 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.800 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.800 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.803 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.805 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.809 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.810 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.810 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.811 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S0                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.812 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.812 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.813 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.814 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.862 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S0                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.863 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.863 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.864 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.865 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.866 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.868 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.872 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.872 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.873 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.873 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.874 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.874 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.875 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.876 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.200 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S8                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.201 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.202 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S0                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.203 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.203 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.204 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.205 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.206 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.208 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.208 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.210 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.210 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.212 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.215 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.216 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.216 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.216 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.216 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.218 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.220 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.222 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.222 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.223 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S0                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.225 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.226 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.226 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.226 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.226 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S0                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.228 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.228 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.229 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.229 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.230 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.320 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.322 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.323 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.323 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.324 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.325 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.327 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.327 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.328 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.329 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.330 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.330 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.332 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.332 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.334 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.335 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.336 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.337 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.338 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.449 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.450 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.452 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.458 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.460 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.463 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.463 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.464 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.465 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.465 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.465 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.466 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.466 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.467 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.467 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.467 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.467 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.471 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.473 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.473 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.475 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.475 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.476 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.476 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.778 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.779 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S2                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.780 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S14                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.780 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S11                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.781 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.781 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S3                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.782 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.782 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.785 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S1                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.786 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.787 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S7                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.787 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                                                                                                                                                                                          ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.788 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                                                                                                                                                                                         ; CLOCK_27                     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                               ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 24 19:15:03 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: PLL "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: PLL "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|WideOr9~0" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state[1]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state[2]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state[0]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state[3]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.337 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp" and destination register "GPIO:uGPIO|HEX3_R[6]"
    Info: + Largest register to register requirement is 22.880 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 47.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 22.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.156 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X21_Y8_N21; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX3_R[6]'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source register is 4.799 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5813; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 2.906 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 20; REG Node = 'RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state[0]'
                Info: 4: + IC(0.341 ns) + CELL(0.437 ns) = 3.684 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 1; COMB Node = 'RV32I:_RV32I|controller:i_controller|maindec:i_maindec|WideOr9~0'
                Info: 5: + IC(0.965 ns) + CELL(0.150 ns) = 4.799 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 5; REG Node = 'RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp'
                Info: Total cell delay = 1.374 ns ( 28.63 % )
                Info: Total interconnect delay = 3.425 ns ( 71.37 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 19.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 5; REG Node = 'RV32I:_RV32I|controller:i_controller|maindec:i_maindec|ALUOp'
        Info: 2: + IC(0.263 ns) + CELL(0.275 ns) = 0.538 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 1; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]~1'
        Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 1.067 ns; Loc. = LCCOMB_X18_Y17_N18; Fanout = 4; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]~2'
        Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 1.481 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 58; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]~3'
        Info: 5: + IC(0.524 ns) + CELL(0.150 ns) = 2.155 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add0~1'
        Info: 6: + IC(0.273 ns) + CELL(0.437 ns) = 2.865 ns; Loc. = LCCOMB_X19_Y17_N4; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0'
        Info: 7: + IC(0.262 ns) + CELL(0.275 ns) = 3.402 ns; Loc. = LCCOMB_X19_Y17_N14; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0'
        Info: 8: + IC(0.263 ns) + CELL(0.275 ns) = 3.940 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0'
        Info: 9: + IC(0.261 ns) + CELL(0.275 ns) = 4.476 ns; Loc. = LCCOMB_X19_Y17_N18; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0'
        Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 4.884 ns; Loc. = LCCOMB_X19_Y17_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0'
        Info: 11: + IC(0.249 ns) + CELL(0.150 ns) = 5.283 ns; Loc. = LCCOMB_X19_Y17_N30; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1'
        Info: 12: + IC(0.251 ns) + CELL(0.150 ns) = 5.684 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0'
        Info: 13: + IC(0.271 ns) + CELL(0.271 ns) = 6.226 ns; Loc. = LCCOMB_X19_Y17_N26; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0'
        Info: 14: + IC(0.765 ns) + CELL(0.150 ns) = 7.141 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1'
        Info: 15: + IC(0.249 ns) + CELL(0.150 ns) = 7.540 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0'
        Info: 16: + IC(0.255 ns) + CELL(0.275 ns) = 8.070 ns; Loc. = LCCOMB_X20_Y13_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~0'
        Info: 17: + IC(0.263 ns) + CELL(0.150 ns) = 8.483 ns; Loc. = LCCOMB_X20_Y13_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~0'
        Info: 18: + IC(0.251 ns) + CELL(0.150 ns) = 8.884 ns; Loc. = LCCOMB_X20_Y13_N6; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1'
        Info: 19: + IC(0.255 ns) + CELL(0.150 ns) = 9.289 ns; Loc. = LCCOMB_X20_Y13_N28; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0'
        Info: 20: + IC(0.267 ns) + CELL(0.150 ns) = 9.706 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0'
        Info: 21: + IC(0.243 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X20_Y13_N8; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~1'
        Info: 22: + IC(0.260 ns) + CELL(0.275 ns) = 10.634 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~0'
        Info: 23: + IC(0.264 ns) + CELL(0.150 ns) = 11.048 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit25|Add1~1'
        Info: 24: + IC(0.474 ns) + CELL(0.275 ns) = 11.797 ns; Loc. = LCCOMB_X20_Y12_N2; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~2'
        Info: 25: + IC(0.257 ns) + CELL(0.419 ns) = 12.473 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux4~1'
        Info: 26: + IC(0.244 ns) + CELL(0.150 ns) = 12.867 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux4~2'
        Info: 27: + IC(0.454 ns) + CELL(0.150 ns) = 13.471 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[27]~40'
        Info: 28: + IC(0.251 ns) + CELL(0.275 ns) = 13.997 ns; Loc. = LCCOMB_X20_Y12_N4; Fanout = 36; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[27]~41'
        Info: 29: + IC(0.787 ns) + CELL(0.419 ns) = 15.203 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal1~4'
        Info: 30: + IC(0.253 ns) + CELL(0.393 ns) = 15.849 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal1~5'
        Info: 31: + IC(0.253 ns) + CELL(0.275 ns) = 16.377 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 10; COMB Node = 'Addr_Decoder:Decoder|Equal1~6'
        Info: 32: + IC(0.275 ns) + CELL(0.150 ns) = 16.802 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 15; COMB Node = 'Addr_Decoder:Decoder|Equal3~0'
        Info: 33: + IC(0.267 ns) + CELL(0.275 ns) = 17.344 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 5; COMB Node = 'GPIO:uGPIO|LEDG_R[3]~0'
        Info: 34: + IC(0.263 ns) + CELL(0.150 ns) = 17.757 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 2; COMB Node = 'GPIO:uGPIO|LEDG_R[3]~1'
        Info: 35: + IC(0.735 ns) + CELL(0.150 ns) = 18.642 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 7; COMB Node = 'GPIO:uGPIO|HEX3_R[6]~0'
        Info: 36: + IC(0.241 ns) + CELL(0.660 ns) = 19.543 ns; Loc. = LCFF_X21_Y8_N21; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX3_R[6]'
        Info: Total cell delay = 8.324 ns ( 42.59 % )
        Info: Total interconnect delay = 11.219 ns ( 57.41 % )
Info: Slack time is 16.717 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10" and destination register "RV32I:_RV32I|MemRdata_reg[1]"
    Info: + Largest memory to register requirement is 24.723 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 72.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 47.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.104 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 2.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5813; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.626 ns; Loc. = LCFF_X17_Y11_N13; Fanout = 1; REG Node = 'RV32I:_RV32I|MemRdata_reg[1]'
                Info: Total cell delay = 0.537 ns ( 20.45 % )
                Info: Total interconnect delay = 2.089 ns ( 79.55 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source memory is 2.730 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.950 ns) + CELL(0.689 ns) = 2.730 ns; Loc. = M4K_X13_Y12; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.24 % )
                Info: Total interconnect delay = 2.041 ns ( 74.76 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 8.006 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y12; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y12; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]'
        Info: 3: + IC(1.192 ns) + CELL(0.275 ns) = 4.458 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'read_data[1]~27'
        Info: 4: + IC(0.261 ns) + CELL(0.420 ns) = 5.139 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'read_data[1]~28'
        Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 5.666 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'read_data[1]~29'
        Info: 6: + IC(0.269 ns) + CELL(0.437 ns) = 6.372 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'read_data[1]~30'
        Info: 7: + IC(0.736 ns) + CELL(0.420 ns) = 7.528 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 1; COMB Node = 'read_data[1]~31'
        Info: 8: + IC(0.244 ns) + CELL(0.150 ns) = 7.922 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 1; COMB Node = 'read_data[1]~32'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 8.006 ns; Loc. = LCFF_X17_Y11_N13; Fanout = 1; REG Node = 'RV32I:_RV32I|MemRdata_reg[1]'
        Info: Total cell delay = 5.052 ns ( 63.10 % )
        Info: Total interconnect delay = 2.954 ns ( 36.90 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Slack time is 5.402 ns for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]" and destination register "sld_hub:auto_hub|tdo"
    Info: Fmax is 108.74 MHz (period= 9.196 ns)
    Info: + Largest register to register requirement is 9.764 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.022 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.398 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 4.398 ns; Loc. = LCFF_X16_Y27_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
                Info: Total cell delay = 0.537 ns ( 12.21 % )
                Info: Total interconnect delay = 3.861 ns ( 87.79 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X12_Y28_N17; Fanout = 43; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]'
                Info: Total cell delay = 0.537 ns ( 12.15 % )
                Info: Total interconnect delay = 3.883 ns ( 87.85 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y28_N17; Fanout = 43; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]'
        Info: 2: + IC(1.323 ns) + CELL(0.388 ns) = 1.711 ns; Loc. = LCCOMB_X17_Y27_N24; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0'
        Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 2.251 ns; Loc. = LCCOMB_X17_Y27_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 4: + IC(0.250 ns) + CELL(0.416 ns) = 2.917 ns; Loc. = LCCOMB_X17_Y27_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 3.313 ns; Loc. = LCCOMB_X17_Y27_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 6: + IC(0.424 ns) + CELL(0.150 ns) = 3.887 ns; Loc. = LCCOMB_X16_Y27_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 7: + IC(0.241 ns) + CELL(0.150 ns) = 4.278 ns; Loc. = LCCOMB_X16_Y27_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.362 ns; Loc. = LCFF_X16_Y27_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.613 ns ( 36.98 % )
        Info: Total interconnect delay = 2.749 ns ( 63.02 % )
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y9_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 47.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 47.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.628 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X18_Y9_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.43 % )
                Info: Total interconnect delay = 2.091 ns ( 79.57 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.628 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X18_Y9_N19; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.43 % )
                Info: Total interconnect delay = 2.091 ns ( 79.57 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y24_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y24_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y24_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 22.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 22.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5813; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X18_Y24_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5813; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X18_Y24_N31; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|tdo_bypass_reg" and destination register "sld_hub:auto_hub|tdo_bypass_reg"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y28_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X16_Y28_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo_bypass_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X16_Y28_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 4.408 ns; Loc. = LCFF_X16_Y28_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
                Info: Total cell delay = 0.537 ns ( 12.18 % )
                Info: Total interconnect delay = 3.871 ns ( 87.82 % )
            Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 4.408 ns; Loc. = LCFF_X16_Y28_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
                Info: Total cell delay = 0.537 ns ( 12.18 % )
                Info: Total interconnect delay = 3.871 ns ( 87.82 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[1]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 8.589 ns
    Info: + Longest pin to register delay is 8.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.699 ns) + CELL(0.150 ns) = 7.731 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 2; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1'
        Info: 3: + IC(0.256 ns) + CELL(0.419 ns) = 8.406 ns; Loc. = LCCOMB_X17_Y7_N12; Fanout = 3; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~2'
        Info: 4: + IC(0.270 ns) + CELL(0.150 ns) = 8.826 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]~6'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.910 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]'
        Info: Total cell delay = 1.685 ns ( 18.91 % )
        Info: Total interconnect delay = 7.225 ns ( 81.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]'
        Info: Total cell delay = 0.537 ns ( 20.32 % )
        Info: Total interconnect delay = 2.106 ns ( 79.68 % )
Info: tco from clock "CLOCK_27" to destination pin "LEDG[0]" through register "GPIO:uGPIO|LEDG_R[0]" is 6.973 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.633 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X21_Y9_N17; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDG_R[0]'
        Info: Total cell delay = 0.537 ns ( 20.39 % )
        Info: Total interconnect delay = 2.096 ns ( 79.61 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N17; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDG_R[0]'
        Info: 2: + IC(3.640 ns) + CELL(2.808 ns) = 6.448 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LEDG[0]'
        Info: Total cell delay = 2.808 ns ( 43.55 % )
        Info: Total interconnect delay = 3.640 ns ( 56.45 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]" (data pin = "KEY[0]", clock pin = "CLOCK_27") is 18.116 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 22.642 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5813; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X28_Y19_N17; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]'
        Info: Total cell delay = 0.537 ns ( 20.10 % )
        Info: Total interconnect delay = 2.134 ns ( 79.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.368 ns) + CELL(0.149 ns) = 7.379 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.463 ns; Loc. = LCFF_X28_Y19_N17; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]'
        Info: Total cell delay = 1.095 ns ( 14.67 % )
        Info: Total interconnect delay = 6.368 ns ( 85.33 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Sun Nov 24 19:15:06 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


