#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 25 19:24:40 2020
# Process ID: 4584
# Current directory: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/sine_generator/sine_generator.runs/synth_1
# Command line: vivado.exe -log sine_generator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sine_generator.tcl
# Log file: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/sine_generator/sine_generator.runs/synth_1/sine_generator.vds
# Journal file: E:/My Works/MITS/Multilevel Inverter in FPGA/Verilog Codes/Verilog-Basics/sine_generator/sine_generator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sine_generator.tcl -notrace
