0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/Mux2to1/Mux2to1_GateLevel/Mux2to1_GateLevel.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/Mux2to1/Mux2to1_GateLevel/Mux2to1_GateLevel.srcs/sources_1/new/Mux2to1_GateLevel.v,1695239104,verilog,,/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/Mux2to1/Mux2to1_GateLevel/Mux2to1_GateLevel.srcs/sources_1/new/Mux2to1_tb.v,,Mux2to1_GateLevel,,,,,,,,
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/Mux2to1/Mux2to1_GateLevel/Mux2to1_GateLevel.srcs/sources_1/new/Mux2to1_tb.v,1695233878,verilog,,,,Mux2to1_tb,,,,,,,,
