{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520616358384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520616358392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 12:25:58 2018 " "Processing started: Fri Mar 09 12:25:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520616358392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616358392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab2 -c g07_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab2 -c g07_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616358393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520616358935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520616358935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_lab2-details " "Found design unit 1: g07_lab2-details" {  } { { "g07_lab2.vhd" "" { Text "C:/Users/johnw/Documents/classes/ecse-325/Lab-2/src/g07_lab2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520616374583 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_lab2 " "Found entity 1: g07_lab2" {  } { { "g07_lab2.vhd" "" { Text "C:/Users/johnw/Documents/classes/ecse-325/Lab-2/src/g07_lab2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520616374583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616374583 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \"process\" g07_lab2_tb.vhd(94) " "VHDL syntax error at g07_lab2_tb.vhd(94) near text \"loop\";  expecting \"process\"" {  } { { "g07_lab2_tb.vhd" "" { Text "C:/Users/johnw/Documents/classes/ecse-325/Lab-2/src/g07_lab2_tb.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616374585 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" g07_lab2_tb.vhd(101) " "VHDL syntax error at g07_lab2_tb.vhd(101) near text \"process\";  expecting \"loop\"" {  } { { "g07_lab2_tb.vhd" "" { Text "C:/Users/johnw/Documents/classes/ecse-325/Lab-2/src/g07_lab2_tb.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616374585 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"loop\" g07_lab2_tb.vhd(103) " "VHDL syntax error at g07_lab2_tb.vhd(103) near text \"architecture\";  expecting \"loop\"" {  } { { "g07_lab2_tb.vhd" "" { Text "C:/Users/johnw/Documents/classes/ecse-325/Lab-2/src/g07_lab2_tb.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616374585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab2_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file g07_lab2_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616374585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520616374772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 09 12:26:14 2018 " "Processing ended: Fri Mar 09 12:26:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520616374772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520616374772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520616374772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616374772 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520616375529 ""}
