###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Sat Jan 11 19:47:20 2020
#  Design:            router
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[3][2]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[3][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q            (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.036
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  1.514
= Slack Time                    8.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.488 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.525 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.658 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    8.705 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    8.969 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.146 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.326 | 
     | u_fwd_routing_engine/U164                     | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.430 | 
     | u_fwd_routing_engine/U144                     | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.141 |    9.628 | 
     | u_fwd_routing_engine/U77                      | S ^ -> ZN v  | MUX2ND0  | 0.119 |   1.259 |    9.747 | 
     | u_fwd_routing_engine/U76                      | A1 v -> ZN v | XNR2D0   | 0.101 |   1.360 |    9.848 | 
     | u_fwd_routing_engine/U75                      | I v -> ZN ^  | CKND0    | 0.074 |   1.435 |    9.923 | 
     | u_fwd_routing_engine/U59                      | S ^ -> ZN ^  | MUX2ND0  | 0.079 |   1.514 |   10.002 | 
     | u_fwd_routing_engine/stage_1_output_reg[3][2] | D ^          | DFQD1    | 0.000 |   1.514 |   10.002 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.488 | 
     | clk__I0                                       | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.452 | 
     | u_fwd_routing_engine/stage_1_output_reg[3][2] | CP ^       | DFQD1  | 0.002 |   0.038 |   -8.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[2][2]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[2][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q            (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.034
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  1.512
= Slack Time                    8.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.491 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.528 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.661 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    8.708 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    8.972 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.149 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.330 | 
     | u_fwd_routing_engine/U164                     | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.433 | 
     | u_fwd_routing_engine/U144                     | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.141 |    9.632 | 
     | u_fwd_routing_engine/U77                      | S ^ -> ZN v  | MUX2ND0  | 0.119 |   1.259 |    9.750 | 
     | u_fwd_routing_engine/U76                      | A1 v -> ZN v | XNR2D0   | 0.101 |   1.360 |    9.852 | 
     | u_fwd_routing_engine/U75                      | I v -> ZN ^  | CKND0    | 0.074 |   1.435 |    9.926 | 
     | u_fwd_routing_engine/U74                      | S ^ -> ZN ^  | MUX2ND0  | 0.078 |   1.512 |   10.003 | 
     | u_fwd_routing_engine/stage_1_output_reg[2][2] | D ^          | DFQD1    | 0.000 |   1.512 |   10.003 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.491 | 
     | clk__I0                                       | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.455 | 
     | u_fwd_routing_engine/stage_1_output_reg[2][2] | CP ^       | DFQD1  | 0.002 |   0.038 |   -8.453 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[6][1]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[6][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q            (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.994
- Arrival Time                  1.434
= Slack Time                    8.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.560 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.598 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.730 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    8.777 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.041 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.219 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.399 | 
     | u_fwd_routing_engine/U164                     | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.502 | 
     | u_fwd_routing_engine/U144                     | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.140 |    9.701 | 
     | u_fwd_routing_engine/U55                      | S ^ -> ZN v  | MUX2ND0  | 0.116 |   1.257 |    9.817 | 
     | u_fwd_routing_engine/U44                      | A1 v -> Z ^  | CKXOR2D0 | 0.120 |   1.376 |    9.937 | 
     | u_fwd_routing_engine/U43                      | S1 ^ -> ZN ^ | MUX3ND0  | 0.058 |   1.434 |    9.994 | 
     | u_fwd_routing_engine/stage_1_output_reg[6][1] | D ^          | DFD1     | 0.000 |   1.434 |    9.994 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.560 | 
     | clk__I0                                       | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.524 | 
     | u_fwd_routing_engine/stage_1_output_reg[6][1] | CP ^       | DFD1   | 0.001 |   0.038 |   -8.523 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[2][1]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[2][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q            (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.048
+ Phase Shift                  10.000
= Required Time                 9.990
- Arrival Time                  1.430
= Slack Time                    8.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.561 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.598 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.730 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    8.777 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.041 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.219 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.399 | 
     | u_fwd_routing_engine/U164                     | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.503 | 
     | u_fwd_routing_engine/U144                     | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.141 |    9.701 | 
     | u_fwd_routing_engine/U77                      | S ^ -> ZN v  | MUX2ND0  | 0.119 |   1.259 |    9.820 | 
     | u_fwd_routing_engine/U76                      | A1 v -> ZN ^ | XNR2D0   | 0.116 |   1.376 |    9.936 | 
     | u_fwd_routing_engine/U60                      | S1 ^ -> ZN ^ | MUX3ND0  | 0.054 |   1.430 |    9.990 | 
     | u_fwd_routing_engine/stage_1_output_reg[2][1] | D ^          | DFQD1    | 0.000 |   1.430 |    9.990 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.561 | 
     | clk__I0                                       | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.524 | 
     | u_fwd_routing_engine/stage_1_output_reg[2][1] | CP ^       | DFQD1  | 0.002 |   0.038 |   -8.523 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_fwd_routing_engine/stage_1_sw_ctl_reg[1]/CP 
Endpoint:   u_fwd_routing_engine/stage_1_sw_ctl_reg[1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q         (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.038
+ Phase Shift                  10.000
= Required Time                10.000
- Arrival Time                  1.435
= Slack Time                    8.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                            | clk ^        |          |       |   0.000 |    8.565 | 
     | clk__L1_I0                                 | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.602 | 
     | u_fwd_routing_engine/dst_reg[0][2]         | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.735 | 
     | u_fwd_routing_engine/U171                  | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    8.782 | 
     | u_fwd_routing_engine/U170                  | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.046 | 
     | u_fwd_routing_engine/U169                  | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.223 | 
     | u_fwd_routing_engine/U165                  | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.404 | 
     | u_fwd_routing_engine/U164                  | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.507 | 
     | u_fwd_routing_engine/U144                  | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.141 |    9.706 | 
     | u_fwd_routing_engine/U77                   | S ^ -> ZN v  | MUX2ND0  | 0.119 |   1.259 |    9.824 | 
     | u_fwd_routing_engine/U76                   | A1 v -> ZN v | XNR2D0   | 0.101 |   1.360 |    9.926 | 
     | u_fwd_routing_engine/U75                   | I v -> ZN ^  | CKND0    | 0.074 |   1.435 |   10.000 | 
     | u_fwd_routing_engine/stage_1_sw_ctl_reg[1] | D ^          | DFQD1    | 0.000 |   1.435 |   10.000 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |            |        |       |  Time   |   Time   | 
     |--------------------------------------------+------------+--------+-------+---------+----------| 
     |                                            | clk ^      |        |       |   0.000 |   -8.565 | 
     | clk__I0                                    | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.529 | 
     | u_fwd_routing_engine/stage_1_sw_ctl_reg[1] | CP ^       | DFQD1  | 0.002 |   0.038 |   -8.527 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_fwd_routing_engine/stage_1_sw_ctl_reg[3]/CP 
Endpoint:   u_fwd_routing_engine/stage_1_sw_ctl_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q         (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.035
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  1.376
= Slack Time                    8.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                            | clk ^        |          |       |   0.000 |    8.626 | 
     | clk__L1_I0                                 | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.664 | 
     | u_fwd_routing_engine/dst_reg[0][2]         | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.796 | 
     | u_fwd_routing_engine/U171                  | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    8.843 | 
     | u_fwd_routing_engine/U170                  | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.107 | 
     | u_fwd_routing_engine/U169                  | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.284 | 
     | u_fwd_routing_engine/U165                  | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.465 | 
     | u_fwd_routing_engine/U164                  | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.568 | 
     | u_fwd_routing_engine/U144                  | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.140 |    9.767 | 
     | u_fwd_routing_engine/U55                   | S ^ -> ZN v  | MUX2ND0  | 0.116 |   1.257 |    9.883 | 
     | u_fwd_routing_engine/U44                   | A1 v -> Z ^  | CKXOR2D0 | 0.120 |   1.376 |   10.002 | 
     | u_fwd_routing_engine/stage_1_sw_ctl_reg[3] | D ^          | DFQD1    | 0.000 |   1.376 |   10.002 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |            |        |       |  Time   |   Time   | 
     |--------------------------------------------+------------+--------+-------+---------+----------| 
     |                                            | clk ^      |        |       |   0.000 |   -8.626 | 
     | clk__I0                                    | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.590 | 
     | u_fwd_routing_engine/stage_1_sw_ctl_reg[3] | CP ^       | DFQD1  | 0.001 |   0.038 |   -8.589 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_fwd_routing_engine/stage_0_sw_ctl_reg[3]/CP 
Endpoint:   u_fwd_routing_engine/stage_0_sw_ctl_reg[3]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q         (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.997
- Arrival Time                  1.184
= Slack Time                    8.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                            | clk ^        |          |       |   0.000 |    8.813 | 
     | clk__L1_I0                                 | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.850 | 
     | u_fwd_routing_engine/dst_reg[0][2]         | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    8.983 | 
     | u_fwd_routing_engine/U171                  | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.029 | 
     | u_fwd_routing_engine/U170                  | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.293 | 
     | u_fwd_routing_engine/U169                  | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.471 | 
     | u_fwd_routing_engine/U165                  | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.651 | 
     | u_fwd_routing_engine/U164                  | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.755 | 
     | u_fwd_routing_engine/U88                   | A1 ^ -> Z ^  | AN3D0    | 0.110 |   1.052 |    9.865 | 
     | u_fwd_routing_engine/U81                   | I3 ^ -> ZN v | MUX4ND0  | 0.132 |   1.184 |    9.997 | 
     | u_fwd_routing_engine/stage_0_sw_ctl_reg[3] | D v          | DFQD1    | 0.000 |   1.184 |    9.997 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |            |        |       |  Time   |   Time   | 
     |--------------------------------------------+------------+--------+-------+---------+----------| 
     |                                            | clk ^      |        |       |   0.000 |   -8.813 | 
     | clk__I0                                    | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.777 | 
     | u_fwd_routing_engine/stage_0_sw_ctl_reg[3] | CP ^       | DFQD1  | 0.002 |   0.038 |   -8.775 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[1][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[1][0]/SA (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  1.033
= Slack Time                    8.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.848 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.885 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.018 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.065 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.329 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.506 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.686 | 
     | u_fwd_routing_engine/U31                      | A2 v -> Z v  | AN2D0    | 0.101 |   0.939 |    9.787 | 
     | u_fwd_routing_engine/U30                      | C v -> ZN ^  | OAI221D0 | 0.094 |   1.033 |    9.881 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][0] | SA ^         | DFXQD1   | 0.000 |   1.033 |    9.881 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.848 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -8.811 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][0] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -8.810 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[5][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[5][0]/SA (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  1.033
= Slack Time                    8.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.848 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.885 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.018 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.065 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.329 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.506 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.686 | 
     | u_fwd_routing_engine/U31                      | A2 v -> Z v  | AN2D0    | 0.101 |   0.939 |    9.787 | 
     | u_fwd_routing_engine/U30                      | C v -> ZN ^  | OAI221D0 | 0.094 |   1.033 |    9.881 | 
     | u_fwd_routing_engine/stage_1_output_reg[5][0] | SA ^         | DFXQD1   | 0.000 |   1.033 |    9.881 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.848 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -8.811 | 
     | u_fwd_routing_engine/stage_1_output_reg[5][0] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -8.810 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[1][2]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[1][2]/SA (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  1.033
= Slack Time                    8.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    8.848 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.885 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.018 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.065 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.329 | 
     | u_fwd_routing_engine/U169                     | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.506 | 
     | u_fwd_routing_engine/U165                     | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.686 | 
     | u_fwd_routing_engine/U31                      | A2 v -> Z v  | AN2D0    | 0.101 |   0.939 |    9.787 | 
     | u_fwd_routing_engine/U30                      | C v -> ZN ^  | OAI221D0 | 0.094 |   1.033 |    9.881 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][2] | SA ^         | DFXQD1   | 0.000 |   1.033 |    9.881 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -8.848 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -8.811 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][2] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -8.810 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_fwd_routing_engine/stage_0_sw_ctl_reg[2]/CP 
Endpoint:   u_fwd_routing_engine/stage_0_sw_ctl_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q         (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.048
+ Phase Shift                  10.000
= Required Time                 9.989
- Arrival Time                  1.141
= Slack Time                    8.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                            | clk ^        |          |       |   0.000 |    8.849 | 
     | clk__L1_I0                                 | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.886 | 
     | u_fwd_routing_engine/dst_reg[0][2]         | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.019 | 
     | u_fwd_routing_engine/U171                  | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.066 | 
     | u_fwd_routing_engine/U170                  | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.330 | 
     | u_fwd_routing_engine/U169                  | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.507 | 
     | u_fwd_routing_engine/U165                  | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.687 | 
     | u_fwd_routing_engine/U164                  | A3 v -> ZN ^ | ND4D0    | 0.104 |   0.942 |    9.791 | 
     | u_fwd_routing_engine/U144                  | A1 ^ -> Z ^  | AN3D0    | 0.198 |   1.141 |    9.989 | 
     | u_fwd_routing_engine/stage_0_sw_ctl_reg[2] | D ^          | DFQD1    | 0.000 |   1.141 |    9.989 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |            |        |       |  Time   |   Time   | 
     |--------------------------------------------+------------+--------+-------+---------+----------| 
     |                                            | clk ^      |        |       |   0.000 |   -8.849 | 
     | clk__I0                                    | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -8.813 | 
     | u_fwd_routing_engine/stage_0_sw_ctl_reg[2] | CP ^       | DFQD1  | 0.002 |   0.038 |   -8.811 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_fwd_routing_engine/stage_0_sw_ctl_reg[1]/CP 
Endpoint:   u_fwd_routing_engine/stage_0_sw_ctl_reg[1]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q         (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.014
+ Phase Shift                  10.000
= Required Time                10.024
- Arrival Time                  1.102
= Slack Time                    8.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                            |              |          |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                            | clk ^        |          |       |   0.000 |    8.922 | 
     | clk__L1_I0                                 | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    8.960 | 
     | u_fwd_routing_engine/dst_reg[0][2]         | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.092 | 
     | u_fwd_routing_engine/U171                  | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.139 | 
     | u_fwd_routing_engine/U170                  | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.403 | 
     | u_fwd_routing_engine/U169                  | A2 v -> ZN ^ | CKND2D0  | 0.178 |   0.658 |    9.580 | 
     | u_fwd_routing_engine/U165                  | A2 ^ -> ZN v | ND4D0    | 0.180 |   0.838 |    9.761 | 
     | u_fwd_routing_engine/U31                   | A2 v -> Z v  | AN2D0    | 0.101 |   0.939 |    9.861 | 
     | u_fwd_routing_engine/U30                   | C v -> ZN ^  | OAI221D0 | 0.094 |   1.033 |    9.955 | 
     | u_fwd_routing_engine/U29                   | I ^ -> ZN v  | CKND0    | 0.069 |   1.102 |   10.024 | 
     | u_fwd_routing_engine/stage_0_sw_ctl_reg[1] | D v          | DFQD1    | 0.000 |   1.102 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |            |        |       |  Time   |   Time   | 
     |--------------------------------------------+------------+--------+-------+---------+----------| 
     |                                            | clk ^      |        |       |   0.000 |   -8.922 | 
     | clk__L1_I0                                 | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -8.885 | 
     | u_fwd_routing_engine/stage_0_sw_ctl_reg[1] | CP ^       | DFQD1  | 0.001 |   0.038 |   -8.884 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[5][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[5][0]/DA (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[3][2]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.130
+ Phase Shift                  10.000
= Required Time                 9.909
- Arrival Time                  0.433
= Slack Time                    9.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    9.476 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.513 | 
     | u_fwd_routing_engine/dst_reg[3][2]            | CP ^ -> Q v  | DFQD1    | 0.131 |   0.168 |    9.644 | 
     | u_fwd_routing_engine/U33                      | A1 v -> ZN ^ | AOI221D0 | 0.086 |   0.254 |    9.730 | 
     | u_fwd_routing_engine/U32                      | C ^ -> ZN v  | OAI221D0 | 0.178 |   0.433 |    9.909 | 
     | u_fwd_routing_engine/stage_1_output_reg[5][0] | DA v         | DFXQD1   | 0.000 |   0.433 |    9.909 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.476 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.439 | 
     | u_fwd_routing_engine/stage_1_output_reg[5][0] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -9.438 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[0][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[0][0]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q            (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.066
+ Phase Shift                  10.000
= Required Time                 9.973
- Arrival Time                  0.481
= Slack Time                    9.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    9.492 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.529 | 
     | u_fwd_routing_engine/dst_reg[0][2]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.662 | 
     | u_fwd_routing_engine/U171                     | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.709 | 
     | u_fwd_routing_engine/U170                     | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.973 | 
     | u_fwd_routing_engine/stage_1_output_reg[0][0] | D v          | DFQD1    | 0.001 |   0.481 |    9.973 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.492 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.455 | 
     | u_fwd_routing_engine/stage_1_output_reg[0][0] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.453 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[0][2]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[0][2]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][2]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.066
+ Phase Shift                  10.000
= Required Time                 9.974
- Arrival Time                  0.481
= Slack Time                    9.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     |                                    | clk ^        |          |       |   0.000 |    9.493 | 
     | clk__L1_I0                         | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.530 | 
     | u_fwd_routing_engine/dst_reg[0][2] | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.663 | 
     | u_fwd_routing_engine/U171          | A1 v -> ZN ^ | MAOI22D0 | 0.047 |   0.217 |    9.710 | 
     | u_fwd_routing_engine/U170          | A3 ^ -> ZN v | ND3D0    | 0.264 |   0.481 |    9.974 | 
     | u_fwd_routing_engine/dst_reg[0][2] | D v          | DFQD1    | 0.000 |   0.481 |    9.974 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.493 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.456 | 
     | u_fwd_routing_engine/dst_reg[0][2] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.454 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[0][1]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[0][1]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][1]/Q            (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.061
+ Phase Shift                  10.000
= Required Time                 9.977
- Arrival Time                  0.480
= Slack Time                    9.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    9.497 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.534 | 
     | u_fwd_routing_engine/dst_reg[0][1]            | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.667 | 
     | u_fwd_routing_engine/U173                     | A1 v -> ZN ^ | AOI21D0  | 0.052 |   0.222 |    9.719 | 
     | u_fwd_routing_engine/U172                     | C ^ -> ZN v  | OAI211D0 | 0.256 |   0.479 |    9.976 | 
     | u_fwd_routing_engine/stage_1_output_reg[0][1] | D v          | DFQD1    | 0.001 |   0.480 |    9.977 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.497 | 
     | clk__I0                                       | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.461 | 
     | u_fwd_routing_engine/stage_1_output_reg[0][1] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.459 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[0][1]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[0][1]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][1]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.061
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.479
= Slack Time                    9.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     |                                    | clk ^        |          |       |   0.000 |    9.499 | 
     | clk__L1_I0                         | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.537 | 
     | u_fwd_routing_engine/dst_reg[0][1] | CP ^ -> Q v  | DFQD1    | 0.133 |   0.170 |    9.670 | 
     | u_fwd_routing_engine/U173          | A1 v -> ZN ^ | AOI21D0  | 0.052 |   0.222 |    9.722 | 
     | u_fwd_routing_engine/U172          | C ^ -> ZN v  | OAI211D0 | 0.256 |   0.479 |    9.978 | 
     | u_fwd_routing_engine/dst_reg[0][1] | D v          | DFQD1    | 0.000 |   0.479 |    9.978 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.499 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.462 | 
     | u_fwd_routing_engine/dst_reg[0][1] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.460 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[1][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[1][0]/DB (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[3][2]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.084
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  0.433
= Slack Time                    9.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     |                                               | clk ^        |          |       |   0.000 |    9.522 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.559 | 
     | u_fwd_routing_engine/dst_reg[3][2]            | CP ^ -> Q v  | DFQD1    | 0.131 |   0.168 |    9.690 | 
     | u_fwd_routing_engine/U33                      | A1 v -> ZN ^ | AOI221D0 | 0.086 |   0.254 |    9.776 | 
     | u_fwd_routing_engine/U32                      | C ^ -> ZN v  | OAI221D0 | 0.178 |   0.433 |    9.955 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][0] | DB v         | DFXQD1   | 0.000 |   0.433 |    9.955 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.522 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.485 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][0] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -9.484 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[3][2]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[3][2]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[3][2]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                10.005
- Arrival Time                  0.433
= Slack Time                    9.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     |                                    | clk ^        |          |       |   0.000 |    9.572 | 
     | clk__L1_I0                         | I ^ -> Z ^   | CKBD24   | 0.037 |   0.037 |    9.610 | 
     | u_fwd_routing_engine/dst_reg[3][2] | CP ^ -> Q v  | DFQD1    | 0.131 |   0.168 |    9.740 | 
     | u_fwd_routing_engine/U33           | A1 v -> ZN ^ | AOI221D0 | 0.086 |   0.254 |    9.827 | 
     | u_fwd_routing_engine/U32           | C ^ -> ZN v  | OAI221D0 | 0.178 |   0.433 |   10.005 | 
     | u_fwd_routing_engine/dst_reg[3][2] | D v          | DFQD1    | 0.000 |   0.433 |   10.005 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.572 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.535 | 
     | u_fwd_routing_engine/dst_reg[3][2] | CP ^       | DFQD1  | 0.001 |   0.038 |   -9.534 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[4][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[4][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[1][2]/Q            (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.912
- Arrival Time                  0.303
= Slack Time                    9.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                               |             |          |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------+-------+---------+----------| 
     |                                               | clk ^       |          |       |   0.000 |    9.609 | 
     | clk__L1_I0                                    | I ^ -> Z ^  | CKBD24   | 0.037 |   0.037 |    9.646 | 
     | u_fwd_routing_engine/dst_reg[1][2]            | CP ^ -> Q ^ | DFQD1    | 0.115 |   0.152 |    9.761 | 
     | u_fwd_routing_engine/U45                      | B1 ^ -> Z ^ | OA32D0   | 0.151 |   0.303 |    9.912 | 
     | u_fwd_routing_engine/stage_1_output_reg[4][0] | D ^         | DFKCNQD1 | 0.000 |   0.303 |    9.912 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                               |            |          |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+----------+-------+---------+----------| 
     |                                               | clk ^      |          |       |   0.000 |   -9.609 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24   | 0.037 |   0.037 |   -9.572 | 
     | u_fwd_routing_engine/stage_1_output_reg[4][0] | CP ^       | DFKCNQD1 | 0.002 |   0.039 |   -9.570 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[1][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[1][0]/DA (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[2][2]/Q             (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.147
+ Phase Shift                  10.000
= Required Time                 9.891
- Arrival Time                  0.269
= Slack Time                    9.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                               |              |         |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+---------+-------+---------+----------| 
     |                                               | clk ^        |         |       |   0.000 |    9.622 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24  | 0.037 |   0.037 |    9.659 | 
     | u_fwd_routing_engine/dst_reg[2][2]            | CP ^ -> Q ^  | EDFQD1  | 0.114 |   0.151 |    9.774 | 
     | u_fwd_routing_engine/U188                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.191 |    9.813 | 
     | u_fwd_routing_engine/U184                     | I1 v -> ZN ^ | MUX2ND0 | 0.078 |   0.269 |    9.891 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][0] | DA ^         | DFXQD1  | 0.000 |   0.269 |    9.891 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.622 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.585 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][0] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -9.584 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[5][1]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[5][1]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[5][1]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.009
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  0.371
= Slack Time                    9.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |              |         |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+---------+----------| 
     |                                    | clk ^        |         |       |   0.000 |    9.658 | 
     | clk__I0                            | I ^ -> Z ^   | CKBD24  | 0.036 |   0.036 |    9.694 | 
     | u_fwd_routing_engine/dst_reg[5][1] | CP ^ -> Q v  | DFQD1   | 0.133 |   0.169 |    9.827 | 
     | u_fwd_routing_engine/U64           | I1 v -> ZN ^ | MUX2ND0 | 0.042 |   0.211 |    9.869 | 
     | u_fwd_routing_engine/U63           | A1 ^ -> ZN ^ | INR2D0  | 0.103 |   0.314 |    9.972 | 
     | u_fwd_routing_engine/U62           | I ^ -> ZN v  | CKND0   | 0.058 |   0.371 |   10.029 | 
     | u_fwd_routing_engine/dst_reg[5][1] | D v          | DFQD1   | 0.000 |   0.371 |   10.029 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.658 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.621 | 
     | u_fwd_routing_engine/dst_reg[5][1] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.620 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[0][2]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[0][2]/DA (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][0]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.935
- Arrival Time                  0.268
= Slack Time                    9.666
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     |                                               | clk ^       |        |       |   0.000 |    9.666 | 
     | clk__L1_I0                                    | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.704 | 
     | u_fwd_routing_engine/dst_reg[0][0]            | CP ^ -> Q v | DFQD1  | 0.132 |   0.169 |    9.835 | 
     | u_fwd_routing_engine/U13                      | I0 v -> Z v | MUX2D0 | 0.099 |   0.268 |    9.935 | 
     | u_fwd_routing_engine/stage_1_output_reg[0][2] | DA v        | DFXQD1 | 0.000 |   0.268 |    9.935 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.666 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.629 | 
     | u_fwd_routing_engine/stage_1_output_reg[0][2] | CP ^       | DFXQD1 | 0.002 |   0.039 |   -9.627 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[5][0]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[5][0]/DB (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[2][2]/Q             (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.099
+ Phase Shift                  10.000
= Required Time                 9.940
- Arrival Time                  0.269
= Slack Time                    9.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                               |              |         |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+---------+-------+---------+----------| 
     |                                               | clk ^        |         |       |   0.000 |    9.671 | 
     | clk__L1_I0                                    | I ^ -> Z ^   | CKBD24  | 0.037 |   0.037 |    9.708 | 
     | u_fwd_routing_engine/dst_reg[2][2]            | CP ^ -> Q ^  | EDFQD1  | 0.114 |   0.151 |    9.823 | 
     | u_fwd_routing_engine/U188                     | I ^ -> ZN v  | CKND0   | 0.039 |   0.191 |    9.862 | 
     | u_fwd_routing_engine/U184                     | I1 v -> ZN ^ | MUX2ND0 | 0.078 |   0.269 |    9.940 | 
     | u_fwd_routing_engine/stage_1_output_reg[5][0] | DB ^         | DFXQD1  | 0.000 |   0.269 |    9.940 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.671 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.634 | 
     | u_fwd_routing_engine/stage_1_output_reg[5][0] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -9.633 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[1][2]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[1][2]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[1][2]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.021
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.343
= Slack Time                    9.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.675 | 
     | clk__L1_I0                         | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.712 | 
     | u_fwd_routing_engine/dst_reg[1][2] | CP ^ -> Q v | DFQD1  | 0.135 |   0.172 |    9.846 | 
     | u_fwd_routing_engine/U45           | B1 v -> Z v | OA32D0 | 0.171 |   0.343 |   10.018 | 
     | u_fwd_routing_engine/dst_reg[1][2] | D v         | DFQD1  | 0.000 |   0.343 |   10.018 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.675 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.637 | 
     | u_fwd_routing_engine/dst_reg[1][2] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.636 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[1][2]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[1][2]/DA (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[2][0]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.938
- Arrival Time                  0.256
= Slack Time                    9.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     |                                               | clk ^       |        |       |   0.000 |    9.682 | 
     | clk__L1_I0                                    | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.719 | 
     | u_fwd_routing_engine/dst_reg[2][0]            | CP ^ -> Q v | EDFQD1 | 0.135 |   0.172 |    9.854 | 
     | u_fwd_routing_engine/U22                      | I0 v -> Z v | MUX2D0 | 0.084 |   0.256 |    9.938 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][2] | DA v        | DFXQD1 | 0.000 |   0.256 |    9.938 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.682 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.644 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][2] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -9.643 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[4][1]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[4][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[1][1]/Q            (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.113
+ Phase Shift                  10.000
= Required Time                 9.926
- Arrival Time                  0.237
= Slack Time                    9.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                               |             |          |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------+-------+---------+----------| 
     |                                               | clk ^       |          |       |   0.000 |    9.688 | 
     | clk__L1_I0                                    | I ^ -> Z ^  | CKBD24   | 0.037 |   0.037 |    9.726 | 
     | u_fwd_routing_engine/dst_reg[1][1]            | CP ^ -> Q ^ | DFQD1    | 0.112 |   0.149 |    9.838 | 
     | u_fwd_routing_engine/U16                      | I0 ^ -> Z ^ | MUX2D0   | 0.088 |   0.237 |    9.926 | 
     | u_fwd_routing_engine/stage_1_output_reg[4][1] | D ^         | DFKCNQD1 | 0.000 |   0.237 |    9.926 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                               |            |          |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+----------+-------+---------+----------| 
     |                                               | clk ^      |          |       |   0.000 |   -9.688 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24   | 0.037 |   0.037 |   -9.651 | 
     | u_fwd_routing_engine/stage_1_output_reg[4][1] | CP ^       | DFKCNQD1 | 0.002 |   0.039 |   -9.649 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[5][2]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[5][2]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[5][2]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.037
- Setup                         0.023
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  0.325
= Slack Time                    9.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |              |         |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+---------+----------| 
     |                                    | clk ^        |         |       |   0.000 |    9.689 | 
     | clk__I0                            | I ^ -> Z ^   | CKBD24  | 0.036 |   0.036 |    9.726 | 
     | u_fwd_routing_engine/dst_reg[5][2] | CP ^ -> Q v  | DFQD1   | 0.132 |   0.169 |    9.858 | 
     | u_fwd_routing_engine/U79           | I1 v -> ZN ^ | MUX2ND0 | 0.046 |   0.215 |    9.904 | 
     | u_fwd_routing_engine/U78           | B ^ -> ZN v  | OAI21D0 | 0.110 |   0.325 |   10.014 | 
     | u_fwd_routing_engine/dst_reg[5][2] | D v          | DFQD1   | 0.000 |   0.325 |   10.014 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.689 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.653 | 
     | u_fwd_routing_engine/dst_reg[5][2] | CP ^       | DFQD1  | 0.001 |   0.037 |   -9.652 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[6][1]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[6][1]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[6][1]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.012
+ Phase Shift                  10.000
= Required Time                10.026
- Arrival Time                  0.330
= Slack Time                    9.696
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |              |         |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+---------+----------| 
     |                                    | clk ^        |         |       |   0.000 |    9.696 | 
     | clk__I0                            | I ^ -> Z ^   | CKBD24  | 0.036 |   0.036 |    9.732 | 
     | u_fwd_routing_engine/dst_reg[6][1] | CP ^ -> Q v  | DFQD1   | 0.137 |   0.173 |    9.869 | 
     | u_fwd_routing_engine/U70           | A1 v -> ZN ^ | OAI22D0 | 0.088 |   0.261 |    9.957 | 
     | u_fwd_routing_engine/U57           | I ^ -> ZN v  | CKND0   | 0.069 |   0.330 |   10.026 | 
     | u_fwd_routing_engine/dst_reg[6][1] | D v          | DFQD1   | 0.000 |   0.330 |   10.026 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.696 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.660 | 
     | u_fwd_routing_engine/dst_reg[6][1] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.658 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[6][2]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[6][2]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[6][2]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.017
+ Phase Shift                  10.000
= Required Time                10.021
- Arrival Time                  0.318
= Slack Time                    9.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.704 | 
     | clk__I0                            | I ^ -> Z ^  | CKBD24 | 0.036 |   0.036 |    9.740 | 
     | u_fwd_routing_engine/dst_reg[6][2] | CP ^ -> Q v | DFQD1  | 0.132 |   0.169 |    9.872 | 
     | u_fwd_routing_engine/U82           | B1 v -> Z v | OA32D0 | 0.149 |   0.317 |   10.021 | 
     | u_fwd_routing_engine/dst_reg[6][2] | D v         | DFQD1  | 0.000 |   0.318 |   10.021 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.704 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.667 | 
     | u_fwd_routing_engine/dst_reg[6][2] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.666 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_fwd_routing_engine/stage_1_output_reg[1][2]/
CP 
Endpoint:   u_fwd_routing_engine/stage_1_output_reg[1][2]/DB (v) checked with  
leading edge of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[3][0]/Q             (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.063
+ Phase Shift                  10.000
= Required Time                 9.976
- Arrival Time                  0.268
= Slack Time                    9.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |             |        |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+--------+-------+---------+----------| 
     |                                               | clk ^       |        |       |   0.000 |    9.707 | 
     | clk__L1_I0                                    | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.745 | 
     | u_fwd_routing_engine/dst_reg[3][0]            | CP ^ -> Q v | DFQD1  | 0.133 |   0.170 |    9.877 | 
     | u_fwd_routing_engine/U23                      | I2 v -> Z v | MUX3D0 | 0.098 |   0.268 |    9.975 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][2] | DB v        | DFXQD1 | 0.000 |   0.268 |    9.976 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                               |            |        |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+--------+-------+---------+----------| 
     |                                               | clk ^      |        |       |   0.000 |   -9.707 | 
     | clk__L1_I0                                    | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.670 | 
     | u_fwd_routing_engine/stage_1_output_reg[1][2] | CP ^       | DFXQD1 | 0.001 |   0.038 |   -9.669 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[5][0]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[5][0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[5][0]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.037
- Setup                         0.019
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.303
= Slack Time                    9.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |              |         |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+---------+----------| 
     |                                    | clk ^        |         |       |   0.000 |    9.715 | 
     | clk__I0                            | I ^ -> Z ^   | CKBD24  | 0.036 |   0.036 |    9.751 | 
     | u_fwd_routing_engine/dst_reg[5][0] | CP ^ -> Q v  | DFQD1   | 0.132 |   0.168 |    9.883 | 
     | u_fwd_routing_engine/U199          | I1 v -> ZN ^ | MUX2ND0 | 0.042 |   0.210 |    9.925 | 
     | u_fwd_routing_engine/U198          | B ^ -> ZN v  | OAI21D0 | 0.093 |   0.303 |   10.018 | 
     | u_fwd_routing_engine/dst_reg[5][0] | D v          | DFQD1   | 0.000 |   0.303 |   10.018 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.715 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.678 | 
     | u_fwd_routing_engine/dst_reg[5][0] | CP ^       | DFQD1  | 0.001 |   0.037 |   -9.678 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[7][1]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[7][1]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[7][1]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.010
+ Phase Shift                  10.000
= Required Time                10.028
- Arrival Time                  0.294
= Slack Time                    9.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |              |         |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+---------+----------| 
     |                                    | clk ^        |         |       |   0.000 |    9.735 | 
     | clk__I0                            | I ^ -> Z ^   | CKBD24  | 0.036 |   0.036 |    9.771 | 
     | u_fwd_routing_engine/dst_reg[7][1] | CP ^ -> Q v  | DFQD1   | 0.134 |   0.171 |    9.905 | 
     | u_fwd_routing_engine/U67           | I1 v -> ZN ^ | MUX2ND0 | 0.064 |   0.234 |    9.969 | 
     | u_fwd_routing_engine/U58           | I ^ -> ZN v  | CKND0   | 0.060 |   0.294 |   10.028 | 
     | u_fwd_routing_engine/dst_reg[7][1] | D v          | DFQD1   | 0.000 |   0.294 |   10.028 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.735 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.698 | 
     | u_fwd_routing_engine/dst_reg[7][1] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.697 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[6][0]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[6][0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[6][0]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.015
+ Phase Shift                  10.000
= Required Time                10.023
- Arrival Time                  0.268
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.755 | 
     | clk__I0                            | I ^ -> Z ^  | CKBD24 | 0.036 |   0.036 |    9.792 | 
     | u_fwd_routing_engine/dst_reg[6][0] | CP ^ -> Q v | DFQD1  | 0.133 |   0.169 |    9.924 | 
     | u_fwd_routing_engine/U117          | I2 v -> Z v | MUX3D0 | 0.099 |   0.268 |   10.023 | 
     | u_fwd_routing_engine/dst_reg[6][0] | D v         | DFQD1  | 0.000 |   0.268 |   10.023 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.719 | 
     | u_fwd_routing_engine/dst_reg[6][0] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.717 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[3][0]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[3][0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[3][0]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.014
+ Phase Shift                  10.000
= Required Time                10.024
- Arrival Time                  0.268
= Slack Time                    9.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.756 | 
     | clk__L1_I0                         | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.793 | 
     | u_fwd_routing_engine/dst_reg[3][0] | CP ^ -> Q v | DFQD1  | 0.133 |   0.170 |    9.926 | 
     | u_fwd_routing_engine/U23           | I2 v -> Z v | MUX3D0 | 0.098 |   0.268 |   10.024 | 
     | u_fwd_routing_engine/dst_reg[3][0] | D v         | DFQD1  | 0.000 |   0.268 |   10.024 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.756 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.719 | 
     | u_fwd_routing_engine/dst_reg[3][0] | CP ^       | DFQD1  | 0.001 |   0.038 |   -9.718 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[1][1]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[1][1]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[1][1]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.010
+ Phase Shift                  10.000
= Required Time                10.030
- Arrival Time                  0.270
= Slack Time                    9.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.760 | 
     | clk__L1_I0                         | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.797 | 
     | u_fwd_routing_engine/dst_reg[1][1] | CP ^ -> Q v | DFQD1  | 0.132 |   0.170 |    9.929 | 
     | u_fwd_routing_engine/U16           | I0 v -> Z v | MUX2D0 | 0.100 |   0.270 |   10.030 | 
     | u_fwd_routing_engine/dst_reg[1][1] | D v         | DFQD1  | 0.000 |   0.270 |   10.030 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.760 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.722 | 
     | u_fwd_routing_engine/dst_reg[1][1] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.720 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[1][0]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[1][0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[1][0]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.009
+ Phase Shift                  10.000
= Required Time                10.030
- Arrival Time                  0.268
= Slack Time                    9.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.762 | 
     | clk__L1_I0                         | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.799 | 
     | u_fwd_routing_engine/dst_reg[1][0] | CP ^ -> Q v | DFQD1  | 0.132 |   0.170 |    9.932 | 
     | u_fwd_routing_engine/U20           | I0 v -> Z v | MUX2D0 | 0.099 |   0.268 |   10.030 | 
     | u_fwd_routing_engine/dst_reg[1][0] | D v         | DFQD1  | 0.000 |   0.268 |   10.030 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.762 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.725 | 
     | u_fwd_routing_engine/dst_reg[1][0] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.723 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[0][0]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[0][0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[0][0]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.039
- Setup                         0.009
+ Phase Shift                  10.000
= Required Time                10.030
- Arrival Time                  0.268
= Slack Time                    9.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.762 | 
     | clk__L1_I0                         | I ^ -> Z ^  | CKBD24 | 0.037 |   0.037 |    9.799 | 
     | u_fwd_routing_engine/dst_reg[0][0] | CP ^ -> Q v | DFQD1  | 0.132 |   0.169 |    9.931 | 
     | u_fwd_routing_engine/U13           | I0 v -> Z v | MUX2D0 | 0.099 |   0.268 |   10.030 | 
     | u_fwd_routing_engine/dst_reg[0][0] | D v         | DFQD1  | 0.000 |   0.268 |   10.030 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.762 | 
     | clk__L1_I0                         | I ^ -> Z ^ | CKBD24 | 0.037 |   0.037 |   -9.725 | 
     | u_fwd_routing_engine/dst_reg[0][0] | CP ^       | DFQD1  | 0.002 |   0.039 |   -9.723 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_fwd_routing_engine/dst_reg[7][0]/CP 
Endpoint:   u_fwd_routing_engine/dst_reg[7][0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: u_fwd_routing_engine/dst_reg[7][0]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.038
- Setup                         0.009
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  0.256
= Slack Time                    9.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     |                                    | clk ^       |        |       |   0.000 |    9.773 | 
     | clk__I0                            | I ^ -> Z ^  | CKBD24 | 0.036 |   0.036 |    9.809 | 
     | u_fwd_routing_engine/dst_reg[7][0] | CP ^ -> Q v | DFQD1  | 0.132 |   0.168 |    9.941 | 
     | u_fwd_routing_engine/U92           | A1 v -> Z v | AO21D0 | 0.088 |   0.256 |   10.029 | 
     | u_fwd_routing_engine/dst_reg[7][0] | D v         | DFQD1  | 0.000 |   0.256 |   10.029 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |            |        |       |  Time   |   Time   | 
     |------------------------------------+------------+--------+-------+---------+----------| 
     |                                    | clk ^      |        |       |   0.000 |   -9.773 | 
     | clk__I0                            | I ^ -> Z ^ | CKBD24 | 0.036 |   0.036 |   -9.737 | 
     | u_fwd_routing_engine/dst_reg[7][0] | CP ^       | DFQD1  | 0.002 |   0.038 |   -9.735 | 
     +---------------------------------------------------------------------------------------+ 

