# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab6_Full_adder_using_Half_adders.srcs/sources_1/new/Half_adder.vhd" \
"../../../../lab6_Full_adder_using_Half_adders.srcs/sources_1/new/lab6_Full_adder_using_Half_adders.vhd" \
"../../../../lab6_Full_adder_using_Half_adders.srcs/sim_1/new/Full_adder_TB.vhd" \

# Do not sort compile order
nosort
