============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Jul 08 2024  10:21:55 pm
  Module:                 counter
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area   Library 
--------------------------------------
CLKINVX1           3    6.812    slow 
DFFRHQX1           2   40.873    slow 
DFFRX1             2   43.900    slow 
INVXL              2    4.541    slow 
MXI2XL             1    6.055    slow 
NAND2BX1           3   13.624    slow 
NAND2XL            4   12.110    slow 
NAND3BX1           1    6.055    slow 
NAND3X1            3   13.624    slow 
NOR2XL             1    3.028    slow 
NOR3X1             1    4.541    slow 
OAI211X1           3   15.895    slow 
OAI22X1            1    6.055    slow 
OR2X1              2    9.083    slow 
SDFFRHQX1          4   99.911    slow 
--------------------------------------
total             33  286.108         


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             8 184.684   64.6 
inverter               5  11.354    4.0 
logic                 20  90.071   31.5 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 33 286.108  100.0 