/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  wire [20:0] _04_;
  reg [6:0] _05_;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[18] & in_data[93]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[0] | in_data[154]);
  assign celloutsig_1_13z = celloutsig_1_12z ^ celloutsig_1_7z;
  assign celloutsig_0_9z = celloutsig_0_7z ^ celloutsig_0_5z[3];
  assign celloutsig_0_10z = celloutsig_0_5z[1] ^ celloutsig_0_1z[0];
  reg [20:0] _11_;
  always_ff @(posedge out_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 21'h000000;
    else _11_ <= in_data[57:37];
  assign { _04_[20:16], _02_, _04_[14:12], _00_, _04_[10:9], _01_, _04_[7:0] } = _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= in_data[133:128];
  always_ff @(negedge out_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_13z[2:1], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_4z[2:0], celloutsig_0_2z } & celloutsig_0_5z[6:3];
  assign celloutsig_1_11z = celloutsig_1_9z[12:7] == in_data[119:114];
  assign celloutsig_0_18z = celloutsig_0_5z[6:1] == _05_[5:0];
  assign celloutsig_1_12z = { celloutsig_1_2z[4:3], celloutsig_1_0z[2:1] } >= { celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[17:15] >= in_data[55:53];
  assign celloutsig_1_7z = { celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_0z } || { celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_5z || { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = { out_data[154:153], celloutsig_1_7z, _03_, celloutsig_1_13z } || { celloutsig_1_9z[5:4], celloutsig_1_12z, celloutsig_1_2z[5:3], celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_8z = { celloutsig_0_6z[1:0], celloutsig_0_4z, celloutsig_0_6z } || { in_data[62:58], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:2] || in_data[40:38];
  assign celloutsig_0_1z = { _02_, _04_[14:12], _00_, _04_[10] } % { 1'h1, _04_[4:0] };
  assign celloutsig_0_13z = { celloutsig_0_6z[3], celloutsig_0_10z, celloutsig_0_3z } % { 1'h1, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_2z[5:3] = in_data[115] ? { celloutsig_1_0z[2:1], celloutsig_1_1z } : in_data[184:182];
  assign celloutsig_0_5z = celloutsig_0_3z ? { _02_, _04_[14:12], _00_, _04_[10:9], _01_, _04_[7] } : { _04_[14:13], celloutsig_0_4z };
  assign { out_data[154:138], out_data[136:128] } = celloutsig_1_15z ? { celloutsig_1_5z[7:3], 2'h3, celloutsig_1_5z, celloutsig_1_17z, 1'h1, celloutsig_1_2z[5:3], celloutsig_1_0z, celloutsig_1_0z } : { _03_[1:0], celloutsig_1_9z[12:1], celloutsig_1_9z[1], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_11z, _03_, celloutsig_1_13z };
  assign celloutsig_1_8z = in_data[153:140] !== { celloutsig_1_0z[1:0], _03_, celloutsig_1_4z[5:4], celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[5] };
  assign celloutsig_1_16z = { in_data[159:152], celloutsig_1_8z, celloutsig_1_10z } !== { celloutsig_1_0z[2], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_4z[5:4], celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[5] };
  assign celloutsig_0_4z = in_data[24:18] | { celloutsig_0_1z[5:1], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_49z = { celloutsig_0_13z[1:0], celloutsig_0_12z } | celloutsig_0_23z;
  assign celloutsig_1_17z = | { in_data[158:150], celloutsig_1_11z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[112] };
  assign celloutsig_1_10z = | in_data[187:181];
  assign celloutsig_1_5z = { celloutsig_1_0z[0], celloutsig_1_2z[5:3], celloutsig_1_0z, celloutsig_1_1z } >> { in_data[145:144], celloutsig_1_4z[5:4], celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[5] };
  assign celloutsig_0_12z = celloutsig_0_6z[3:1] >> _04_[18:16];
  assign celloutsig_1_0z = in_data[134:132] ~^ in_data[181:179];
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_6z } ~^ { celloutsig_0_12z[1], celloutsig_0_18z, celloutsig_0_13z };
  assign { out_data[38:37], out_data[40:39], out_data[34:32] } = ~ celloutsig_0_4z;
  assign { celloutsig_1_4z[4], celloutsig_1_4z[5] } = ~ { celloutsig_1_3z, celloutsig_1_1z };
  assign { celloutsig_1_9z[7:2], celloutsig_1_9z[12:8], celloutsig_1_9z[1] } = ~ { _03_, celloutsig_1_5z[4:0], celloutsig_1_1z };
  assign { _04_[15], _04_[11], _04_[8] } = { _02_, _00_, _01_ };
  assign celloutsig_1_2z[2:0] = celloutsig_1_0z;
  assign celloutsig_1_4z[3:0] = { celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[5] };
  assign celloutsig_1_9z[0] = celloutsig_1_9z[1];
  assign { out_data[137], out_data[96], out_data[36:35], out_data[4:0] } = { celloutsig_1_17z, celloutsig_1_19z, out_data[40:39], celloutsig_0_49z };
endmodule
