// Seed: 2256211169
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input wand id_10,
    output tri0 id_11,
    output tri0 id_12,
    output wand id_13,
    output tri1 id_14,
    input tri1 id_15,
    input wor id_16,
    input wand id_17,
    input supply0 id_18,
    input supply0 id_19,
    input wand id_20,
    input uwire id_21,
    output supply0 id_22,
    input tri id_23,
    input tri id_24,
    input wor id_25,
    output uwire id_26
);
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3
);
  tri0 id_5 = 1, id_6;
  module_0(
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2
  );
endmodule
