/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NETC_TMR_BASE
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NETC_TMR_BASE.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NETC_TMR_BASE
 *
 * CMSIS Peripheral Access Layer for NETC_TMR_BASE
 */

#if !defined(NETC_TMR_BASE_H_)
#define NETC_TMR_BASE_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NETC_TMR_BASE Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_TMR_BASE_Peripheral_Access_Layer NETC_TMR_BASE Peripheral Access Layer
 * @{
 */

/** NETC_TMR_BASE - Size of Registers Arrays */
#define NETC_TMR_BASE_TMR_ALARMM_COUNT            2u
#define NETC_TMR_BASE_TMR_FIPERF_COUNT            3u
#define NETC_TMR_BASE_TMR_ETTSN_COUNT             2u

/** NETC_TMR_BASE - Register Layout Typedef */
typedef struct {
  __I  uint32_t TMR_ID;                            /**< Module ID, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __I  uint32_t TMR_CAPR;                          /**< Timer Capability, offset: 0x8 */
       uint8_t RESERVED_1[20];
  __I  uint32_t TMR_FRT_L;                         /**< Timer Free Running Time Low, offset: 0x20 */
  __I  uint32_t TMR_FRT_H;                         /**< Timer Free Running Time High, offset: 0x24 */
  __I  uint32_t TMR_SRT_L;                         /**< Timer Synchronous Time Low, offset: 0x28 */
  __I  uint32_t TMR_SRT_H;                         /**< Timer Synchronous Time High, offset: 0x2C */
  __I  uint32_t TMR_DEF_CNT_L;                     /**< Default ns Timer Counter Low, offset: 0x30 */
  __I  uint32_t TMR_DEF_CNT_H;                     /**< Default ns Timer Counter High, offset: 0x34 */
  __IO uint32_t TMR_OARR;                          /**< Offset Adjustment Rate, offset: 0x38 */
  __IO uint32_t TMR_OAAR;                          /**< Offset Adjustment Amount, offset: 0x3C */
       uint8_t RESERVED_2[64];
  __IO uint32_t TMR_CTRL;                          /**< Timer Control, offset: 0x80 */
  __IO uint32_t TMR_TEVENT;                        /**< Timer Event, offset: 0x84 */
  __IO uint32_t TMR_TEMASK;                        /**< Timer Event Mask, offset: 0x88 */
  __IO uint32_t TMR_MSIVEC;                        /**< Timer MSI-X Vector, offset: 0x8C */
       uint8_t RESERVED_3[4];
  __I  uint32_t TMR_STAT;                          /**< Timer Status, offset: 0x94 */
  __IO uint32_t TMR_CNT_L;                         /**< Timer Counter Low, offset: 0x98 */
  __IO uint32_t TMR_CNT_H;                         /**< Timer Counter High, offset: 0x9C */
  __IO uint32_t TMR_ADD;                           /**< Timer Addend, offset: 0xA0 */
  __I  uint32_t TMR_ACC;                           /**< Timer Accumulator, offset: 0xA4 */
  __IO uint32_t TMR_PRSC;                          /**< Timer Prescale, offset: 0xA8 */
  __IO uint32_t TMR_ECTRL;                         /**< Extended Timer Control, offset: 0xAC */
  __IO uint32_t TMROFF_L;                          /**< Timer Offset Low, offset: 0xB0 */
  __IO uint32_t TMROFF_H;                          /**< Timer Offset High, offset: 0xB4 */
  struct {                                         /* offset: 0xB8, array step: 0x8 */
    __IO uint32_t TMR_ALARM_L;                       /**< Alarm Time Comparator Low, array offset: 0xB8, array step: 0x8 */
    __IO uint32_t TMR_ALARM_H;                       /**< Alarm Time Comparator High, array offset: 0xBC, array step: 0x8 */
  } TMR_ALARMM[NETC_TMR_BASE_TMR_ALARMM_COUNT];
       uint8_t RESERVED_4[4];
  __IO uint32_t TMR_ALARM_CTRL;                    /**< Timer Alarm Control, offset: 0xCC */
  __IO uint32_t TMR_FIPER[NETC_TMR_BASE_TMR_FIPERF_COUNT]; /**< Timer Fixed Interval Period, array offset: 0xD0, array step: 0x4 */
  __IO uint32_t TMR_FIPER_CTRL;                    /**< Timer FIPER Control, offset: 0xDC */
  struct {                                         /* offset: 0xE0, array step: 0x8 */
    __I  uint32_t TMR_ETTS_L;                        /**< External Trigger Stamp, array offset: 0xE0, array step: 0x8 */
    __I  uint32_t TMR_ETTS_H;                        /**< External Trigger Stamp, array offset: 0xE4, array step: 0x8 */
  } TMR_ETTSN[NETC_TMR_BASE_TMR_ETTSN_COUNT];
  __I  uint32_t TMR_CUR_TIME_L;                    /**< Timer Current Time Low, offset: 0xF0 */
  __I  uint32_t TMR_CUR_TIME_H;                    /**< Timer Current Time High, offset: 0xF4 */
  __IO uint32_t TMR_PARAM;                         /**< Timer Parameter, offset: 0xF8 */
} NETC_TMR_BASE_Type;

/* ----------------------------------------------------------------------------
   -- NETC_TMR_BASE Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NETC_TMR_BASE_Register_Masks NETC_TMR_BASE Register Masks
 * @{
 */

/*! @name TMR_ID - Module ID */
/*! @{ */

#define NETC_TMR_BASE_TMR_ID_REV_MN_MASK         (0xFFU)
#define NETC_TMR_BASE_TMR_ID_REV_MN_SHIFT        (0U)
/*! REV_MN - Minor revision */
#define NETC_TMR_BASE_TMR_ID_REV_MN(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ID_REV_MN_SHIFT)) & NETC_TMR_BASE_TMR_ID_REV_MN_MASK)

#define NETC_TMR_BASE_TMR_ID_REV_MJ_MASK         (0xFF00U)
#define NETC_TMR_BASE_TMR_ID_REV_MJ_SHIFT        (8U)
/*! REV_MJ - Major revision */
#define NETC_TMR_BASE_TMR_ID_REV_MJ(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ID_REV_MJ_SHIFT)) & NETC_TMR_BASE_TMR_ID_REV_MJ_MASK)

#define NETC_TMR_BASE_TMR_ID_TMR_ID_MASK         (0xFFFF0000U)
#define NETC_TMR_BASE_TMR_ID_TMR_ID_SHIFT        (16U)
/*! TMR_ID - Timer IP ID */
#define NETC_TMR_BASE_TMR_ID_TMR_ID(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ID_TMR_ID_SHIFT)) & NETC_TMR_BASE_TMR_ID_TMR_ID_MASK)
/*! @} */

/*! @name TMR_CAPR - Timer Capability */
/*! @{ */

#define NETC_TMR_BASE_TMR_CAPR_IEEE_1722_MASK    (0x1U)
#define NETC_TMR_BASE_TMR_CAPR_IEEE_1722_SHIFT   (0U)
/*! IEEE_1722
 *  0b0..Not supported
 */
#define NETC_TMR_BASE_TMR_CAPR_IEEE_1722(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CAPR_IEEE_1722_SHIFT)) & NETC_TMR_BASE_TMR_CAPR_IEEE_1722_MASK)

#define NETC_TMR_BASE_TMR_CAPR_ECADJ_MASK        (0x2U)
#define NETC_TMR_BASE_TMR_CAPR_ECADJ_SHIFT       (1U)
#define NETC_TMR_BASE_TMR_CAPR_ECADJ(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CAPR_ECADJ_SHIFT)) & NETC_TMR_BASE_TMR_CAPR_ECADJ_MASK)

#define NETC_TMR_BASE_TMR_CAPR_IEEE_8021AS_REV_MASK (0x4U)
#define NETC_TMR_BASE_TMR_CAPR_IEEE_8021AS_REV_SHIFT (2U)
#define NETC_TMR_BASE_TMR_CAPR_IEEE_8021AS_REV(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CAPR_IEEE_8021AS_REV_SHIFT)) & NETC_TMR_BASE_TMR_CAPR_IEEE_8021AS_REV_MASK)

#define NETC_TMR_BASE_TMR_CAPR_NUM_MSIX_MASK     (0x10000U)
#define NETC_TMR_BASE_TMR_CAPR_NUM_MSIX_SHIFT    (16U)
#define NETC_TMR_BASE_TMR_CAPR_NUM_MSIX(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CAPR_NUM_MSIX_SHIFT)) & NETC_TMR_BASE_TMR_CAPR_NUM_MSIX_MASK)
/*! @} */

/*! @name TMR_FRT_L - Timer Free Running Time Low */
/*! @{ */

#define NETC_TMR_BASE_TMR_FRT_L_TMR_FRT_L_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_FRT_L_TMR_FRT_L_SHIFT  (0U)
#define NETC_TMR_BASE_TMR_FRT_L_TMR_FRT_L(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FRT_L_TMR_FRT_L_SHIFT)) & NETC_TMR_BASE_TMR_FRT_L_TMR_FRT_L_MASK)
/*! @} */

/*! @name TMR_FRT_H - Timer Free Running Time High */
/*! @{ */

#define NETC_TMR_BASE_TMR_FRT_H_TMR_FRT_H_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_FRT_H_TMR_FRT_H_SHIFT  (0U)
#define NETC_TMR_BASE_TMR_FRT_H_TMR_FRT_H(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FRT_H_TMR_FRT_H_SHIFT)) & NETC_TMR_BASE_TMR_FRT_H_TMR_FRT_H_MASK)
/*! @} */

/*! @name TMR_SRT_L - Timer Synchronous Time Low */
/*! @{ */

#define NETC_TMR_BASE_TMR_SRT_L_TMR_SRT_L_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_SRT_L_TMR_SRT_L_SHIFT  (0U)
#define NETC_TMR_BASE_TMR_SRT_L_TMR_SRT_L(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_SRT_L_TMR_SRT_L_SHIFT)) & NETC_TMR_BASE_TMR_SRT_L_TMR_SRT_L_MASK)
/*! @} */

/*! @name TMR_SRT_H - Timer Synchronous Time High */
/*! @{ */

#define NETC_TMR_BASE_TMR_SRT_H_TMR_SRT_H_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_SRT_H_TMR_SRT_H_SHIFT  (0U)
#define NETC_TMR_BASE_TMR_SRT_H_TMR_SRT_H(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_SRT_H_TMR_SRT_H_SHIFT)) & NETC_TMR_BASE_TMR_SRT_H_TMR_SRT_H_MASK)
/*! @} */

/*! @name TMR_DEF_CNT_L - Default ns Timer Counter Low */
/*! @{ */

#define NETC_TMR_BASE_TMR_DEF_CNT_L_TMR_DEF_CNT_L_MASK (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_DEF_CNT_L_TMR_DEF_CNT_L_SHIFT (0U)
#define NETC_TMR_BASE_TMR_DEF_CNT_L_TMR_DEF_CNT_L(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_DEF_CNT_L_TMR_DEF_CNT_L_SHIFT)) & NETC_TMR_BASE_TMR_DEF_CNT_L_TMR_DEF_CNT_L_MASK)
/*! @} */

/*! @name TMR_DEF_CNT_H - Default ns Timer Counter High */
/*! @{ */

#define NETC_TMR_BASE_TMR_DEF_CNT_H_TMR_DEF_CNT_H_MASK (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_DEF_CNT_H_TMR_DEF_CNT_H_SHIFT (0U)
#define NETC_TMR_BASE_TMR_DEF_CNT_H_TMR_DEF_CNT_H(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_DEF_CNT_H_TMR_DEF_CNT_H_SHIFT)) & NETC_TMR_BASE_TMR_DEF_CNT_H_TMR_DEF_CNT_H_MASK)
/*! @} */

/*! @name TMR_OARR - Offset Adjustment Rate */
/*! @{ */

#define NETC_TMR_BASE_TMR_OARR_NUM_CLK_MASK      (0xFU)
#define NETC_TMR_BASE_TMR_OARR_NUM_CLK_SHIFT     (0U)
/*! NUM_CLK - Number of clocks between TMROFF updates */
#define NETC_TMR_BASE_TMR_OARR_NUM_CLK(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_OARR_NUM_CLK_SHIFT)) & NETC_TMR_BASE_TMR_OARR_NUM_CLK_MASK)

#define NETC_TMR_BASE_TMR_OARR_VALUE_MASK        (0xFF0000U)
#define NETC_TMR_BASE_TMR_OARR_VALUE_SHIFT       (16U)
/*! VALUE - The value to adjust the TMROFF every NUM_CLK clock period */
#define NETC_TMR_BASE_TMR_OARR_VALUE(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_OARR_VALUE_SHIFT)) & NETC_TMR_BASE_TMR_OARR_VALUE_MASK)

#define NETC_TMR_BASE_TMR_OARR_ENABLE_MASK       (0x80000000U)
#define NETC_TMR_BASE_TMR_OARR_ENABLE_SHIFT      (31U)
/*! ENABLE - Enable Automatic Drift Compensation
 *  0b0..Automated drift compensation is disabled or complete.
 *  0b1..Automated drift compensation is in progress.
 */
#define NETC_TMR_BASE_TMR_OARR_ENABLE(x)         (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_OARR_ENABLE_SHIFT)) & NETC_TMR_BASE_TMR_OARR_ENABLE_MASK)
/*! @} */

/*! @name TMR_OAAR - Offset Adjustment Amount */
/*! @{ */

#define NETC_TMR_BASE_TMR_OAAR_AMOUNT_MASK       (0xFFFFU)
#define NETC_TMR_BASE_TMR_OAAR_AMOUNT_SHIFT      (0U)
/*! AMOUNT - The adjustment amount to be added or subtracted from TMROFF */
#define NETC_TMR_BASE_TMR_OAAR_AMOUNT(x)         (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_OAAR_AMOUNT_SHIFT)) & NETC_TMR_BASE_TMR_OAAR_AMOUNT_MASK)

#define NETC_TMR_BASE_TMR_OAAR_INCR_MASK         (0x80000000U)
#define NETC_TMR_BASE_TMR_OAAR_INCR_SHIFT        (31U)
/*! INCR - Increment or decrement the TMROFF by amount specified at TMR_OAAR rate */
#define NETC_TMR_BASE_TMR_OAAR_INCR(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_OAAR_INCR_SHIFT)) & NETC_TMR_BASE_TMR_OAAR_INCR_MASK)
/*! @} */

/*! @name TMR_CTRL - Timer Control */
/*! @{ */

#define NETC_TMR_BASE_TMR_CTRL_CK_SEL_MASK       (0x3U)
#define NETC_TMR_BASE_TMR_CTRL_CK_SEL_SHIFT      (0U)
/*! CK_SEL - Timer Reference Clock Source Select */
#define NETC_TMR_BASE_TMR_CTRL_CK_SEL(x)         (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_CK_SEL_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_CK_SEL_MASK)

#define NETC_TMR_BASE_TMR_CTRL_TE_MASK           (0x4U)
#define NETC_TMR_BASE_TMR_CTRL_TE_SHIFT          (2U)
/*! TE - Timer enable */
#define NETC_TMR_BASE_TMR_CTRL_TE(x)             (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_TE_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_TE_MASK)

#define NETC_TMR_BASE_TMR_CTRL_CIPH_MASK         (0x40U)
#define NETC_TMR_BASE_TMR_CTRL_CIPH_SHIFT        (6U)
/*! CIPH - External oscillator input clock phase */
#define NETC_TMR_BASE_TMR_CTRL_CIPH(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_CIPH_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_CIPH_MASK)

#define NETC_TMR_BASE_TMR_CTRL_COPH_MASK         (0x80U)
#define NETC_TMR_BASE_TMR_CTRL_COPH_SHIFT        (7U)
/*! COPH - Generated clock (TMR_GCLK) output phase. */
#define NETC_TMR_BASE_TMR_CTRL_COPH(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_COPH_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_COPH_MASK)

#define NETC_TMR_BASE_TMR_CTRL_ETEP1_MASK        (0x100U)
#define NETC_TMR_BASE_TMR_CTRL_ETEP1_SHIFT       (8U)
/*! ETEP1 - External trigger 1 edge polarity */
#define NETC_TMR_BASE_TMR_CTRL_ETEP1(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_ETEP1_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_ETEP1_MASK)

#define NETC_TMR_BASE_TMR_CTRL_ETEP2_MASK        (0x200U)
#define NETC_TMR_BASE_TMR_CTRL_ETEP2_SHIFT       (9U)
/*! ETEP2 - External trigger 2 edge polarity */
#define NETC_TMR_BASE_TMR_CTRL_ETEP2(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_ETEP2_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_ETEP2_MASK)

#define NETC_TMR_BASE_TMR_CTRL_LDR_MASK          (0x800U)
#define NETC_TMR_BASE_TMR_CTRL_LDR_SHIFT         (11U)
/*! LDR - Timer Leader mode */
#define NETC_TMR_BASE_TMR_CTRL_LDR(x)            (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_LDR_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_LDR_MASK)

#define NETC_TMR_BASE_TMR_CTRL_COMP_MODE_MASK    (0x8000U)
#define NETC_TMR_BASE_TMR_CTRL_COMP_MODE_SHIFT   (15U)
/*! COMP_MODE - Mode bit to allow atomic writes to TCLK_PERIOD and TMR_ADD */
#define NETC_TMR_BASE_TMR_CTRL_COMP_MODE(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_COMP_MODE_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_COMP_MODE_MASK)

#define NETC_TMR_BASE_TMR_CTRL_TCLK_PERIOD_MASK  (0x3FF0000U)
#define NETC_TMR_BASE_TMR_CTRL_TCLK_PERIOD_SHIFT (16U)
/*! TCLK_PERIOD - Timer reference clock period */
#define NETC_TMR_BASE_TMR_CTRL_TCLK_PERIOD(x)    (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_TCLK_PERIOD_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_TCLK_PERIOD_MASK)

#define NETC_TMR_BASE_TMR_CTRL_PP2L_MASK         (0x4000000U)
#define NETC_TMR_BASE_TMR_CTRL_PP2L_SHIFT        (26U)
/*! PP2L - Fiper2 pulse loop back mode enabled */
#define NETC_TMR_BASE_TMR_CTRL_PP2L(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_PP2L_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_PP2L_MASK)

#define NETC_TMR_BASE_TMR_CTRL_PP1L_MASK         (0x8000000U)
#define NETC_TMR_BASE_TMR_CTRL_PP1L_SHIFT        (27U)
/*! PP1L - Fiper1 pulse loop back mode enabled */
#define NETC_TMR_BASE_TMR_CTRL_PP1L(x)           (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_PP1L_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_PP1L_MASK)

#define NETC_TMR_BASE_TMR_CTRL_FS_MASK           (0x10000000U)
#define NETC_TMR_BASE_TMR_CTRL_FS_SHIFT          (28U)
/*! FS - FIPER start indication */
#define NETC_TMR_BASE_TMR_CTRL_FS(x)             (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_FS_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_FS_MASK)

#define NETC_TMR_BASE_TMR_CTRL_SHADOW_DIS_MASK   (0x20000000U)
#define NETC_TMR_BASE_TMR_CTRL_SHADOW_DIS_SHIFT  (29U)
/*! SHADOW_DIS - shadow Register disable */
#define NETC_TMR_BASE_TMR_CTRL_SHADOW_DIS(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_SHADOW_DIS_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_SHADOW_DIS_MASK)

#define NETC_TMR_BASE_TMR_CTRL_ALM2P_MASK        (0x40000000U)
#define NETC_TMR_BASE_TMR_CTRL_ALM2P_SHIFT       (30U)
/*! ALM2P - Alarm2 output polarity */
#define NETC_TMR_BASE_TMR_CTRL_ALM2P(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_ALM2P_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_ALM2P_MASK)

#define NETC_TMR_BASE_TMR_CTRL_ALM1P_MASK        (0x80000000U)
#define NETC_TMR_BASE_TMR_CTRL_ALM1P_SHIFT       (31U)
/*! ALM1P - Alarm1 output polarity */
#define NETC_TMR_BASE_TMR_CTRL_ALM1P(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CTRL_ALM1P_SHIFT)) & NETC_TMR_BASE_TMR_CTRL_ALM1P_MASK)
/*! @} */

/*! @name TMR_TEVENT - Timer Event */
/*! @{ */

#define NETC_TMR_BASE_TMR_TEVENT_PP3EN_MASK      (0x20U)
#define NETC_TMR_BASE_TMR_TEVENT_PP3EN_SHIFT     (5U)
#define NETC_TMR_BASE_TMR_TEVENT_PP3EN(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_PP3EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_PP3EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_PP2EN_MASK      (0x40U)
#define NETC_TMR_BASE_TMR_TEVENT_PP2EN_SHIFT     (6U)
#define NETC_TMR_BASE_TMR_TEVENT_PP2EN(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_PP2EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_PP2EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_PP1EN_MASK      (0x80U)
#define NETC_TMR_BASE_TMR_TEVENT_PP1EN_SHIFT     (7U)
#define NETC_TMR_BASE_TMR_TEVENT_PP1EN(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_PP1EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_PP1EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ALM1EN_MASK     (0x10000U)
#define NETC_TMR_BASE_TMR_TEVENT_ALM1EN_SHIFT    (16U)
#define NETC_TMR_BASE_TMR_TEVENT_ALM1EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ALM1EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ALM1EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ALM2EN_MASK     (0x20000U)
#define NETC_TMR_BASE_TMR_TEVENT_ALM2EN_SHIFT    (17U)
#define NETC_TMR_BASE_TMR_TEVENT_ALM2EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ALM2EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ALM2EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ETS1_THREN_MASK (0x100000U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS1_THREN_SHIFT (20U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS1_THREN(x)   (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ETS1_THREN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ETS1_THREN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ETS2_THREN_MASK (0x200000U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS2_THREN_SHIFT (21U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS2_THREN(x)   (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ETS2_THREN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ETS2_THREN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ETS1EN_MASK     (0x1000000U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS1EN_SHIFT    (24U)
/*! ETS1EN - External trigger 1 new timestamp sample event available */
#define NETC_TMR_BASE_TMR_TEVENT_ETS1EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ETS1EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ETS1EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ETS2EN_MASK     (0x2000000U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS2EN_SHIFT    (25U)
/*! ETS2EN - External trigger 2 new timestamp sample event available */
#define NETC_TMR_BASE_TMR_TEVENT_ETS2EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ETS2EN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ETS2EN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ETS1_OVEN_MASK  (0x10000000U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS1_OVEN_SHIFT (28U)
/*! ETS1_OVEN - External trigger 1 timestamp FIFO Overflow event occurred */
#define NETC_TMR_BASE_TMR_TEVENT_ETS1_OVEN(x)    (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ETS1_OVEN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ETS1_OVEN_MASK)

#define NETC_TMR_BASE_TMR_TEVENT_ETS2_OVEN_MASK  (0x20000000U)
#define NETC_TMR_BASE_TMR_TEVENT_ETS2_OVEN_SHIFT (29U)
/*! ETS2_OVEN - External trigger 2 timestamp FIFO Overflow event occurred */
#define NETC_TMR_BASE_TMR_TEVENT_ETS2_OVEN(x)    (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEVENT_ETS2_OVEN_SHIFT)) & NETC_TMR_BASE_TMR_TEVENT_ETS2_OVEN_MASK)
/*! @} */

/*! @name TMR_TEMASK - Timer Event Mask */
/*! @{ */

#define NETC_TMR_BASE_TMR_TEMASK_PP3EN_MASK      (0x20U)
#define NETC_TMR_BASE_TMR_TEMASK_PP3EN_SHIFT     (5U)
#define NETC_TMR_BASE_TMR_TEMASK_PP3EN(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_PP3EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_PP3EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_PP2EN_MASK      (0x40U)
#define NETC_TMR_BASE_TMR_TEMASK_PP2EN_SHIFT     (6U)
#define NETC_TMR_BASE_TMR_TEMASK_PP2EN(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_PP2EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_PP2EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_PP1EN_MASK      (0x80U)
#define NETC_TMR_BASE_TMR_TEMASK_PP1EN_SHIFT     (7U)
#define NETC_TMR_BASE_TMR_TEMASK_PP1EN(x)        (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_PP1EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_PP1EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ALM1EN_MASK     (0x10000U)
#define NETC_TMR_BASE_TMR_TEMASK_ALM1EN_SHIFT    (16U)
#define NETC_TMR_BASE_TMR_TEMASK_ALM1EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ALM1EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ALM1EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ALM2EN_MASK     (0x20000U)
#define NETC_TMR_BASE_TMR_TEMASK_ALM2EN_SHIFT    (17U)
#define NETC_TMR_BASE_TMR_TEMASK_ALM2EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ALM2EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ALM2EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ETS1_THREN_MASK (0x100000U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS1_THREN_SHIFT (20U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS1_THREN(x)   (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ETS1_THREN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ETS1_THREN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ETS2_THREN_MASK (0x200000U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS2_THREN_SHIFT (21U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS2_THREN(x)   (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ETS2_THREN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ETS2_THREN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ETS1EN_MASK     (0x1000000U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS1EN_SHIFT    (24U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS1EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ETS1EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ETS1EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ETS2EN_MASK     (0x2000000U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS2EN_SHIFT    (25U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS2EN(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ETS2EN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ETS2EN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ETS1_OVEN_MASK  (0x10000000U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS1_OVEN_SHIFT (28U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS1_OVEN(x)    (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ETS1_OVEN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ETS1_OVEN_MASK)

#define NETC_TMR_BASE_TMR_TEMASK_ETS2_OVEN_MASK  (0x20000000U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS2_OVEN_SHIFT (29U)
#define NETC_TMR_BASE_TMR_TEMASK_ETS2_OVEN(x)    (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_TEMASK_ETS2_OVEN_SHIFT)) & NETC_TMR_BASE_TMR_TEMASK_ETS2_OVEN_MASK)
/*! @} */

/*! @name TMR_MSIVEC - Timer MSI-X Vector */
/*! @{ */

#define NETC_TMR_BASE_TMR_MSIVEC_VECTOR_MASK     (0x1U)
#define NETC_TMR_BASE_TMR_MSIVEC_VECTOR_SHIFT    (0U)
/*! VECTOR - Vector */
#define NETC_TMR_BASE_TMR_MSIVEC_VECTOR(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_MSIVEC_VECTOR_SHIFT)) & NETC_TMR_BASE_TMR_MSIVEC_VECTOR_MASK)
/*! @} */

/*! @name TMR_STAT - Timer Status */
/*! @{ */

#define NETC_TMR_BASE_TMR_STAT_ETS1_VLD_MASK     (0x1000000U)
#define NETC_TMR_BASE_TMR_STAT_ETS1_VLD_SHIFT    (24U)
#define NETC_TMR_BASE_TMR_STAT_ETS1_VLD(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_STAT_ETS1_VLD_SHIFT)) & NETC_TMR_BASE_TMR_STAT_ETS1_VLD_MASK)

#define NETC_TMR_BASE_TMR_STAT_ETS2_VLD_MASK     (0x2000000U)
#define NETC_TMR_BASE_TMR_STAT_ETS2_VLD_SHIFT    (25U)
#define NETC_TMR_BASE_TMR_STAT_ETS2_VLD(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_STAT_ETS2_VLD_SHIFT)) & NETC_TMR_BASE_TMR_STAT_ETS2_VLD_MASK)

#define NETC_TMR_BASE_TMR_STAT_RCD_MASK          (0x80000000U)
#define NETC_TMR_BASE_TMR_STAT_RCD_SHIFT         (31U)
/*! RCD - Timer Reference Clock Detected
 *  0b0..Reference Clock has not been detected as active. Registers in timer clock domain are not allowed to be
 *       accessed; reads return 0, writes are ignored.
 *  0b1..Reference Clock has been detected as active. Registers in timer clock domain are allowed to be accessed.
 */
#define NETC_TMR_BASE_TMR_STAT_RCD(x)            (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_STAT_RCD_SHIFT)) & NETC_TMR_BASE_TMR_STAT_RCD_MASK)
/*! @} */

/*! @name TMR_CNT_L - Timer Counter Low */
/*! @{ */

#define NETC_TMR_BASE_TMR_CNT_L_TMR_CNT_L_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_CNT_L_TMR_CNT_L_SHIFT  (0U)
/*! TMR_CNT_L - Timer counter register. */
#define NETC_TMR_BASE_TMR_CNT_L_TMR_CNT_L(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CNT_L_TMR_CNT_L_SHIFT)) & NETC_TMR_BASE_TMR_CNT_L_TMR_CNT_L_MASK)
/*! @} */

/*! @name TMR_CNT_H - Timer Counter High */
/*! @{ */

#define NETC_TMR_BASE_TMR_CNT_H_TMR_CNT_H_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_CNT_H_TMR_CNT_H_SHIFT  (0U)
/*! TMR_CNT_H - Timer counter register. */
#define NETC_TMR_BASE_TMR_CNT_H_TMR_CNT_H(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CNT_H_TMR_CNT_H_SHIFT)) & NETC_TMR_BASE_TMR_CNT_H_TMR_CNT_H_MASK)
/*! @} */

/*! @name TMR_ADD - Timer Addend */
/*! @{ */

#define NETC_TMR_BASE_TMR_ADD_ADDEND_MASK        (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_ADD_ADDEND_SHIFT       (0U)
/*! ADDEND - Timer addend. */
#define NETC_TMR_BASE_TMR_ADD_ADDEND(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ADD_ADDEND_SHIFT)) & NETC_TMR_BASE_TMR_ADD_ADDEND_MASK)
/*! @} */

/*! @name TMR_ACC - Timer Accumulator */
/*! @{ */

#define NETC_TMR_BASE_TMR_ACC_TMR_ACC_MASK       (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_ACC_TMR_ACC_SHIFT      (0U)
/*! TMR_ACC - 32-bit timer accumulator register */
#define NETC_TMR_BASE_TMR_ACC_TMR_ACC(x)         (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ACC_TMR_ACC_SHIFT)) & NETC_TMR_BASE_TMR_ACC_TMR_ACC_MASK)
/*! @} */

/*! @name TMR_PRSC - Timer Prescale */
/*! @{ */

#define NETC_TMR_BASE_TMR_PRSC_PRSC_OCK_MASK     (0xFFFFU)
#define NETC_TMR_BASE_TMR_PRSC_PRSC_OCK_SHIFT    (0U)
/*! PRSC_OCK - Output clock division prescale factor. */
#define NETC_TMR_BASE_TMR_PRSC_PRSC_OCK(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_PRSC_PRSC_OCK_SHIFT)) & NETC_TMR_BASE_TMR_PRSC_PRSC_OCK_MASK)
/*! @} */

/*! @name TMR_ECTRL - Extended Timer Control */
/*! @{ */

#define NETC_TMR_BASE_TMR_ECTRL_ETFF_THR_MASK    (0xFU)
#define NETC_TMR_BASE_TMR_ECTRL_ETFF_THR_SHIFT   (0U)
/*! ETFF_THR - External trigger FIFO threshold. */
#define NETC_TMR_BASE_TMR_ECTRL_ETFF_THR(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ECTRL_ETFF_THR_SHIFT)) & NETC_TMR_BASE_TMR_ECTRL_ETFF_THR_MASK)
/*! @} */

/*! @name TMROFF_L - Timer Offset Low */
/*! @{ */

#define NETC_TMR_BASE_TMROFF_L_TMROFF_L_MASK     (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMROFF_L_TMROFF_L_SHIFT    (0U)
/*! TMROFF_L - Offset value of the clock counter. */
#define NETC_TMR_BASE_TMROFF_L_TMROFF_L(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMROFF_L_TMROFF_L_SHIFT)) & NETC_TMR_BASE_TMROFF_L_TMROFF_L_MASK)
/*! @} */

/*! @name TMROFF_H - Timer Offset High */
/*! @{ */

#define NETC_TMR_BASE_TMROFF_H_TMROFF_H_MASK     (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMROFF_H_TMROFF_H_SHIFT    (0U)
/*! TMROFF_H - Offset value of the clock counter. */
#define NETC_TMR_BASE_TMROFF_H_TMROFF_H(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMROFF_H_TMROFF_H_SHIFT)) & NETC_TMR_BASE_TMROFF_H_TMROFF_H_MASK)
/*! @} */

/*! @name TMR_ALARM_L - Alarm Time Comparator Low */
/*! @{ */

#define NETC_TMR_BASE_TMR_ALARM_L_ALARM_L_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_ALARM_L_ALARM_L_SHIFT  (0U)
/*! ALARM_L - Alarm time comparator register. */
#define NETC_TMR_BASE_TMR_ALARM_L_ALARM_L(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ALARM_L_ALARM_L_SHIFT)) & NETC_TMR_BASE_TMR_ALARM_L_ALARM_L_MASK)
/*! @} */

/* The count of NETC_TMR_BASE_TMR_ALARM_L */
#define NETC_TMR_BASE_TMR_ALARM_L_COUNT          (2U)

/*! @name TMR_ALARM_H - Alarm Time Comparator High */
/*! @{ */

#define NETC_TMR_BASE_TMR_ALARM_H_ALARM_H_MASK   (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_ALARM_H_ALARM_H_SHIFT  (0U)
/*! ALARM_H - Alarm time comparator register. */
#define NETC_TMR_BASE_TMR_ALARM_H_ALARM_H(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ALARM_H_ALARM_H_SHIFT)) & NETC_TMR_BASE_TMR_ALARM_H_ALARM_H_MASK)
/*! @} */

/* The count of NETC_TMR_BASE_TMR_ALARM_H */
#define NETC_TMR_BASE_TMR_ALARM_H_COUNT          (2U)

/*! @name TMR_ALARM_CTRL - Timer Alarm Control */
/*! @{ */

#define NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM1_PW_MASK (0x1FU)
#define NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM1_PW_SHIFT (0U)
/*! ALARM1_PW - ALARM 1 pulse width selector */
#define NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM1_PW(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM1_PW_SHIFT)) & NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM1_PW_MASK)

#define NETC_TMR_BASE_TMR_ALARM_CTRL_PG1_MASK    (0x80U)
#define NETC_TMR_BASE_TMR_ALARM_CTRL_PG1_SHIFT   (7U)
/*! PG1 - Alarm1 pulse generation time */
#define NETC_TMR_BASE_TMR_ALARM_CTRL_PG1(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ALARM_CTRL_PG1_SHIFT)) & NETC_TMR_BASE_TMR_ALARM_CTRL_PG1_MASK)

#define NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM2_PW_MASK (0x1F00U)
#define NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM2_PW_SHIFT (8U)
/*! ALARM2_PW - ALARM 2 pulse width selector */
#define NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM2_PW(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM2_PW_SHIFT)) & NETC_TMR_BASE_TMR_ALARM_CTRL_ALARM2_PW_MASK)

#define NETC_TMR_BASE_TMR_ALARM_CTRL_PG2_MASK    (0x8000U)
#define NETC_TMR_BASE_TMR_ALARM_CTRL_PG2_SHIFT   (15U)
/*! PG2 - Alarm2 pulse generation time */
#define NETC_TMR_BASE_TMR_ALARM_CTRL_PG2(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ALARM_CTRL_PG2_SHIFT)) & NETC_TMR_BASE_TMR_ALARM_CTRL_PG2_MASK)
/*! @} */

/*! @name TMR_FIPER - Timer Fixed Interval Period */
/*! @{ */

#define NETC_TMR_BASE_TMR_FIPER_FIPER_MASK       (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_FIPER_FIPER_SHIFT      (0U)
/*! FIPER - Fixed Interval Pulse Period */
#define NETC_TMR_BASE_TMR_FIPER_FIPER(x)         (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_FIPER_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_FIPER_MASK)
/*! @} */

/* The count of NETC_TMR_BASE_TMR_FIPER */
#define NETC_TMR_BASE_TMR_FIPER_COUNT            (3U)

/*! @name TMR_FIPER_CTRL - Timer FIPER Control */
/*! @{ */

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_PW_MASK (0x1FU)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_PW_SHIFT (0U)
/*! FIPER1_PW - FIPER 1 pulse width selection */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_PW(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_PW_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_PW_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_FS_ALM_MASK (0x20U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_FS_ALM_SHIFT (5U)
/*! FIPER1_FS_ALM - FIPER1 Alarm select */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_FS_ALM(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_FS_ALM_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_FS_ALM_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG1_MASK    (0x40U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG1_SHIFT   (6U)
/*! PG1 - FIPER1 pulse generation select */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG1(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_PG1_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_PG1_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_DIS_MASK (0x80U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_DIS_SHIFT (7U)
/*! FIPER1_DIS - FIPER1 disable */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_DIS(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_DIS_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER1_DIS_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_PW_MASK (0x1F00U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_PW_SHIFT (8U)
/*! FIPER2_PW - FIPER 2 pulse width selection */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_PW(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_PW_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_PW_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_FS_ALM_MASK (0x2000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_FS_ALM_SHIFT (13U)
/*! FIPER2_FS_ALM - FIPER2 Alarm select */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_FS_ALM(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_FS_ALM_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_FS_ALM_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG2_MASK    (0x4000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG2_SHIFT   (14U)
/*! PG2 - FIPER2 pulse generation time */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG2(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_PG2_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_PG2_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_DIS_MASK (0x8000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_DIS_SHIFT (15U)
/*! FIPER2_DIS - FIPER2 disable */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_DIS(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_DIS_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER2_DIS_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_PW_MASK (0x1F0000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_PW_SHIFT (16U)
/*! FIPER3_PW - FIPER 3 Pulse Width Selection */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_PW(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_PW_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_PW_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_FS_ALM_MASK (0x200000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_FS_ALM_SHIFT (21U)
/*! FIPER3_FS_ALM - FIPER3 Alarm select */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_FS_ALM(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_FS_ALM_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_FS_ALM_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG3_MASK    (0x400000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG3_SHIFT   (22U)
/*! PG3 - FIPER3 pulse generation time */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_PG3(x)      (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_PG3_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_PG3_MASK)

#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_DIS_MASK (0x800000U)
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_DIS_SHIFT (23U)
/*! FIPER3_DIS - FIPER3 disable */
#define NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_DIS(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_DIS_SHIFT)) & NETC_TMR_BASE_TMR_FIPER_CTRL_FIPER3_DIS_MASK)
/*! @} */

/*! @name TMR_ETTS_L - External Trigger Stamp */
/*! @{ */

#define NETC_TMR_BASE_TMR_ETTS_L_ETTS_L_MASK     (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_ETTS_L_ETTS_L_SHIFT    (0U)
#define NETC_TMR_BASE_TMR_ETTS_L_ETTS_L(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ETTS_L_ETTS_L_SHIFT)) & NETC_TMR_BASE_TMR_ETTS_L_ETTS_L_MASK)
/*! @} */

/* The count of NETC_TMR_BASE_TMR_ETTS_L */
#define NETC_TMR_BASE_TMR_ETTS_L_COUNT           (2U)

/*! @name TMR_ETTS_H - External Trigger Stamp */
/*! @{ */

#define NETC_TMR_BASE_TMR_ETTS_H_ETTS_H_MASK     (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_ETTS_H_ETTS_H_SHIFT    (0U)
#define NETC_TMR_BASE_TMR_ETTS_H_ETTS_H(x)       (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_ETTS_H_ETTS_H_SHIFT)) & NETC_TMR_BASE_TMR_ETTS_H_ETTS_H_MASK)
/*! @} */

/* The count of NETC_TMR_BASE_TMR_ETTS_H */
#define NETC_TMR_BASE_TMR_ETTS_H_COUNT           (2U)

/*! @name TMR_CUR_TIME_L - Timer Current Time Low */
/*! @{ */

#define NETC_TMR_BASE_TMR_CUR_TIME_L_TMR_CUR_TIME_L_MASK (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_CUR_TIME_L_TMR_CUR_TIME_L_SHIFT (0U)
#define NETC_TMR_BASE_TMR_CUR_TIME_L_TMR_CUR_TIME_L(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CUR_TIME_L_TMR_CUR_TIME_L_SHIFT)) & NETC_TMR_BASE_TMR_CUR_TIME_L_TMR_CUR_TIME_L_MASK)
/*! @} */

/*! @name TMR_CUR_TIME_H - Timer Current Time High */
/*! @{ */

#define NETC_TMR_BASE_TMR_CUR_TIME_H_TMR_CUR_TIME_H_MASK (0xFFFFFFFFU)
#define NETC_TMR_BASE_TMR_CUR_TIME_H_TMR_CUR_TIME_H_SHIFT (0U)
#define NETC_TMR_BASE_TMR_CUR_TIME_H_TMR_CUR_TIME_H(x) (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_CUR_TIME_H_TMR_CUR_TIME_H_SHIFT)) & NETC_TMR_BASE_TMR_CUR_TIME_H_TMR_CUR_TIME_H_MASK)
/*! @} */

/*! @name TMR_PARAM - Timer Parameter */
/*! @{ */

#define NETC_TMR_BASE_TMR_PARAM_SYNC_MASK        (0x1U)
#define NETC_TMR_BASE_TMR_PARAM_SYNC_SHIFT       (0U)
/*! SYNC - Timer synchronization
 *  0b0..Timer is not synchronized with grandmaster
 *  0b1..Timer is synchronized with grandmaster
 */
#define NETC_TMR_BASE_TMR_PARAM_SYNC(x)          (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_PARAM_SYNC_SHIFT)) & NETC_TMR_BASE_TMR_PARAM_SYNC_MASK)

#define NETC_TMR_BASE_TMR_PARAM_PARAM_VAL_MASK   (0xFFFFFFFEU)
#define NETC_TMR_BASE_TMR_PARAM_PARAM_VAL_SHIFT  (1U)
/*! PARAM_VAL - User specific parameter values */
#define NETC_TMR_BASE_TMR_PARAM_PARAM_VAL(x)     (((uint32_t)(((uint32_t)(x)) << NETC_TMR_BASE_TMR_PARAM_PARAM_VAL_SHIFT)) & NETC_TMR_BASE_TMR_PARAM_PARAM_VAL_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NETC_TMR_BASE_Register_Masks */


/*!
 * @}
 */ /* end of group NETC_TMR_BASE_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NETC_TMR_BASE_H_ */

