<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3552" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3552{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3552{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3552{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3552{left:440px;bottom:894px;letter-spacing:-0.13px;}
#t5_3552{left:122px;bottom:873px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3552{left:122px;bottom:856px;letter-spacing:-0.17px;word-spacing:-0.82px;}
#t7_3552{left:122px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3552{left:122px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3552{left:122px;bottom:806px;letter-spacing:-0.14px;word-spacing:-1px;}
#ta_3552{left:122px;bottom:789px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3552{left:122px;bottom:772px;}
#tc_3552{left:132px;bottom:772px;}
#td_3552{left:136px;bottom:772px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#te_3552{left:69px;bottom:722px;letter-spacing:-0.1px;}
#tf_3552{left:154px;bottom:722px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tg_3552{left:69px;bottom:700px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#th_3552{left:69px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#ti_3552{left:69px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3552{left:440px;bottom:626px;letter-spacing:-0.13px;}
#tk_3552{left:122px;bottom:605px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tl_3552{left:122px;bottom:588px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_3552{left:122px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3552{left:122px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#to_3552{left:122px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tp_3552{left:122px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3552{left:122px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tr_3552{left:122px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#ts_3552{left:122px;bottom:470px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tt_3552{left:69px;bottom:447px;letter-spacing:-0.17px;}
#tu_3552{left:69px;bottom:421px;}
#tv_3552{left:95px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_3552{left:565px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3552{left:95px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3552{left:95px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tz_3552{left:95px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3552{left:95px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3552{left:69px;bottom:331px;}
#t12_3552{left:95px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_3552{left:418px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3552{left:95px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t15_3552{left:95px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3552{left:95px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3552{left:69px;bottom:258px;}
#t18_3552{left:95px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3552{left:589px;bottom:261px;}
#t1a_3552{left:121px;bottom:235px;}
#t1b_3552{left:147px;bottom:237px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1c_3552{left:146px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3552{left:121px;bottom:193px;}
#t1e_3552{left:147px;bottom:195px;letter-spacing:-0.17px;word-spacing:-1.1px;}
#t1f_3552{left:146px;bottom:179px;letter-spacing:-0.17px;word-spacing:-1.18px;}
#t1g_3552{left:146px;bottom:162px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1h_3552{left:121px;bottom:135px;}
#t1i_3552{left:147px;bottom:137px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1j_3552{left:146px;bottom:120px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1k_3552{left:335px;bottom:942px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1l_3552{left:427px;bottom:942px;letter-spacing:0.15px;}
#t1m_3552{left:487px;bottom:942px;}
#t1n_3552{left:491px;bottom:942px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1o_3552{left:339px;bottom:998px;letter-spacing:0.15px;}
#t1p_3552{left:355px;bottom:998px;}
#t1q_3552{left:358px;bottom:998px;letter-spacing:0.1px;}
#t1r_3552{left:252px;bottom:1070px;letter-spacing:-0.25px;}
#t1s_3552{left:655px;bottom:1069px;}
#t1t_3552{left:641px;bottom:1069px;}
#t1u_3552{left:626px;bottom:1069px;}
#t1v_3552{left:613px;bottom:1069px;}
#t1w_3552{left:640px;bottom:1055px;}
#t1x_3552{left:640px;bottom:1046px;}
#t1y_3552{left:641px;bottom:1037px;}
#t1z_3552{left:641px;bottom:1028px;}
#t20_3552{left:627px;bottom:1056px;}
#t21_3552{left:627px;bottom:1047px;}
#t22_3552{left:628px;bottom:1038px;}
#t23_3552{left:628px;bottom:1029px;}
#t24_3552{left:655px;bottom:1056px;}
#t25_3552{left:655px;bottom:1047px;}
#t26_3552{left:656px;bottom:1038px;}
#t27_3552{left:656px;bottom:1029px;}
#t28_3552{left:283px;bottom:1056px;}
#t29_3552{left:283px;bottom:1047px;}
#t2a_3552{left:284px;bottom:1038px;}
#t2b_3552{left:284px;bottom:1029px;}
#t2c_3552{left:269px;bottom:1056px;}
#t2d_3552{left:269px;bottom:1047px;}
#t2e_3552{left:270px;bottom:1038px;}
#t2f_3552{left:270px;bottom:1029px;}
#t2g_3552{left:256px;bottom:1055px;}
#t2h_3552{left:256px;bottom:1046px;}
#t2i_3552{left:256px;bottom:1037px;}
#t2j_3552{left:256px;bottom:1028px;}
#t2k_3552{left:267px;bottom:1070px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t2l_3552{left:407px;bottom:1032px;letter-spacing:-0.08px;}
#t2m_3552{left:369px;bottom:984px;letter-spacing:0.12px;}
#t2n_3552{left:410px;bottom:984px;}
#t2o_3552{left:416px;bottom:984px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_3552{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3552{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3552{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3552{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3552{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3552{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3552{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3552{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_3552{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3552{font-size:15px;font-family:NeoSansIntelMedium-Italic_b61;color:#0860A8;}
.sb_3552{font-size:12px;font-family:Arial_b5v;color:#000;}
.sc_3552{font-size:12px;font-family:Arial-Italic_b60;color:#000;}
.sd_3552{font-size:11px;font-family:Arial_b5v;color:#000;}
.se_3552{font-size:9px;font-family:Arial_b5v;color:#000;}
.sf_3552{font-size:37px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3552" type="text/css" >

@font-face {
	font-family: Arial-Italic_b60;
	src: url("fonts/Arial-Italic_b60.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium-Italic_b61;
	src: url("fonts/NeoSansIntelMedium-Italic_b61.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3552Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3552" style="-webkit-user-select: none;"><object width="935" height="1210" data="3552/3552.svg" type="image/svg+xml" id="pdf3552" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3552" class="t s1_3552">16-6 </span><span id="t2_3552" class="t s1_3552">Vol. 3B </span>
<span id="t3_3552" class="t s2_3552">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3552" class="t s3_3552">NOTE </span>
<span id="t5_3552" class="t s4_3552">For P6 family processors, processors based on Intel Core microarchitecture (excluding those on </span>
<span id="t6_3552" class="t s4_3552">which CPUID reports DisplayFamily_DisplayModel as 06H_1AH and onward): the operating system </span>
<span id="t7_3552" class="t s4_3552">or executive software must not modify the contents of the IA32_MC0_CTL MSR. This MSR is </span>
<span id="t8_3552" class="t s4_3552">internally aliased to the EBL_CR_POWERON MSR and controls platform-specific error handling </span>
<span id="t9_3552" class="t s4_3552">features. System specific firmware (the BIOS) is responsible for the appropriate initialization of the </span>
<span id="ta_3552" class="t s4_3552">IA32_MC0_CTL MSR. P6 family processors only allow the writing of all 1s or all 0s to the IA32_M- </span>
<span id="tb_3552" class="t s4_3552">C</span><span id="tc_3552" class="t s5_3552">i</span><span id="td_3552" class="t s4_3552">_CTL MSR. </span>
<span id="te_3552" class="t s3_3552">16.3.2.2 </span><span id="tf_3552" class="t s3_3552">IA32_MCi_STATUS MSRS </span>
<span id="tg_3552" class="t s4_3552">Each IA32_MCi_STATUS MSR contains information related to a machine-check error if its VAL (valid) flag is set (see </span>
<span id="th_3552" class="t s4_3552">Figure 16-6). Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing </span>
<span id="ti_3552" class="t s4_3552">1s to them causes a general-protection exception. </span>
<span id="tj_3552" class="t s3_3552">NOTE </span>
<span id="tk_3552" class="t s4_3552">Figure 16-6 depicts the IA32_MCi_STATUS MSR when IA32_MCG_CAP[24] = 1, IA32_MC- </span>
<span id="tl_3552" class="t s4_3552">G_CAP[11] = 1 and IA32_MCG_CAP[10] = 1. When IA32_MCG_CAP[24] = 0 and IA32_MC- </span>
<span id="tm_3552" class="t s4_3552">G_CAP[11] = 1, bits 56:55 is reserved and bits 54:53 for threshold-based error reporting. When </span>
<span id="tn_3552" class="t s4_3552">IA32_MCG_CAP[11] = 0, bits 56:53 are part of the “Other Information” field. The use of bits 54:53 </span>
<span id="to_3552" class="t s4_3552">for threshold-based error reporting began with Intel Core Duo processors, and is currently used for </span>
<span id="tp_3552" class="t s4_3552">cache memory. See Section 16.4, “Enhanced Cache Error reporting,” for more information. When </span>
<span id="tq_3552" class="t s4_3552">IA32_MCG_CAP[10] = 0, bits 52:38 are part of the “Other Information” field. The use of bits 52:38 </span>
<span id="tr_3552" class="t s4_3552">for corrected MC error count is introduced with Intel 64 processor on which CPUID reports Display- </span>
<span id="ts_3552" class="t s4_3552">Family_DisplayModel as 06H_1AH. </span>
<span id="tt_3552" class="t s4_3552">Where: </span>
<span id="tu_3552" class="t s6_3552">• </span><span id="tv_3552" class="t s7_3552">MCA (machine-check architecture) error code field, bits 15:0 </span><span id="tw_3552" class="t s4_3552">— Specifies the machine-check archi- </span>
<span id="tx_3552" class="t s4_3552">tecture-defined error code for the machine-check error condition detected. The machine-check architecture- </span>
<span id="ty_3552" class="t s4_3552">defined error codes are guaranteed to be the same for all IA-32 processors that implement the machine-check </span>
<span id="tz_3552" class="t s4_3552">architecture. See Section 16.9, “Interpreting the MCA Error Codes,” and Chapter 17, “Interpreting Machine </span>
<span id="t10_3552" class="t s4_3552">Check Error Codes‚” for information on machine-check error codes. </span>
<span id="t11_3552" class="t s6_3552">• </span><span id="t12_3552" class="t s7_3552">Model-specific error code field, bits 31:16 </span><span id="t13_3552" class="t s4_3552">— Specifies the model-specific error code that uniquely </span>
<span id="t14_3552" class="t s4_3552">identifies the machine-check error condition detected. The model-specific error codes may differ among IA-32 </span>
<span id="t15_3552" class="t s4_3552">processors for the same machine-check error condition. See Chapter 17, “Interpreting Machine Check Error </span>
<span id="t16_3552" class="t s4_3552">Codes‚” for information on model-specific error codes. </span>
<span id="t17_3552" class="t s6_3552">• </span><span id="t18_3552" class="t s7_3552">Reserved, Error Status, and Other Information fields, bits 56:32 </span><span id="t19_3552" class="t s4_3552">— </span>
<span id="t1a_3552" class="t s8_3552">• </span><span id="t1b_3552" class="t s4_3552">If IA32_MCG_CAP.MCG_EMC_P[bit 25] is 0, bits 37:32 contain “Other Information” that is implemen- </span>
<span id="t1c_3552" class="t s4_3552">tation-specific and is not part of the machine-check architecture. </span>
<span id="t1d_3552" class="t s8_3552">• </span><span id="t1e_3552" class="t s4_3552">If IA32_MCG_CAP.MCG_EMC_P is 1, “Other Information” is in bits 36:32. If bit 37 is 0, system firmware </span>
<span id="t1f_3552" class="t s4_3552">has not changed the contents of IA32_MCi_STATUS. If bit 37 is 1, system firmware may have edited the </span>
<span id="t1g_3552" class="t s4_3552">contents of IA32_MCi_STATUS. </span>
<span id="t1h_3552" class="t s8_3552">• </span><span id="t1i_3552" class="t s4_3552">If IA32_MCG_CAP.MCG_CMCI_P[bit 10] is 0, bits 52:38 also contain “Other Information” (in the same </span>
<span id="t1j_3552" class="t s4_3552">sense as bits 37:32). </span>
<span id="t1k_3552" class="t s9_3552">Figure 16-5. </span><span id="t1l_3552" class="t s9_3552">IA32_MC</span><span id="t1m_3552" class="t sa_3552">i</span><span id="t1n_3552" class="t s9_3552">_CTL Register </span>
<span id="t1o_3552" class="t sb_3552">EE</span><span id="t1p_3552" class="t sc_3552">j</span><span id="t1q_3552" class="t sb_3552">—Error reporting enable flag </span>
<span id="t1r_3552" class="t sd_3552">63 </span><span id="t1s_3552" class="t sd_3552">0 </span><span id="t1t_3552" class="t sd_3552">1 </span><span id="t1u_3552" class="t sd_3552">2 </span><span id="t1v_3552" class="t sd_3552">3 </span>
<span id="t1w_3552" class="t se_3552">E </span>
<span id="t1x_3552" class="t se_3552">E </span>
<span id="t1y_3552" class="t se_3552">0 </span>
<span id="t1z_3552" class="t se_3552">1 </span>
<span id="t20_3552" class="t se_3552">E </span>
<span id="t21_3552" class="t se_3552">E </span>
<span id="t22_3552" class="t se_3552">0 </span>
<span id="t23_3552" class="t se_3552">2 </span>
<span id="t24_3552" class="t se_3552">E </span>
<span id="t25_3552" class="t se_3552">E </span>
<span id="t26_3552" class="t se_3552">0 </span>
<span id="t27_3552" class="t se_3552">0 </span>
<span id="t28_3552" class="t se_3552">E </span>
<span id="t29_3552" class="t se_3552">E </span>
<span id="t2a_3552" class="t se_3552">6 </span>
<span id="t2b_3552" class="t se_3552">1 </span>
<span id="t2c_3552" class="t se_3552">E </span>
<span id="t2d_3552" class="t se_3552">E </span>
<span id="t2e_3552" class="t se_3552">6 </span>
<span id="t2f_3552" class="t se_3552">2 </span>
<span id="t2g_3552" class="t se_3552">E </span>
<span id="t2h_3552" class="t se_3552">E </span>
<span id="t2i_3552" class="t se_3552">6 </span>
<span id="t2j_3552" class="t se_3552">3 </span>
<span id="t2k_3552" class="t sd_3552">62 61 </span>
<span id="t2l_3552" class="t sf_3552">. . . . . </span>
<span id="t2m_3552" class="t sb_3552">(where </span><span id="t2n_3552" class="t sc_3552">j </span><span id="t2o_3552" class="t sb_3552">is 00 through 63) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
