[14:08:36.222] <TB2>     INFO: *** Welcome to pxar ***
[14:08:36.222] <TB2>     INFO: *** Today: 2016/08/08
[14:08:36.228] <TB2>     INFO: *** Version: b2a7-dirty
[14:08:36.228] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:36.229] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:36.229] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:36.229] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:36.309] <TB2>     INFO:         clk: 4
[14:08:36.309] <TB2>     INFO:         ctr: 4
[14:08:36.309] <TB2>     INFO:         sda: 19
[14:08:36.309] <TB2>     INFO:         tin: 9
[14:08:36.309] <TB2>     INFO:         level: 15
[14:08:36.309] <TB2>     INFO:         triggerdelay: 0
[14:08:36.309] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:08:36.309] <TB2>     INFO: Log level: DEBUG
[14:08:36.321] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:08:36.328] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:08:36.333] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:08:36.335] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:37.896] <TB2>     INFO: DUT info: 
[14:08:37.896] <TB2>     INFO: The DUT currently contains the following objects:
[14:08:37.896] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:37.896] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:37.896] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:37.896] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:37.896] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.896] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.896] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.896] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.896] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.896] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.896] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:37.897] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:37.898] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:37.899] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:37.900] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:37.901] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:37.903] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[14:08:37.903] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x16dff90
[14:08:37.903] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1654770
[14:08:37.903] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbd9dd94010
[14:08:37.903] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbda3fff510
[14:08:37.903] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7fbd9dd94010
[14:08:37.904] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[14:08:37.905] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[14:08:37.905] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[14:08:37.905] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:38.306] <TB2>     INFO: enter 'restricted' command line mode
[14:08:38.306] <TB2>     INFO: enter test to run
[14:08:38.306] <TB2>     INFO:   test: FPIXTest no parameter change
[14:08:38.306] <TB2>     INFO:   running: fpixtest
[14:08:38.306] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:38.309] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:38.309] <TB2>     INFO: ######################################################################
[14:08:38.309] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:08:38.309] <TB2>     INFO: ######################################################################
[14:08:38.313] <TB2>     INFO: ######################################################################
[14:08:38.313] <TB2>     INFO: PixTestPretest::doTest()
[14:08:38.313] <TB2>     INFO: ######################################################################
[14:08:38.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:38.316] <TB2>     INFO:    PixTestPretest::programROC() 
[14:08:38.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:56.333] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:08:56.333] <TB2>     INFO: IA differences per ROC:  20.1 17.7 18.5 17.7 20.1 18.5 18.5 18.5 18.5 19.3 19.3 19.3 17.7 20.1 18.5 18.5
[14:08:56.405] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:56.405] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:08:56.405] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:57.658] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:08:58.160] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:08:58.662] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:08:59.164] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:08:59.666] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:09:00.167] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:09:00.669] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:09:01.171] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:09:01.672] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:09:02.174] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:09:02.676] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:09:03.177] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[14:09:03.679] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:09:04.181] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:09:04.682] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:09:05.184] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:09:05.437] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 
[14:09:05.437] <TB2>     INFO: Test took 9034 ms.
[14:09:05.437] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:09:05.468] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:05.468] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:09:05.468] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:05.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:09:05.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.4688 mA
[14:09:05.773] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  70 Ia 23.8687 mA
[14:09:05.874] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[14:09:05.975] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.6688 mA
[14:09:06.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 23.8687 mA
[14:09:06.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[14:09:06.278] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[14:09:06.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8687 mA
[14:09:06.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[14:09:06.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 23.8687 mA
[14:09:06.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[14:09:06.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8687 mA
[14:09:06.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:09:06.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[14:09:07.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[14:09:07.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:09:07.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:09:07.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[14:09:07.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:09:07.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[14:09:07.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 24.6688 mA
[14:09:07.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  78 Ia 23.0687 mA
[14:09:07.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  84 Ia 24.6688 mA
[14:09:07.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  81 Ia 24.6688 mA
[14:09:08.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 23.0687 mA
[14:09:08.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  84 Ia 24.6688 mA
[14:09:08.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  81 Ia 24.6688 mA
[14:09:08.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 23.0687 mA
[14:09:08.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  84 Ia 24.6688 mA
[14:09:08.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  81 Ia 23.8687 mA
[14:09:08.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:09:08.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 25.4688 mA
[14:09:08.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.0687 mA
[14:09:08.004] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 24.6688 mA
[14:09:09.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.8687 mA
[14:09:09.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[14:09:09.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[14:09:09.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[14:09:09.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[14:09:09.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[14:09:09.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[14:09:09.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[14:09:09.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:09:10.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 23.8687 mA
[14:09:10.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[14:09:10.220] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[14:09:10.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 24.6688 mA
[14:09:10.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  78 Ia 23.0687 mA
[14:09:10.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 24.6688 mA
[14:09:10.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  81 Ia 23.8687 mA
[14:09:10.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  70
[14:09:10.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[14:09:10.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[14:09:10.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:09:10.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[14:09:10.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[14:09:12.484] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[14:09:12.484] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  18.5  18.5  20.1  20.1  20.1
[14:09:12.518] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:12.518] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:09:12.518] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:12.655] <TB2>     INFO: Expecting 231680 events.
[14:09:20.804] <TB2>     INFO: 231680 events read in total (7432ms).
[14:09:20.955] <TB2>     INFO: Test took 8434ms.
[14:09:21.156] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 64
[14:09:21.159] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 69
[14:09:21.163] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 73 and Delta(CalDel) = 72
[14:09:21.167] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:09:21.171] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:09:21.174] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 65
[14:09:21.178] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 64
[14:09:21.182] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 63
[14:09:21.185] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 100 and Delta(CalDel) = 62
[14:09:21.189] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 59
[14:09:21.193] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 62
[14:09:21.196] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 67
[14:09:21.200] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 77 and Delta(CalDel) = 64
[14:09:21.204] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:09:21.207] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 90 and Delta(CalDel) = 64
[14:09:21.211] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 65
[14:09:21.261] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:09:21.302] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:21.302] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:09:21.302] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:21.441] <TB2>     INFO: Expecting 231680 events.
[14:09:29.582] <TB2>     INFO: 231680 events read in total (7426ms).
[14:09:29.589] <TB2>     INFO: Test took 8282ms.
[14:09:29.614] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[14:09:29.924] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 33
[14:09:29.928] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 178 +/- 34
[14:09:29.935] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[14:09:29.938] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 31
[14:09:29.942] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:09:29.946] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32
[14:09:29.950] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[14:09:29.953] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[14:09:29.957] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[14:09:29.960] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 32
[14:09:29.965] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 180 +/- 34.5
[14:09:29.969] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32.5
[14:09:29.973] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31
[14:09:29.976] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32
[14:09:29.980] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 33.5
[14:09:30.020] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:09:30.020] <TB2>     INFO: CalDel:      153   161   178   149   150   143   148   139   126   127   150   180   156   148   154   167
[14:09:30.020] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    55    51    51    51    51    51    51    51
[14:09:30.023] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C0.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C1.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C2.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C3.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C4.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C5.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C6.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C7.dat
[14:09:30.024] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C8.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C9.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C10.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C11.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C12.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C13.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C14.dat
[14:09:30.025] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C15.dat
[14:09:30.025] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:30.026] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:30.026] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:09:30.026] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:09:30.113] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:09:30.113] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:09:30.113] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:09:30.113] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:09:30.116] <TB2>     INFO: ######################################################################
[14:09:30.116] <TB2>     INFO: PixTestTiming::doTest()
[14:09:30.116] <TB2>     INFO: ######################################################################
[14:09:30.116] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:30.116] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:09:30.116] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:30.116] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:32.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:09:34.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:09:36.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:09:38.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:09:41.112] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:09:43.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:09:47.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:09:49.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:09:50.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:09:53.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:09:55.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:09:57.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:00.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:02.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:06.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:08.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:10.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:10:11.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:10:13.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:14.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:16.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:17.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:24.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:26.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:10:29.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:10:33.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:10:36.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:10:39.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:10:43.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:10:46.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:10:50.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:10:53.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:10:55.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:10:56.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:10:58.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:10:59.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:11:01.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:11:02.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:11:05.650] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:11:07.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:11:09.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:11:11.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:11:13.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:11:16.265] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:18.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:20.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:11:24.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:11:26.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:11:29.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:11:31.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:11:33.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:11:35.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:11:38.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:11:40.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:11:47.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:11:49.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:11:52.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:11:54.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:11:56.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:11:58.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:12:01.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:12:03.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:12:09.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:12:12.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:12:14.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:12:16.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:12:19.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:12:21.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:12:23.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:12:25.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:12:28.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:30.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:32.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:35.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:37.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:39.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:41.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:44.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:58.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:13:00.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:13:02.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:13:04.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:13:05.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:13:07.107] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:13:08.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:13:10.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:13:12.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:13:13.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:13:15.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:13:16.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:13:18.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:13:19.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:13:21.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:13:22.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:13:29.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:13:30.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:13:32.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:13:34.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:13:35.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:13:37.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:13:38.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:13:40.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:46.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:48.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:50.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:52.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:54.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:57.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:59.429] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:14:01.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:14:06.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:14:09.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:14:11.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:14:13.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:14:15.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:14:18.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:14:20.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:14:22.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:14:27.805] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:14:30.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:14:32.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:14:34.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:14:36.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:14:39.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:14:41.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:14:43.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:50.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:52.784] <TB2>     INFO: TBM Phase Settings: 236
[14:14:52.784] <TB2>     INFO: 400MHz Phase: 3
[14:14:52.785] <TB2>     INFO: 160MHz Phase: 7
[14:14:52.785] <TB2>     INFO: Functional Phase Area: 5
[14:14:52.787] <TB2>     INFO: Test took 322671 ms.
[14:14:52.787] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:14:52.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:52.787] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:14:52.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:52.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:14:55.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:14:57.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:14:59.602] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:15:01.498] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:15:03.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:15:05.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:15:07.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:15:10.967] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:15:12.487] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:15:14.009] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:15:15.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:15:17.050] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:15:18.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:15:20.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:15:21.614] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:15:23.135] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:15:24.655] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:15:26.175] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:15:28.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:15:30.725] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:15:32.000] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:15:35.276] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:15:37.549] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:15:39.069] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:15:40.589] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:15:42.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:15:44.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:15:46.655] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:15:48.929] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:15:51.202] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:15:53.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:15:54.000] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:15:56.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:15:58.039] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:15:59.559] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:16:01.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:16:04.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:16:06.380] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:16:08.656] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:16:10.177] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:16:11.698] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:16:13.218] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:16:15.492] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:16:17.764] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:16:20.041] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:16:22.315] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:16:24.589] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:16:26.110] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:16:27.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:16:29.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:16:30.672] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:16:32.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:16:35.219] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:16:37.495] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:16:39.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:16:41.290] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:16:42.809] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:16:44.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:16:45.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:16:47.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:16:48.889] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:16:50.412] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:16:51.932] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:16:53.835] <TB2>     INFO: ROC Delay Settings: 228
[14:16:53.835] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:16:53.835] <TB2>     INFO: ROC Port 0 Delay: 4
[14:16:53.835] <TB2>     INFO: ROC Port 1 Delay: 4
[14:16:53.835] <TB2>     INFO: Functional ROC Area: 4
[14:16:53.840] <TB2>     INFO: Test took 121053 ms.
[14:16:53.840] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:16:53.840] <TB2>     INFO:    ----------------------------------------------------------------------
[14:16:53.840] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:16:53.840] <TB2>     INFO:    ----------------------------------------------------------------------
[14:16:54.979] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80b1 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e062 c000 
[14:16:54.979] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c9 40c9 40c9 40c9 40c9 e022 c000 
[14:16:54.979] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8000 40c8 40c8 40c9 40c8 40c8 40c8 40c9 40c9 e022 c000 
[14:16:54.979] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:17:09.252] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:09.252] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:17:23.348] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:23.348] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:17:37.514] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:37.514] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:17:51.607] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:51.607] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:18:05.760] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:05.760] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:18:19.862] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:19.862] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:18:34.052] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:34.052] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:18:48.203] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:48.203] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:19:02.385] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:02.385] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:19:16.644] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:17.025] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:17.039] <TB2>     INFO: Decoding statistics:
[14:19:17.039] <TB2>     INFO:   General information:
[14:19:17.039] <TB2>     INFO: 	 16bit words read:         240000000
[14:19:17.039] <TB2>     INFO: 	 valid events total:       20000000
[14:19:17.039] <TB2>     INFO: 	 empty events:             20000000
[14:19:17.039] <TB2>     INFO: 	 valid events with pixels: 0
[14:19:17.039] <TB2>     INFO: 	 valid pixel hits:         0
[14:19:17.039] <TB2>     INFO:   Event errors: 	           0
[14:19:17.039] <TB2>     INFO: 	 start marker:             0
[14:19:17.039] <TB2>     INFO: 	 stop marker:              0
[14:19:17.039] <TB2>     INFO: 	 overflow:                 0
[14:19:17.039] <TB2>     INFO: 	 invalid 5bit words:       0
[14:19:17.039] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:19:17.039] <TB2>     INFO:   TBM errors: 		           0
[14:19:17.039] <TB2>     INFO: 	 flawed TBM headers:       0
[14:19:17.039] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:19:17.039] <TB2>     INFO: 	 event ID mismatches:      0
[14:19:17.039] <TB2>     INFO:   ROC errors: 		           0
[14:19:17.039] <TB2>     INFO: 	 missing ROC header(s):    0
[14:19:17.039] <TB2>     INFO: 	 misplaced readback start: 0
[14:19:17.039] <TB2>     INFO:   Pixel decoding errors:	   0
[14:19:17.039] <TB2>     INFO: 	 pixel data incomplete:    0
[14:19:17.039] <TB2>     INFO: 	 pixel address:            0
[14:19:17.039] <TB2>     INFO: 	 pulse height fill bit:    0
[14:19:17.039] <TB2>     INFO: 	 buffer corruption:        0
[14:19:17.039] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.039] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:19:17.039] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.039] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.039] <TB2>     INFO:    Read back bit status: 1
[14:19:17.039] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.039] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.040] <TB2>     INFO:    Timings are good!
[14:19:17.040] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.040] <TB2>     INFO: Test took 143200 ms.
[14:19:17.040] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:19:17.040] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:19:17.040] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:19:17.040] <TB2>     INFO: PixTestTiming::doTest took 586927 ms.
[14:19:17.040] <TB2>     INFO: PixTestTiming::doTest() done
[14:19:17.040] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:19:17.040] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:19:17.040] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:19:17.041] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:19:17.041] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:19:17.041] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:19:17.041] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:19:17.393] <TB2>     INFO: ######################################################################
[14:19:17.393] <TB2>     INFO: PixTestAlive::doTest()
[14:19:17.393] <TB2>     INFO: ######################################################################
[14:19:17.396] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.396] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:17.396] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.398] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:17.746] <TB2>     INFO: Expecting 41600 events.
[14:19:21.810] <TB2>     INFO: 41600 events read in total (3350ms).
[14:19:21.812] <TB2>     INFO: Test took 4414ms.
[14:19:21.820] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:21.820] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66390
[14:19:21.820] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:19:22.192] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:19:22.192] <TB2>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    0    6   34  127    1    0    0    0    0    0    0
[14:19:22.192] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    2    0    0    0   27   68  129    1    0    0    0    0    0    0
[14:19:22.197] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:22.197] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:22.197] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:22.199] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:22.543] <TB2>     INFO: Expecting 41600 events.
[14:19:25.508] <TB2>     INFO: 41600 events read in total (2250ms).
[14:19:25.509] <TB2>     INFO: Test took 3310ms.
[14:19:25.509] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:25.509] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:19:25.509] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:19:25.513] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:19:25.913] <TB2>     INFO: PixTestAlive::maskTest() done
[14:19:25.913] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:25.918] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:25.918] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:19:25.918] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:25.919] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:19:26.267] <TB2>     INFO: Expecting 41600 events.
[14:19:30.354] <TB2>     INFO: 41600 events read in total (3372ms).
[14:19:30.355] <TB2>     INFO: Test took 4436ms.
[14:19:30.363] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:30.363] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66389
[14:19:30.363] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:19:30.741] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:19:30.741] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:19:30.741] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:19:30.741] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:19:30.750] <TB2>     INFO: ######################################################################
[14:19:30.750] <TB2>     INFO: PixTestTrim::doTest()
[14:19:30.750] <TB2>     INFO: ######################################################################
[14:19:30.753] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:30.753] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:19:30.753] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:30.831] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:19:30.831] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:19:30.931] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:30.931] <TB2>     INFO:     run 1 of 1
[14:19:30.932] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:31.275] <TB2>     INFO: Expecting 5025280 events.
[14:20:16.952] <TB2>     INFO: 1440352 events read in total (44962ms).
[14:21:01.817] <TB2>     INFO: 2868752 events read in total (89827ms).
[14:21:46.719] <TB2>     INFO: 4306216 events read in total (134730ms).
[14:22:09.316] <TB2>     INFO: 5025280 events read in total (157326ms).
[14:22:09.356] <TB2>     INFO: Test took 158424ms.
[14:22:09.411] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:09.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:10.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:12.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:13.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:14.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:16.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:17.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:18.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:20.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:21.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:22.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:23.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:24.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:26.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:27.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:28.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:30.285] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295608320
[14:22:30.292] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.498 minThrLimit = 89.4387 minThrNLimit = 110.95 -> result = 89.498 -> 89
[14:22:30.292] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8392 minThrLimit = 89.8061 minThrNLimit = 109.46 -> result = 89.8392 -> 89
[14:22:30.292] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3836 minThrLimit = 86.3748 minThrNLimit = 104.722 -> result = 86.3836 -> 86
[14:22:30.293] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9368 minThrLimit = 88.9301 minThrNLimit = 106.55 -> result = 88.9368 -> 88
[14:22:30.293] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1939 minThrLimit = 91.1622 minThrNLimit = 111.808 -> result = 91.1939 -> 91
[14:22:30.294] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8265 minThrLimit = 96.8104 minThrNLimit = 114.752 -> result = 96.8265 -> 96
[14:22:30.294] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3248 minThrLimit = 98.2975 minThrNLimit = 118.675 -> result = 98.3248 -> 98
[14:22:30.295] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4051 minThrLimit = 98.3523 minThrNLimit = 119.743 -> result = 98.4051 -> 98
[14:22:30.295] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7183 minThrLimit = 98.706 minThrNLimit = 117.883 -> result = 98.7183 -> 98
[14:22:30.296] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2091 minThrLimit = 84.0632 minThrNLimit = 105.17 -> result = 84.2091 -> 84
[14:22:30.296] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2638 minThrLimit = 97.2465 minThrNLimit = 118.26 -> result = 97.2638 -> 97
[14:22:30.297] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.2324 minThrLimit = 79.2314 minThrNLimit = 99.2553 -> result = 79.2324 -> 79
[14:22:30.297] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1874 minThrLimit = 84.1837 minThrNLimit = 103.277 -> result = 84.1874 -> 84
[14:22:30.297] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.214 minThrLimit = 102.197 minThrNLimit = 122.344 -> result = 102.214 -> 102
[14:22:30.298] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5501 minThrLimit = 85.5255 minThrNLimit = 104.496 -> result = 85.5501 -> 85
[14:22:30.298] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1502 minThrLimit = 97.14 minThrNLimit = 117.386 -> result = 97.1502 -> 97
[14:22:30.298] <TB2>     INFO: ROC 0 VthrComp = 89
[14:22:30.301] <TB2>     INFO: ROC 1 VthrComp = 89
[14:22:30.301] <TB2>     INFO: ROC 2 VthrComp = 86
[14:22:30.301] <TB2>     INFO: ROC 3 VthrComp = 88
[14:22:30.301] <TB2>     INFO: ROC 4 VthrComp = 91
[14:22:30.301] <TB2>     INFO: ROC 5 VthrComp = 96
[14:22:30.301] <TB2>     INFO: ROC 6 VthrComp = 98
[14:22:30.301] <TB2>     INFO: ROC 7 VthrComp = 98
[14:22:30.301] <TB2>     INFO: ROC 8 VthrComp = 98
[14:22:30.301] <TB2>     INFO: ROC 9 VthrComp = 84
[14:22:30.301] <TB2>     INFO: ROC 10 VthrComp = 97
[14:22:30.302] <TB2>     INFO: ROC 11 VthrComp = 79
[14:22:30.302] <TB2>     INFO: ROC 12 VthrComp = 84
[14:22:30.302] <TB2>     INFO: ROC 13 VthrComp = 102
[14:22:30.302] <TB2>     INFO: ROC 14 VthrComp = 85
[14:22:30.302] <TB2>     INFO: ROC 15 VthrComp = 97
[14:22:30.302] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:22:30.302] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:22:30.318] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:30.318] <TB2>     INFO:     run 1 of 1
[14:22:30.318] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:30.661] <TB2>     INFO: Expecting 5025280 events.
[14:23:06.588] <TB2>     INFO: 891056 events read in total (35212ms).
[14:23:42.152] <TB2>     INFO: 1781080 events read in total (70776ms).
[14:24:18.308] <TB2>     INFO: 2669600 events read in total (106932ms).
[14:24:54.184] <TB2>     INFO: 3547728 events read in total (142808ms).
[14:25:30.052] <TB2>     INFO: 4420768 events read in total (178676ms).
[14:25:54.812] <TB2>     INFO: 5025280 events read in total (203436ms).
[14:25:54.885] <TB2>     INFO: Test took 204566ms.
[14:25:55.064] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:55.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:57.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:58.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:00.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:02.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:03.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:05.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:07.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:09.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:11.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:12.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:14.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:16.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:18.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:19.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:21.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:22.999] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247996416
[14:26:22.002] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2602 for pixel 23/21 mean/min/max = 45.3078/34.3529/56.2628
[14:26:22.002] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.8802 for pixel 22/16 mean/min/max = 46.8598/33.7343/59.9853
[14:26:22.003] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.0258 for pixel 35/4 mean/min/max = 45.4815/32.9293/58.0337
[14:26:22.003] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.2016 for pixel 0/16 mean/min/max = 47.4181/34.2641/60.5721
[14:26:22.003] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.6217 for pixel 17/21 mean/min/max = 45.6064/33.3587/57.8541
[14:26:22.004] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 63.688 for pixel 33/1 mean/min/max = 47.4686/30.7991/64.1381
[14:26:22.004] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 69.4889 for pixel 29/1 mean/min/max = 48.4278/27.2687/69.5869
[14:26:23.004] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 72.1487 for pixel 51/47 mean/min/max = 46.6836/21.0504/72.3168
[14:26:23.005] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 82.2222 for pixel 1/1 mean/min/max = 50.4591/17.2232/83.695
[14:26:23.005] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 65.9127 for pixel 47/0 mean/min/max = 46.7616/27.6033/65.92
[14:26:23.005] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.6583 for pixel 29/1 mean/min/max = 45.6743/30.6017/60.7469
[14:26:23.005] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.3667 for pixel 31/23 mean/min/max = 46.5789/34.7445/58.4132
[14:26:23.006] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.4527 for pixel 18/18 mean/min/max = 45.8791/32.217/59.5412
[14:26:23.006] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.9492 for pixel 12/61 mean/min/max = 43.9089/31.789/56.0289
[14:26:23.006] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.9993 for pixel 2/29 mean/min/max = 45.0941/32.1868/58.0015
[14:26:23.007] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.8216 for pixel 27/69 mean/min/max = 44.504/32.0922/56.9159
[14:26:23.007] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:26:23.140] <TB2>     INFO: Expecting 411648 events.
[14:26:30.848] <TB2>     INFO: 411648 events read in total (6994ms).
[14:26:30.854] <TB2>     INFO: Expecting 411648 events.
[14:26:38.777] <TB2>     INFO: 411648 events read in total (7257ms).
[14:26:38.788] <TB2>     INFO: Expecting 411648 events.
[14:26:46.575] <TB2>     INFO: 411648 events read in total (7127ms).
[14:26:46.588] <TB2>     INFO: Expecting 411648 events.
[14:26:54.028] <TB2>     INFO: 411648 events read in total (6778ms).
[14:26:54.041] <TB2>     INFO: Expecting 411648 events.
[14:27:01.622] <TB2>     INFO: 411648 events read in total (6917ms).
[14:27:01.638] <TB2>     INFO: Expecting 411648 events.
[14:27:09.198] <TB2>     INFO: 411648 events read in total (6907ms).
[14:27:09.217] <TB2>     INFO: Expecting 411648 events.
[14:27:16.895] <TB2>     INFO: 411648 events read in total (7018ms).
[14:27:16.914] <TB2>     INFO: Expecting 411648 events.
[14:27:24.595] <TB2>     INFO: 411648 events read in total (7021ms).
[14:27:24.614] <TB2>     INFO: Expecting 411648 events.
[14:27:32.226] <TB2>     INFO: 411648 events read in total (6941ms).
[14:27:32.251] <TB2>     INFO: Expecting 411648 events.
[14:27:39.846] <TB2>     INFO: 411648 events read in total (6939ms).
[14:27:39.876] <TB2>     INFO: Expecting 411648 events.
[14:27:47.524] <TB2>     INFO: 411648 events read in total (6993ms).
[14:27:47.553] <TB2>     INFO: Expecting 411648 events.
[14:27:55.400] <TB2>     INFO: 411648 events read in total (7202ms).
[14:27:55.431] <TB2>     INFO: Expecting 411648 events.
[14:28:03.043] <TB2>     INFO: 411648 events read in total (6971ms).
[14:28:03.077] <TB2>     INFO: Expecting 411648 events.
[14:28:10.869] <TB2>     INFO: 411648 events read in total (7151ms).
[14:28:10.907] <TB2>     INFO: Expecting 411648 events.
[14:28:18.517] <TB2>     INFO: 411648 events read in total (6973ms).
[14:28:18.553] <TB2>     INFO: Expecting 411648 events.
[14:28:26.216] <TB2>     INFO: 411648 events read in total (7025ms).
[14:28:26.255] <TB2>     INFO: Test took 123248ms.
[14:28:26.743] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1575 < 35 for itrim = 99; old thr = 34.3928 ... break
[14:28:26.777] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1464 < 35 for itrim = 115; old thr = 33.8497 ... break
[14:28:26.814] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.7028 < 35 for itrim+1 = 99; old thr = 34.0148 ... break
[14:28:26.837] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.183 < 35 for itrim = 94; old thr = 33.4426 ... break
[14:28:26.875] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1218 < 35 for itrim = 106; old thr = 34.6354 ... break
[14:28:26.896] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2788 < 35 for itrim = 97; old thr = 34.6898 ... break
[14:28:26.915] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4337 < 35 for itrim = 112; old thr = 33.9626 ... break
[14:28:26.916] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 41.5318 < 35 for itrim = 75; old thr = 99 ... break
[14:28:26.920] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.356 < 35 for itrim = 118; old thr = 33.8569 ... break
[14:28:26.930] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4544 < 35 for itrim = 90; old thr = 33.4236 ... break
[14:28:26.960] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5538 < 35 for itrim+1 = 100; old thr = 34.5426 ... break
[14:28:26.998] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5952 < 35 for itrim+1 = 97; old thr = 34.7737 ... break
[14:28:27.032] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4328 < 35 for itrim+1 = 99; old thr = 34.9566 ... break
[14:28:27.065] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1253 < 35 for itrim = 105; old thr = 33.645 ... break
[14:28:27.098] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8965 < 35 for itrim+1 = 94; old thr = 34.4697 ... break
[14:28:27.127] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3288 < 35 for itrim = 90; old thr = 33.1871 ... break
[14:28:27.203] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:28:27.214] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:27.214] <TB2>     INFO:     run 1 of 1
[14:28:27.215] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:27.558] <TB2>     INFO: Expecting 5025280 events.
[14:29:03.407] <TB2>     INFO: 872936 events read in total (35134ms).
[14:29:38.917] <TB2>     INFO: 1743944 events read in total (70644ms).
[14:30:14.479] <TB2>     INFO: 2614376 events read in total (106206ms).
[14:30:49.782] <TB2>     INFO: 3474224 events read in total (141509ms).
[14:31:25.014] <TB2>     INFO: 4330208 events read in total (176741ms).
[14:31:53.473] <TB2>     INFO: 5025280 events read in total (205200ms).
[14:31:53.553] <TB2>     INFO: Test took 206338ms.
[14:31:53.728] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:54.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:55.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:57.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:58.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:00.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:01.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:03.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:05.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:06.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:08.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:10.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:11.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:13.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:14.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:16.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:18.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:19.664] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288694272
[14:32:19.666] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.201809 .. 255.000000
[14:32:19.740] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:32:19.750] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:19.750] <TB2>     INFO:     run 1 of 1
[14:32:19.750] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:20.093] <TB2>     INFO: Expecting 8353280 events.
[14:32:54.890] <TB2>     INFO: 818776 events read in total (34082ms).
[14:33:28.950] <TB2>     INFO: 1637576 events read in total (68142ms).
[14:34:02.000] <TB2>     INFO: 2456416 events read in total (102192ms).
[14:34:37.167] <TB2>     INFO: 3275176 events read in total (136359ms).
[14:35:11.385] <TB2>     INFO: 4094128 events read in total (170577ms).
[14:35:45.462] <TB2>     INFO: 4912824 events read in total (204654ms).
[14:36:20.161] <TB2>     INFO: 5730328 events read in total (239353ms).
[14:36:54.651] <TB2>     INFO: 6546888 events read in total (273843ms).
[14:37:29.440] <TB2>     INFO: 7362704 events read in total (308632ms).
[14:38:03.863] <TB2>     INFO: 8178776 events read in total (343055ms).
[14:38:11.455] <TB2>     INFO: 8353280 events read in total (350647ms).
[14:38:11.572] <TB2>     INFO: Test took 351822ms.
[14:38:11.892] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:12.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:14.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:16.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:18.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:20.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:21.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:23.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:26.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:28.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:30.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:32.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:34.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:36.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:38.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:40.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:42.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:44.265] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248131584
[14:38:44.346] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.770160 .. 97.839215
[14:38:44.424] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 107 (-1/-1) hits flags = 528 (plus default)
[14:38:44.435] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:44.435] <TB2>     INFO:     run 1 of 1
[14:38:44.435] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:44.784] <TB2>     INFO: Expecting 3461120 events.
[14:39:22.037] <TB2>     INFO: 922480 events read in total (36538ms).
[14:39:58.608] <TB2>     INFO: 1845176 events read in total (73109ms).
[14:40:34.929] <TB2>     INFO: 2766896 events read in total (109430ms).
[14:41:01.960] <TB2>     INFO: 3461120 events read in total (136461ms).
[14:41:02.021] <TB2>     INFO: Test took 137586ms.
[14:41:02.145] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:02.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:03.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:05.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:06.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:07.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:09.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:10.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:11.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:13.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:14.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:16.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:17.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:18.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:20.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:21.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:22.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:24.304] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253972480
[14:41:24.385] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 16.459970 .. 85.763038
[14:41:24.459] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 6 .. 95 (-1/-1) hits flags = 528 (plus default)
[14:41:24.469] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:24.469] <TB2>     INFO:     run 1 of 1
[14:41:24.470] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:24.812] <TB2>     INFO: Expecting 2995200 events.
[14:42:01.802] <TB2>     INFO: 939704 events read in total (36274ms).
[14:42:38.336] <TB2>     INFO: 1879064 events read in total (72808ms).
[14:43:14.886] <TB2>     INFO: 2817216 events read in total (109358ms).
[14:43:22.306] <TB2>     INFO: 2995200 events read in total (116778ms).
[14:43:22.352] <TB2>     INFO: Test took 117882ms.
[14:43:22.458] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:22.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:23.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:25.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:26.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:27.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:29.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:30.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:31.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:32.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:34.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:35.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:36.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:38.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:39.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:40.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:42.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:43.449] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250269696
[14:43:43.531] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 17.048444 .. 84.654826
[14:43:43.605] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 7 .. 94 (-1/-1) hits flags = 528 (plus default)
[14:43:43.615] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:43.615] <TB2>     INFO:     run 1 of 1
[14:43:43.615] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:43.959] <TB2>     INFO: Expecting 2928640 events.
[14:44:21.260] <TB2>     INFO: 937640 events read in total (36586ms).
[14:44:57.978] <TB2>     INFO: 1875080 events read in total (73304ms).
[14:45:33.778] <TB2>     INFO: 2812016 events read in total (109105ms).
[14:45:38.683] <TB2>     INFO: 2928640 events read in total (114009ms).
[14:45:38.728] <TB2>     INFO: Test took 115114ms.
[14:45:38.828] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:39.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:40.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:41.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:42.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:44.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:45.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:46.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:47.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:49.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:50.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:51.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:53.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:54.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:55.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:56.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:58.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:59.403] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396263424
[14:45:59.489] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:45:59.489] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:45:59.502] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:45:59.502] <TB2>     INFO:     run 1 of 1
[14:45:59.502] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:59.848] <TB2>     INFO: Expecting 1364480 events.
[14:46:42.011] <TB2>     INFO: 1078704 events read in total (41448ms).
[14:46:53.026] <TB2>     INFO: 1364480 events read in total (52463ms).
[14:46:53.043] <TB2>     INFO: Test took 53541ms.
[14:46:53.079] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:53.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:54.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:55.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:56.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:57.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:57.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:58.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:59.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:00.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:01.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:02.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:03.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:04.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:05.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:06.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:07.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:08.526] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396267520
[14:47:08.565] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C0.dat
[14:47:08.565] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C1.dat
[14:47:08.565] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C2.dat
[14:47:08.565] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C3.dat
[14:47:08.565] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C4.dat
[14:47:08.565] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C5.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C6.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C7.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C8.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C9.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C10.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C11.dat
[14:47:08.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C12.dat
[14:47:08.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C13.dat
[14:47:08.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C14.dat
[14:47:08.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C15.dat
[14:47:08.567] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C0.dat
[14:47:08.575] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C1.dat
[14:47:08.582] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C2.dat
[14:47:08.589] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C3.dat
[14:47:08.596] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C4.dat
[14:47:08.603] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C5.dat
[14:47:08.610] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C6.dat
[14:47:08.617] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C7.dat
[14:47:08.623] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C8.dat
[14:47:08.630] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C9.dat
[14:47:08.637] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C10.dat
[14:47:08.644] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C11.dat
[14:47:08.651] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C12.dat
[14:47:08.658] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C13.dat
[14:47:08.665] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C14.dat
[14:47:08.671] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C15.dat
[14:47:08.678] <TB2>     INFO: PixTestTrim::trimTest() done
[14:47:08.678] <TB2>     INFO: vtrim:      99 115  99  94 106  97 112  75 118  90 100  97  99 105  94  90 
[14:47:08.678] <TB2>     INFO: vthrcomp:   89  89  86  88  91  96  98  98  98  84  97  79  84 102  85  97 
[14:47:08.678] <TB2>     INFO: vcal mean:  35.05  35.03  35.02  35.04  35.00  35.07  34.92  35.09  34.81  35.07  35.04  35.00  35.02  34.94  35.01  35.00 
[14:47:08.678] <TB2>     INFO: vcal RMS:    0.78   0.85   1.12   0.84   0.84   1.11   1.40   2.53   3.23   1.30   1.00   0.82   0.89   0.84   0.84   0.83 
[14:47:08.678] <TB2>     INFO: bits mean:   9.41   9.17   9.41   8.58   9.43   9.00   9.31   7.38   9.26   8.58   9.61   9.10   9.65  10.11   9.69  10.04 
[14:47:08.678] <TB2>     INFO: bits RMS:    2.44   2.52   2.75   2.65   2.62   2.71   2.69   3.34   2.55   3.08   2.64   2.53   2.69   2.56   2.67   2.54 
[14:47:08.689] <TB2>     INFO:    ----------------------------------------------------------------------
[14:47:08.689] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:47:08.689] <TB2>     INFO:    ----------------------------------------------------------------------
[14:47:08.691] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:47:08.691] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:47:08.702] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:08.702] <TB2>     INFO:     run 1 of 1
[14:47:08.702] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:09.046] <TB2>     INFO: Expecting 4160000 events.
[14:47:56.119] <TB2>     INFO: 1166900 events read in total (46359ms).
[14:48:43.244] <TB2>     INFO: 2319020 events read in total (93484ms).
[14:49:29.198] <TB2>     INFO: 3453900 events read in total (139438ms).
[14:49:57.797] <TB2>     INFO: 4160000 events read in total (168037ms).
[14:49:57.850] <TB2>     INFO: Test took 169148ms.
[14:49:57.968] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:58.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:00.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:02.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:03.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:05.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:07.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:09.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:11.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:13.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:15.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:17.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:20.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:22.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:24.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:25.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:27.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:29.930] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396275712
[14:50:29.931] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:50:29.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:50:29.004] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 206 (-1/-1) hits flags = 528 (plus default)
[14:50:30.015] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:30.015] <TB2>     INFO:     run 1 of 1
[14:50:30.015] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:30.359] <TB2>     INFO: Expecting 4305600 events.
[14:51:16.104] <TB2>     INFO: 1103295 events read in total (45030ms).
[14:52:02.567] <TB2>     INFO: 2193655 events read in total (91494ms).
[14:52:47.467] <TB2>     INFO: 3268175 events read in total (136394ms).
[14:53:30.745] <TB2>     INFO: 4305600 events read in total (179671ms).
[14:53:30.828] <TB2>     INFO: Test took 180813ms.
[14:53:30.986] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:31.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:33.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:35.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:37.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:39.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:41.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:43.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:45.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:47.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:49.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:51.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:53.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:55.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:57.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:59.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:01.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:03.903] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331317248
[14:54:03.903] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:54:03.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:54:03.977] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 224 (-1/-1) hits flags = 528 (plus default)
[14:54:03.987] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:03.987] <TB2>     INFO:     run 1 of 1
[14:54:03.987] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:04.332] <TB2>     INFO: Expecting 4680000 events.
[14:54:49.808] <TB2>     INFO: 1064785 events read in total (44761ms).
[14:55:35.780] <TB2>     INFO: 2120125 events read in total (90733ms).
[14:56:19.744] <TB2>     INFO: 3163455 events read in total (134697ms).
[14:57:03.274] <TB2>     INFO: 4201275 events read in total (178227ms).
[14:57:23.577] <TB2>     INFO: 4680000 events read in total (198530ms).
[14:57:23.646] <TB2>     INFO: Test took 199658ms.
[14:57:23.818] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:24.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:26.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:28.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:30.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:32.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:34.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:36.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:38.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:40.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:42.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:44.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:47.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:49.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:51.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:53.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:55.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:57.065] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409387008
[14:57:57.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:57:57.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:57:57.139] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 250 (-1/-1) hits flags = 528 (plus default)
[14:57:57.150] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:57:57.150] <TB2>     INFO:     run 1 of 1
[14:57:57.150] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:57.492] <TB2>     INFO: Expecting 5220800 events.
[14:58:41.540] <TB2>     INFO: 1022415 events read in total (43327ms).
[14:59:25.360] <TB2>     INFO: 2037515 events read in total (87147ms).
[15:00:08.206] <TB2>     INFO: 3045435 events read in total (129993ms).
[15:00:51.034] <TB2>     INFO: 4045940 events read in total (172821ms).
[15:01:33.984] <TB2>     INFO: 5045635 events read in total (215772ms).
[15:01:41.897] <TB2>     INFO: 5220800 events read in total (223684ms).
[15:01:41.982] <TB2>     INFO: Test took 224832ms.
[15:01:42.190] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:42.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:44.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:46.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:49.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:51.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:53.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:55.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:58.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:00.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:03.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:05.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:07.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:09.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:12.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:14.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:16.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:18.669] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379514880
[15:02:18.670] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:02:18.767] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:02:18.776] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:02:18.787] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:18.792] <TB2>     INFO:     run 1 of 1
[15:02:18.792] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:19.164] <TB2>     INFO: Expecting 5324800 events.
[15:03:02.878] <TB2>     INFO: 1015280 events read in total (42999ms).
[15:03:45.126] <TB2>     INFO: 2023625 events read in total (85247ms).
[15:04:27.924] <TB2>     INFO: 3025775 events read in total (128045ms).
[15:05:10.577] <TB2>     INFO: 4020425 events read in total (170698ms).
[15:05:53.072] <TB2>     INFO: 5013530 events read in total (213193ms).
[15:06:06.581] <TB2>     INFO: 5324800 events read in total (226702ms).
[15:06:06.673] <TB2>     INFO: Test took 227881ms.
[15:06:06.902] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:07.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:09.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:11.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:14.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:16.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:18.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:20.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:23.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:25.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:28.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:30.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:32.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:35.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:37.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:39.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:41.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:44.066] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388640768
[15:06:44.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.03156, thr difference RMS: 1.35471
[15:06:44.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.38857, thr difference RMS: 1.44364
[15:06:44.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.60741, thr difference RMS: 1.56521
[15:06:44.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.81066, thr difference RMS: 1.45535
[15:06:44.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.3057, thr difference RMS: 1.63648
[15:06:44.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7098, thr difference RMS: 1.4775
[15:06:44.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.1548, thr difference RMS: 1.95429
[15:06:44.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.6123, thr difference RMS: 2.4956
[15:06:44.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.2192, thr difference RMS: 2.70944
[15:06:44.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.34372, thr difference RMS: 1.79219
[15:06:44.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.3428, thr difference RMS: 1.64665
[15:06:44.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.68728, thr difference RMS: 1.35635
[15:06:44.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.46065, thr difference RMS: 1.51246
[15:06:44.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.55182, thr difference RMS: 1.47209
[15:06:44.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.32775, thr difference RMS: 1.35571
[15:06:44.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.0833, thr difference RMS: 1.56004
[15:06:44.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.03964, thr difference RMS: 1.3285
[15:06:44.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.30192, thr difference RMS: 1.44686
[15:06:44.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.52545, thr difference RMS: 1.55425
[15:06:44.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.88421, thr difference RMS: 1.48858
[15:06:44.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.20258, thr difference RMS: 1.62639
[15:06:44.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.8935, thr difference RMS: 1.4355
[15:06:44.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.229, thr difference RMS: 1.85952
[15:06:44.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.6867, thr difference RMS: 2.33586
[15:06:44.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.3087, thr difference RMS: 2.69893
[15:06:44.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.3284, thr difference RMS: 1.78177
[15:06:44.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.2892, thr difference RMS: 1.64846
[15:06:44.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.6831, thr difference RMS: 1.34716
[15:06:44.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.42565, thr difference RMS: 1.53306
[15:06:44.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.49391, thr difference RMS: 1.45906
[15:06:44.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.4684, thr difference RMS: 1.33662
[15:06:44.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.05, thr difference RMS: 1.53607
[15:06:44.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.12586, thr difference RMS: 1.33747
[15:06:44.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.2117, thr difference RMS: 1.44314
[15:06:44.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.48543, thr difference RMS: 1.56095
[15:06:44.075] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.1139, thr difference RMS: 1.47307
[15:06:44.075] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.10782, thr difference RMS: 1.64213
[15:06:44.075] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.0853, thr difference RMS: 1.44127
[15:06:44.075] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.4927, thr difference RMS: 1.59568
[15:06:44.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.806, thr difference RMS: 2.04682
[15:06:44.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.3745, thr difference RMS: 2.6859
[15:06:44.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.35205, thr difference RMS: 1.78849
[15:06:44.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5509, thr difference RMS: 1.63703
[15:06:44.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.80468, thr difference RMS: 1.34886
[15:06:44.077] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.5015, thr difference RMS: 1.53067
[15:06:44.077] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.52675, thr difference RMS: 1.45054
[15:06:44.077] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.62193, thr difference RMS: 1.32155
[15:06:44.077] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.0663, thr difference RMS: 1.52217
[15:06:44.077] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.1951, thr difference RMS: 1.33186
[15:06:44.078] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.11511, thr difference RMS: 1.436
[15:06:44.078] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.4165, thr difference RMS: 1.55154
[15:06:44.078] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.27583, thr difference RMS: 1.45783
[15:06:44.078] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.93811, thr difference RMS: 1.63041
[15:06:44.079] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.3164, thr difference RMS: 1.43707
[15:06:44.079] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.5179, thr difference RMS: 1.55829
[15:06:44.079] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.8358, thr difference RMS: 2.01798
[15:06:44.079] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.5248, thr difference RMS: 2.71212
[15:06:44.079] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.44866, thr difference RMS: 1.79086
[15:06:44.080] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.6937, thr difference RMS: 1.66747
[15:06:44.080] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.94291, thr difference RMS: 1.34241
[15:06:44.080] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.52479, thr difference RMS: 1.49468
[15:06:44.080] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.44454, thr difference RMS: 1.43772
[15:06:44.080] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.72128, thr difference RMS: 1.3065
[15:06:44.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.0276, thr difference RMS: 1.54633
[15:06:44.188] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:06:44.193] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2833 seconds
[15:06:44.193] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:06:44.902] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:06:44.902] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:06:44.905] <TB2>     INFO: ######################################################################
[15:06:44.905] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:06:44.905] <TB2>     INFO: ######################################################################
[15:06:44.906] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:44.906] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:06:44.906] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:44.906] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:06:44.918] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:06:44.918] <TB2>     INFO:     run 1 of 1
[15:06:44.918] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:45.265] <TB2>     INFO: Expecting 59072000 events.
[15:07:14.126] <TB2>     INFO: 1072600 events read in total (28146ms).
[15:07:42.560] <TB2>     INFO: 2141400 events read in total (56580ms).
[15:08:10.249] <TB2>     INFO: 3212600 events read in total (84269ms).
[15:08:38.142] <TB2>     INFO: 4283400 events read in total (112162ms).
[15:09:11.553] <TB2>     INFO: 5352000 events read in total (145573ms).
[15:10:43.195] <TB2>     INFO: 6424400 events read in total (237215ms).
[15:11:12.105] <TB2>     INFO: 7493600 events read in total (266125ms).
[15:11:43.087] <TB2>     INFO: 8562200 events read in total (297107ms).
[15:12:12.668] <TB2>     INFO: 9634600 events read in total (326688ms).
[15:12:41.550] <TB2>     INFO: 10703400 events read in total (355570ms).
[15:13:10.105] <TB2>     INFO: 11771800 events read in total (384125ms).
[15:13:37.671] <TB2>     INFO: 12844600 events read in total (411691ms).
[15:14:07.275] <TB2>     INFO: 13913600 events read in total (441295ms).
[15:14:36.168] <TB2>     INFO: 14986000 events read in total (470188ms).
[15:15:04.602] <TB2>     INFO: 16056800 events read in total (498622ms).
[15:15:33.725] <TB2>     INFO: 17127400 events read in total (527745ms).
[15:16:02.415] <TB2>     INFO: 18199000 events read in total (556435ms).
[15:16:30.981] <TB2>     INFO: 19267800 events read in total (585001ms).
[15:16:59.164] <TB2>     INFO: 20341000 events read in total (613184ms).
[15:17:27.743] <TB2>     INFO: 21410800 events read in total (641763ms).
[15:17:56.860] <TB2>     INFO: 22480200 events read in total (670880ms).
[15:18:25.444] <TB2>     INFO: 23552000 events read in total (699464ms).
[15:18:53.974] <TB2>     INFO: 24621200 events read in total (727994ms).
[15:19:22.727] <TB2>     INFO: 25694800 events read in total (756747ms).
[15:19:51.236] <TB2>     INFO: 26764600 events read in total (785256ms).
[15:20:19.002] <TB2>     INFO: 27837200 events read in total (814022ms).
[15:20:48.591] <TB2>     INFO: 28907400 events read in total (842611ms).
[15:21:17.254] <TB2>     INFO: 29976800 events read in total (871274ms).
[15:21:46.028] <TB2>     INFO: 31050200 events read in total (900048ms).
[15:22:14.763] <TB2>     INFO: 32119600 events read in total (928783ms).
[15:22:43.493] <TB2>     INFO: 33193600 events read in total (957513ms).
[15:23:15.032] <TB2>     INFO: 34262800 events read in total (989052ms).
[15:23:45.473] <TB2>     INFO: 35335600 events read in total (1019493ms).
[15:24:14.268] <TB2>     INFO: 36405600 events read in total (1048288ms).
[15:24:42.663] <TB2>     INFO: 37474800 events read in total (1076683ms).
[15:25:11.512] <TB2>     INFO: 38547400 events read in total (1105532ms).
[15:25:40.778] <TB2>     INFO: 39616800 events read in total (1134798ms).
[15:26:08.529] <TB2>     INFO: 40689800 events read in total (1162549ms).
[15:26:36.981] <TB2>     INFO: 41759800 events read in total (1191001ms).
[15:27:05.281] <TB2>     INFO: 42831000 events read in total (1219301ms).
[15:27:33.736] <TB2>     INFO: 43902200 events read in total (1247756ms).
[15:28:01.987] <TB2>     INFO: 44972000 events read in total (1276007ms).
[15:28:30.391] <TB2>     INFO: 46045000 events read in total (1304411ms).
[15:28:58.683] <TB2>     INFO: 47114800 events read in total (1332703ms).
[15:29:26.820] <TB2>     INFO: 48188200 events read in total (1360840ms).
[15:29:55.165] <TB2>     INFO: 49258200 events read in total (1389185ms).
[15:30:23.358] <TB2>     INFO: 50329000 events read in total (1417378ms).
[15:30:51.648] <TB2>     INFO: 51399800 events read in total (1445668ms).
[15:31:19.958] <TB2>     INFO: 52469200 events read in total (1473978ms).
[15:31:48.376] <TB2>     INFO: 53542400 events read in total (1502396ms).
[15:32:16.730] <TB2>     INFO: 54611000 events read in total (1530750ms).
[15:32:44.978] <TB2>     INFO: 55682400 events read in total (1558998ms).
[15:33:13.363] <TB2>     INFO: 56753200 events read in total (1587383ms).
[15:33:41.750] <TB2>     INFO: 57822800 events read in total (1615770ms).
[15:34:09.952] <TB2>     INFO: 58895200 events read in total (1643972ms).
[15:34:14.966] <TB2>     INFO: 59072000 events read in total (1648986ms).
[15:34:15.013] <TB2>     INFO: Test took 1650095ms.
[15:34:15.148] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:18.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:18.826] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:20.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:20.273] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:21.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:21.460] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:22.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:22.622] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:23.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:23.788] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:24.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:24.953] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:26.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:26.155] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:27.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:27.500] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:28.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:28.790] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:30.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:30.097] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:31.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:31.345] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:32.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:32.539] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:33.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:33.701] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:34.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:34.901] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:36.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:36.129] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:37.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:37.343] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:38.736] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411119616
[15:34:38.764] <TB2>     INFO: PixTestScurves::scurves() done 
[15:34:38.764] <TB2>     INFO: Vcal mean:  35.04  35.02  35.06  35.08  35.06  35.33  35.37  35.81  35.31  35.46  35.25  35.11  35.08  35.08  35.17  35.09 
[15:34:38.764] <TB2>     INFO: Vcal RMS:    0.65   0.72   1.03   0.69   0.71   0.92   1.25   2.88   3.36   1.31   0.89   0.67   0.75   0.71   0.71   0.71 
[15:34:38.764] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:34:38.875] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:34:38.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:34:38.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:34:38.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:34:38.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:34:38.879] <TB2>     INFO: ######################################################################
[15:34:38.879] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:34:38.879] <TB2>     INFO: ######################################################################
[15:34:38.977] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:34:39.322] <TB2>     INFO: Expecting 41600 events.
[15:34:43.443] <TB2>     INFO: 41600 events read in total (3396ms).
[15:34:43.443] <TB2>     INFO: Test took 4466ms.
[15:34:43.451] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:43.451] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66532
[15:34:43.451] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:34:43.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 2, 20] has eff 0/10
[15:34:43.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 2, 20]
[15:34:43.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 22] has eff 0/10
[15:34:43.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 22]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 35, 0] has eff 9/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 35, 0]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 51, 0] has eff 9/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 51, 0]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 45, 70] has eff 0/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 45, 70]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 77] has eff 4/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 77]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 0, 46] has eff 4/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 0, 46]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 0] has eff 0/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 0]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 1, 0] has eff 0/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 1, 0]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 2, 0] has eff 0/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 2, 0]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 0] has eff 0/10
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 0]
[15:34:43.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 4, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 4, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 5, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 5, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 8, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 8, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 14, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 14, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 15, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 15, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 16, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 16, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 18, 0] has eff 3/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 18, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 20, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 20, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 22, 0] has eff 6/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 22, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 24, 0] has eff 0/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 24, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 26, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 26, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 27, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 27, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 28, 0] has eff 7/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 28, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 31, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 31, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 33, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 33, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 34, 0] has eff 8/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 34, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 35, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 35, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 36, 0] has eff 8/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 36, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 37, 0] has eff 5/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 37, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 39, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 39, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 45, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 45, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 48, 0] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 48, 0]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 1] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 1]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 34, 1] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 34, 1]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 2] has eff 5/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 2]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 3] has eff 9/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 3]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 4] has eff 8/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 4]
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 7] has eff 8/10
[15:34:43.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 7]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 8] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 8]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 10] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 10]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 11] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 11]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 11] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 11]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 13] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 13]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 1, 14] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 1, 14]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 17] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 17]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 17] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 17]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 18] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 18]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 23] has eff 8/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 23]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 24] has eff 6/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 24]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 28] has eff 8/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 28]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 29] has eff 6/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 29]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 41, 31] has eff 5/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 41, 31]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 32] has eff 0/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 32]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 33] has eff 7/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 33]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 35] has eff 8/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 35]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 39, 35] has eff 0/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 39, 35]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 36] has eff 6/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 36]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 37] has eff 8/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 37]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 39] has eff 5/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 39]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 40] has eff 3/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 40]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 16, 40] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 16, 40]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 43] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 43]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 45] has eff 7/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 45]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 47] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 47]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 50] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 50]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 52] has eff 8/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 52]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 53] has eff 3/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 53]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 37, 53] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 37, 53]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 42, 53] has eff 0/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 42, 53]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 54] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 54]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 57] has eff 0/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 57]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 15, 57] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 15, 57]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 58] has eff 6/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 58]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 59] has eff 1/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 59]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 62] has eff 0/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 62]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 65] has eff 7/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 65]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 67] has eff 8/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 67]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 72] has eff 5/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 72]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 73] has eff 9/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 73]
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[15:34:43.458] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[15:34:43.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 91
[15:34:43.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:34:43.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:34:43.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:34:43.796] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:34:44.142] <TB2>     INFO: Expecting 41600 events.
[15:34:48.314] <TB2>     INFO: 41600 events read in total (3457ms).
[15:34:48.315] <TB2>     INFO: Test took 4519ms.
[15:34:48.323] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:48.323] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66551
[15:34:48.323] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.409
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 176
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.792
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.424
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.716
[15:34:48.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.19
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 167
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.059
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.457
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.432
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.953
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.764
[15:34:48.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.578
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.875
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 181
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.296
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.034
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.948
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 169
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.256
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:34:48.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:34:48.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:34:48.413] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:34:48.757] <TB2>     INFO: Expecting 41600 events.
[15:34:52.897] <TB2>     INFO: 41600 events read in total (3426ms).
[15:34:52.898] <TB2>     INFO: Test took 4485ms.
[15:34:52.905] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:52.905] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66521
[15:34:52.906] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:34:52.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 14
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.781
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 61
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3872
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 75
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4046
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 77
[15:34:52.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0103
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,66] phvalue 76
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.1147
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 54
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7158
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 65
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2993
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1065
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 76
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2337
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 66
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.86
[15:34:52.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 81
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8527
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 80
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2044
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 81
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3554
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 70
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7804
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 72
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.2756
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 52
[15:34:52.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1251
[15:34:52.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 64
[15:34:52.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[15:34:53.318] <TB2>     INFO: Expecting 2560 events.
[15:34:54.276] <TB2>     INFO: 2560 events read in total (244ms).
[15:34:54.276] <TB2>     INFO: Test took 1357ms.
[15:34:54.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:54.277] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 1 1
[15:34:54.784] <TB2>     INFO: Expecting 2560 events.
[15:34:55.744] <TB2>     INFO: 2560 events read in total (246ms).
[15:34:55.745] <TB2>     INFO: Test took 1468ms.
[15:34:55.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:55.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[15:34:56.252] <TB2>     INFO: Expecting 2560 events.
[15:34:57.209] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:57.210] <TB2>     INFO: Test took 1465ms.
[15:34:57.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:57.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 66, 3 3
[15:34:57.717] <TB2>     INFO: Expecting 2560 events.
[15:34:58.675] <TB2>     INFO: 2560 events read in total (243ms).
[15:34:58.675] <TB2>     INFO: Test took 1465ms.
[15:34:58.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:58.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 4 4
[15:34:59.183] <TB2>     INFO: Expecting 2560 events.
[15:35:00.141] <TB2>     INFO: 2560 events read in total (243ms).
[15:35:00.141] <TB2>     INFO: Test took 1466ms.
[15:35:00.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:00.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 5 5
[15:35:00.649] <TB2>     INFO: Expecting 2560 events.
[15:35:01.607] <TB2>     INFO: 2560 events read in total (243ms).
[15:35:01.607] <TB2>     INFO: Test took 1465ms.
[15:35:01.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:01.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[15:35:02.114] <TB2>     INFO: Expecting 2560 events.
[15:35:03.072] <TB2>     INFO: 2560 events read in total (243ms).
[15:35:03.072] <TB2>     INFO: Test took 1465ms.
[15:35:03.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:03.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 7 7
[15:35:03.580] <TB2>     INFO: Expecting 2560 events.
[15:35:04.541] <TB2>     INFO: 2560 events read in total (246ms).
[15:35:04.542] <TB2>     INFO: Test took 1469ms.
[15:35:04.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:04.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 8 8
[15:35:05.049] <TB2>     INFO: Expecting 2560 events.
[15:35:06.008] <TB2>     INFO: 2560 events read in total (244ms).
[15:35:06.009] <TB2>     INFO: Test took 1466ms.
[15:35:06.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:06.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 9 9
[15:35:06.519] <TB2>     INFO: Expecting 2560 events.
[15:35:07.478] <TB2>     INFO: 2560 events read in total (244ms).
[15:35:07.478] <TB2>     INFO: Test took 1469ms.
[15:35:07.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:07.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 10 10
[15:35:07.987] <TB2>     INFO: Expecting 2560 events.
[15:35:08.946] <TB2>     INFO: 2560 events read in total (244ms).
[15:35:08.946] <TB2>     INFO: Test took 1467ms.
[15:35:08.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:08.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[15:35:09.454] <TB2>     INFO: Expecting 2560 events.
[15:35:10.413] <TB2>     INFO: 2560 events read in total (244ms).
[15:35:10.415] <TB2>     INFO: Test took 1468ms.
[15:35:10.415] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:10.416] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[15:35:10.922] <TB2>     INFO: Expecting 2560 events.
[15:35:11.881] <TB2>     INFO: 2560 events read in total (245ms).
[15:35:11.882] <TB2>     INFO: Test took 1466ms.
[15:35:11.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:11.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 13 13
[15:35:12.391] <TB2>     INFO: Expecting 2560 events.
[15:35:13.350] <TB2>     INFO: 2560 events read in total (244ms).
[15:35:13.351] <TB2>     INFO: Test took 1469ms.
[15:35:13.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:13.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 14 14
[15:35:13.858] <TB2>     INFO: Expecting 2560 events.
[15:35:14.817] <TB2>     INFO: 2560 events read in total (244ms).
[15:35:14.818] <TB2>     INFO: Test took 1467ms.
[15:35:14.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:14.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 15 15
[15:35:15.327] <TB2>     INFO: Expecting 2560 events.
[15:35:16.284] <TB2>     INFO: 2560 events read in total (243ms).
[15:35:16.284] <TB2>     INFO: Test took 1466ms.
[15:35:16.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:35:16.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:35:16.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[15:35:16.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:35:16.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:35:16.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC6
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC7
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC9
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:35:16.287] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:35:16.289] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:35:16.793] <TB2>     INFO: Expecting 655360 events.
[15:35:28.587] <TB2>     INFO: 655360 events read in total (11079ms).
[15:35:28.599] <TB2>     INFO: Expecting 655360 events.
[15:35:40.317] <TB2>     INFO: 655360 events read in total (11158ms).
[15:35:40.332] <TB2>     INFO: Expecting 655360 events.
[15:35:51.966] <TB2>     INFO: 655360 events read in total (11080ms).
[15:35:51.985] <TB2>     INFO: Expecting 655360 events.
[15:36:03.626] <TB2>     INFO: 655360 events read in total (11088ms).
[15:36:03.649] <TB2>     INFO: Expecting 655360 events.
[15:36:15.340] <TB2>     INFO: 655360 events read in total (11141ms).
[15:36:15.368] <TB2>     INFO: Expecting 655360 events.
[15:36:26.980] <TB2>     INFO: 655360 events read in total (11069ms).
[15:36:27.012] <TB2>     INFO: Expecting 655360 events.
[15:36:38.432] <TB2>     INFO: 655360 events read in total (10876ms).
[15:36:38.467] <TB2>     INFO: Expecting 655360 events.
[15:36:49.905] <TB2>     INFO: 655360 events read in total (10899ms).
[15:36:49.949] <TB2>     INFO: Expecting 655360 events.
[15:37:01.418] <TB2>     INFO: 655360 events read in total (10939ms).
[15:37:01.462] <TB2>     INFO: Expecting 655360 events.
[15:37:13.160] <TB2>     INFO: 655360 events read in total (11166ms).
[15:37:13.210] <TB2>     INFO: Expecting 655360 events.
[15:37:24.852] <TB2>     INFO: 655360 events read in total (11116ms).
[15:37:24.905] <TB2>     INFO: Expecting 655360 events.
[15:37:36.729] <TB2>     INFO: 655360 events read in total (11297ms).
[15:37:36.786] <TB2>     INFO: Expecting 655360 events.
[15:37:48.489] <TB2>     INFO: 655360 events read in total (11176ms).
[15:37:48.551] <TB2>     INFO: Expecting 655360 events.
[15:38:00.306] <TB2>     INFO: 655360 events read in total (11228ms).
[15:38:00.373] <TB2>     INFO: Expecting 655360 events.
[15:38:12.037] <TB2>     INFO: 655360 events read in total (11137ms).
[15:38:12.106] <TB2>     INFO: Expecting 655360 events.
[15:38:23.787] <TB2>     INFO: 655360 events read in total (11155ms).
[15:38:23.862] <TB2>     INFO: Test took 187573ms.
[15:38:23.966] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:38:24.275] <TB2>     INFO: Expecting 655360 events.
[15:38:36.145] <TB2>     INFO: 655360 events read in total (11155ms).
[15:38:36.156] <TB2>     INFO: Expecting 655360 events.
[15:38:47.803] <TB2>     INFO: 655360 events read in total (11084ms).
[15:38:47.818] <TB2>     INFO: Expecting 655360 events.
[15:38:59.637] <TB2>     INFO: 655360 events read in total (11259ms).
[15:38:59.656] <TB2>     INFO: Expecting 655360 events.
[15:39:11.160] <TB2>     INFO: 655360 events read in total (10950ms).
[15:39:11.184] <TB2>     INFO: Expecting 655360 events.
[15:39:22.898] <TB2>     INFO: 655360 events read in total (11163ms).
[15:39:22.926] <TB2>     INFO: Expecting 655360 events.
[15:39:34.613] <TB2>     INFO: 655360 events read in total (11143ms).
[15:39:34.646] <TB2>     INFO: Expecting 655360 events.
[15:39:46.244] <TB2>     INFO: 655360 events read in total (11058ms).
[15:39:46.280] <TB2>     INFO: Expecting 655360 events.
[15:39:57.772] <TB2>     INFO: 655360 events read in total (10942ms).
[15:39:57.814] <TB2>     INFO: Expecting 655360 events.
[15:40:09.442] <TB2>     INFO: 655360 events read in total (11065ms).
[15:40:09.486] <TB2>     INFO: Expecting 655360 events.
[15:40:22.668] <TB2>     INFO: 655360 events read in total (12627ms).
[15:40:22.723] <TB2>     INFO: Expecting 655360 events.
[15:40:34.351] <TB2>     INFO: 655360 events read in total (11088ms).
[15:40:34.405] <TB2>     INFO: Expecting 655360 events.
[15:40:46.312] <TB2>     INFO: 655360 events read in total (11381ms).
[15:40:46.370] <TB2>     INFO: Expecting 655360 events.
[15:40:58.134] <TB2>     INFO: 655360 events read in total (11238ms).
[15:40:58.198] <TB2>     INFO: Expecting 655360 events.
[15:41:10.162] <TB2>     INFO: 655360 events read in total (11438ms).
[15:41:10.227] <TB2>     INFO: Expecting 655360 events.
[15:41:22.047] <TB2>     INFO: 655360 events read in total (11293ms).
[15:41:22.117] <TB2>     INFO: Expecting 655360 events.
[15:41:33.808] <TB2>     INFO: 655360 events read in total (11164ms).
[15:41:33.883] <TB2>     INFO: Test took 189917ms.
[15:41:34.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:41:34.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:41:34.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:41:34.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:41:34.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:41:34.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:41:34.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:41:34.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:41:34.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:41:34.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:41:34.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:41:34.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:41:34.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:41:34.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:41:34.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:41:34.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:41:34.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:41:34.086] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.094] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.102] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.109] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.116] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:41:34.123] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:41:34.130] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:41:34.138] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:41:34.144] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:41:34.152] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.159] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.166] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.173] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.180] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.187] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.194] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.201] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.208] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.215] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.222] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.229] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:41:34.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C0.dat
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C1.dat
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C2.dat
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C3.dat
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C4.dat
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C5.dat
[15:41:34.265] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C6.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C7.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C8.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C9.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C10.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C11.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C12.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C13.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C14.dat
[15:41:34.266] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C15.dat
[15:41:34.614] <TB2>     INFO: Expecting 41600 events.
[15:41:38.452] <TB2>     INFO: 41600 events read in total (3123ms).
[15:41:38.453] <TB2>     INFO: Test took 4184ms.
[15:41:39.096] <TB2>     INFO: Expecting 41600 events.
[15:41:42.911] <TB2>     INFO: 41600 events read in total (3100ms).
[15:41:42.912] <TB2>     INFO: Test took 4160ms.
[15:41:43.562] <TB2>     INFO: Expecting 41600 events.
[15:41:47.403] <TB2>     INFO: 41600 events read in total (3126ms).
[15:41:47.403] <TB2>     INFO: Test took 4186ms.
[15:41:47.703] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:47.835] <TB2>     INFO: Expecting 2560 events.
[15:41:48.795] <TB2>     INFO: 2560 events read in total (242ms).
[15:41:48.795] <TB2>     INFO: Test took 1092ms.
[15:41:48.797] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:49.305] <TB2>     INFO: Expecting 2560 events.
[15:41:50.263] <TB2>     INFO: 2560 events read in total (243ms).
[15:41:50.264] <TB2>     INFO: Test took 1467ms.
[15:41:50.269] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:50.773] <TB2>     INFO: Expecting 2560 events.
[15:41:51.727] <TB2>     INFO: 2560 events read in total (240ms).
[15:41:51.728] <TB2>     INFO: Test took 1459ms.
[15:41:51.730] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:52.236] <TB2>     INFO: Expecting 2560 events.
[15:41:53.195] <TB2>     INFO: 2560 events read in total (244ms).
[15:41:53.196] <TB2>     INFO: Test took 1466ms.
[15:41:53.197] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:53.704] <TB2>     INFO: Expecting 2560 events.
[15:41:54.662] <TB2>     INFO: 2560 events read in total (243ms).
[15:41:54.663] <TB2>     INFO: Test took 1466ms.
[15:41:54.665] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:55.171] <TB2>     INFO: Expecting 2560 events.
[15:41:56.127] <TB2>     INFO: 2560 events read in total (241ms).
[15:41:56.128] <TB2>     INFO: Test took 1464ms.
[15:41:56.130] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:56.636] <TB2>     INFO: Expecting 2560 events.
[15:41:57.594] <TB2>     INFO: 2560 events read in total (243ms).
[15:41:57.595] <TB2>     INFO: Test took 1465ms.
[15:41:57.597] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:58.102] <TB2>     INFO: Expecting 2560 events.
[15:41:59.060] <TB2>     INFO: 2560 events read in total (243ms).
[15:41:59.060] <TB2>     INFO: Test took 1463ms.
[15:41:59.063] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:59.569] <TB2>     INFO: Expecting 2560 events.
[15:42:00.528] <TB2>     INFO: 2560 events read in total (245ms).
[15:42:00.528] <TB2>     INFO: Test took 1465ms.
[15:42:00.530] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:01.036] <TB2>     INFO: Expecting 2560 events.
[15:42:01.995] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:01.995] <TB2>     INFO: Test took 1465ms.
[15:42:01.997] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:02.507] <TB2>     INFO: Expecting 2560 events.
[15:42:03.470] <TB2>     INFO: 2560 events read in total (245ms).
[15:42:03.470] <TB2>     INFO: Test took 1473ms.
[15:42:03.473] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:03.983] <TB2>     INFO: Expecting 2560 events.
[15:42:04.943] <TB2>     INFO: 2560 events read in total (245ms).
[15:42:04.944] <TB2>     INFO: Test took 1472ms.
[15:42:04.946] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:05.453] <TB2>     INFO: Expecting 2560 events.
[15:42:06.411] <TB2>     INFO: 2560 events read in total (243ms).
[15:42:06.411] <TB2>     INFO: Test took 1466ms.
[15:42:06.413] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:06.920] <TB2>     INFO: Expecting 2560 events.
[15:42:07.879] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:07.879] <TB2>     INFO: Test took 1466ms.
[15:42:07.882] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:08.388] <TB2>     INFO: Expecting 2560 events.
[15:42:09.347] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:09.348] <TB2>     INFO: Test took 1467ms.
[15:42:09.350] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:09.856] <TB2>     INFO: Expecting 2560 events.
[15:42:10.817] <TB2>     INFO: 2560 events read in total (246ms).
[15:42:10.817] <TB2>     INFO: Test took 1467ms.
[15:42:10.820] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:11.325] <TB2>     INFO: Expecting 2560 events.
[15:42:12.284] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:12.285] <TB2>     INFO: Test took 1466ms.
[15:42:12.287] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:12.793] <TB2>     INFO: Expecting 2560 events.
[15:42:13.751] <TB2>     INFO: 2560 events read in total (243ms).
[15:42:13.752] <TB2>     INFO: Test took 1465ms.
[15:42:13.756] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:14.261] <TB2>     INFO: Expecting 2560 events.
[15:42:15.218] <TB2>     INFO: 2560 events read in total (242ms).
[15:42:15.219] <TB2>     INFO: Test took 1463ms.
[15:42:15.221] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:15.727] <TB2>     INFO: Expecting 2560 events.
[15:42:16.688] <TB2>     INFO: 2560 events read in total (246ms).
[15:42:16.689] <TB2>     INFO: Test took 1469ms.
[15:42:16.692] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:17.197] <TB2>     INFO: Expecting 2560 events.
[15:42:18.158] <TB2>     INFO: 2560 events read in total (246ms).
[15:42:18.158] <TB2>     INFO: Test took 1466ms.
[15:42:18.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:18.666] <TB2>     INFO: Expecting 2560 events.
[15:42:19.624] <TB2>     INFO: 2560 events read in total (243ms).
[15:42:19.624] <TB2>     INFO: Test took 1464ms.
[15:42:19.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:20.133] <TB2>     INFO: Expecting 2560 events.
[15:42:21.093] <TB2>     INFO: 2560 events read in total (245ms).
[15:42:21.094] <TB2>     INFO: Test took 1467ms.
[15:42:21.096] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:21.602] <TB2>     INFO: Expecting 2560 events.
[15:42:22.563] <TB2>     INFO: 2560 events read in total (246ms).
[15:42:22.563] <TB2>     INFO: Test took 1467ms.
[15:42:22.567] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:23.071] <TB2>     INFO: Expecting 2560 events.
[15:42:24.030] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:24.033] <TB2>     INFO: Test took 1466ms.
[15:42:24.035] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:24.539] <TB2>     INFO: Expecting 2560 events.
[15:42:25.496] <TB2>     INFO: 2560 events read in total (242ms).
[15:42:25.496] <TB2>     INFO: Test took 1461ms.
[15:42:25.498] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:26.009] <TB2>     INFO: Expecting 2560 events.
[15:42:26.966] <TB2>     INFO: 2560 events read in total (242ms).
[15:42:26.966] <TB2>     INFO: Test took 1468ms.
[15:42:26.969] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:27.475] <TB2>     INFO: Expecting 2560 events.
[15:42:28.433] <TB2>     INFO: 2560 events read in total (242ms).
[15:42:28.434] <TB2>     INFO: Test took 1465ms.
[15:42:28.436] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:28.945] <TB2>     INFO: Expecting 2560 events.
[15:42:29.904] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:29.904] <TB2>     INFO: Test took 1469ms.
[15:42:29.906] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:30.413] <TB2>     INFO: Expecting 2560 events.
[15:42:31.369] <TB2>     INFO: 2560 events read in total (242ms).
[15:42:31.370] <TB2>     INFO: Test took 1464ms.
[15:42:31.372] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:31.878] <TB2>     INFO: Expecting 2560 events.
[15:42:32.837] <TB2>     INFO: 2560 events read in total (244ms).
[15:42:32.837] <TB2>     INFO: Test took 1465ms.
[15:42:32.840] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:33.346] <TB2>     INFO: Expecting 2560 events.
[15:42:34.305] <TB2>     INFO: 2560 events read in total (245ms).
[15:42:34.305] <TB2>     INFO: Test took 1466ms.
[15:42:35.330] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:42:35.330] <TB2>     INFO: PH scale (per ROC):    82  68  71  74  79  70  69  76  60  74  74  79  66  74  80  74
[15:42:35.330] <TB2>     INFO: PH offset (per ROC):  181 177 175 176 190 186 180 174 193 172 173 170 184 176 190 186
[15:42:35.507] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:42:35.511] <TB2>     INFO: ######################################################################
[15:42:35.511] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:42:35.511] <TB2>     INFO: ######################################################################
[15:42:35.511] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:42:35.544] <TB2>     INFO: scanning low vcal = 10
[15:42:35.887] <TB2>     INFO: Expecting 41600 events.
[15:42:39.605] <TB2>     INFO: 41600 events read in total (3003ms).
[15:42:39.605] <TB2>     INFO: Test took 4061ms.
[15:42:39.607] <TB2>     INFO: scanning low vcal = 20
[15:42:40.113] <TB2>     INFO: Expecting 41600 events.
[15:42:43.885] <TB2>     INFO: 41600 events read in total (3057ms).
[15:42:43.885] <TB2>     INFO: Test took 4278ms.
[15:42:43.889] <TB2>     INFO: scanning low vcal = 30
[15:42:44.394] <TB2>     INFO: Expecting 41600 events.
[15:42:48.166] <TB2>     INFO: 41600 events read in total (3057ms).
[15:42:48.167] <TB2>     INFO: Test took 4278ms.
[15:42:48.188] <TB2>     INFO: scanning low vcal = 40
[15:42:48.659] <TB2>     INFO: Expecting 41600 events.
[15:42:52.902] <TB2>     INFO: 41600 events read in total (3528ms).
[15:42:52.903] <TB2>     INFO: Test took 4715ms.
[15:42:52.906] <TB2>     INFO: scanning low vcal = 50
[15:42:53.325] <TB2>     INFO: Expecting 41600 events.
[15:42:57.584] <TB2>     INFO: 41600 events read in total (3544ms).
[15:42:57.585] <TB2>     INFO: Test took 4679ms.
[15:42:57.588] <TB2>     INFO: scanning low vcal = 60
[15:42:58.005] <TB2>     INFO: Expecting 41600 events.
[15:43:02.280] <TB2>     INFO: 41600 events read in total (3560ms).
[15:43:02.281] <TB2>     INFO: Test took 4693ms.
[15:43:02.284] <TB2>     INFO: scanning low vcal = 70
[15:43:02.703] <TB2>     INFO: Expecting 41600 events.
[15:43:06.996] <TB2>     INFO: 41600 events read in total (3578ms).
[15:43:06.998] <TB2>     INFO: Test took 4714ms.
[15:43:06.001] <TB2>     INFO: scanning low vcal = 80
[15:43:07.418] <TB2>     INFO: Expecting 41600 events.
[15:43:11.699] <TB2>     INFO: 41600 events read in total (3566ms).
[15:43:11.700] <TB2>     INFO: Test took 4699ms.
[15:43:11.702] <TB2>     INFO: scanning low vcal = 90
[15:43:12.118] <TB2>     INFO: Expecting 41600 events.
[15:43:16.391] <TB2>     INFO: 41600 events read in total (3558ms).
[15:43:16.391] <TB2>     INFO: Test took 4688ms.
[15:43:16.395] <TB2>     INFO: scanning low vcal = 100
[15:43:16.812] <TB2>     INFO: Expecting 41600 events.
[15:43:21.206] <TB2>     INFO: 41600 events read in total (3679ms).
[15:43:21.207] <TB2>     INFO: Test took 4812ms.
[15:43:21.210] <TB2>     INFO: scanning low vcal = 110
[15:43:21.629] <TB2>     INFO: Expecting 41600 events.
[15:43:25.893] <TB2>     INFO: 41600 events read in total (3549ms).
[15:43:25.893] <TB2>     INFO: Test took 4683ms.
[15:43:25.897] <TB2>     INFO: scanning low vcal = 120
[15:43:26.315] <TB2>     INFO: Expecting 41600 events.
[15:43:30.597] <TB2>     INFO: 41600 events read in total (3567ms).
[15:43:30.597] <TB2>     INFO: Test took 4700ms.
[15:43:30.600] <TB2>     INFO: scanning low vcal = 130
[15:43:31.018] <TB2>     INFO: Expecting 41600 events.
[15:43:35.305] <TB2>     INFO: 41600 events read in total (3573ms).
[15:43:35.306] <TB2>     INFO: Test took 4706ms.
[15:43:35.310] <TB2>     INFO: scanning low vcal = 140
[15:43:35.728] <TB2>     INFO: Expecting 41600 events.
[15:43:40.007] <TB2>     INFO: 41600 events read in total (3564ms).
[15:43:40.008] <TB2>     INFO: Test took 4698ms.
[15:43:40.011] <TB2>     INFO: scanning low vcal = 150
[15:43:40.427] <TB2>     INFO: Expecting 41600 events.
[15:43:44.710] <TB2>     INFO: 41600 events read in total (3568ms).
[15:43:44.711] <TB2>     INFO: Test took 4700ms.
[15:43:44.713] <TB2>     INFO: scanning low vcal = 160
[15:43:45.128] <TB2>     INFO: Expecting 41600 events.
[15:43:49.398] <TB2>     INFO: 41600 events read in total (3555ms).
[15:43:49.398] <TB2>     INFO: Test took 4684ms.
[15:43:49.402] <TB2>     INFO: scanning low vcal = 170
[15:43:49.819] <TB2>     INFO: Expecting 41600 events.
[15:43:54.085] <TB2>     INFO: 41600 events read in total (3551ms).
[15:43:54.086] <TB2>     INFO: Test took 4684ms.
[15:43:54.091] <TB2>     INFO: scanning low vcal = 180
[15:43:54.509] <TB2>     INFO: Expecting 41600 events.
[15:43:58.790] <TB2>     INFO: 41600 events read in total (3566ms).
[15:43:58.790] <TB2>     INFO: Test took 4699ms.
[15:43:58.793] <TB2>     INFO: scanning low vcal = 190
[15:43:59.210] <TB2>     INFO: Expecting 41600 events.
[15:44:03.490] <TB2>     INFO: 41600 events read in total (3566ms).
[15:44:03.491] <TB2>     INFO: Test took 4698ms.
[15:44:03.495] <TB2>     INFO: scanning low vcal = 200
[15:44:03.911] <TB2>     INFO: Expecting 41600 events.
[15:44:08.173] <TB2>     INFO: 41600 events read in total (3547ms).
[15:44:08.174] <TB2>     INFO: Test took 4679ms.
[15:44:08.177] <TB2>     INFO: scanning low vcal = 210
[15:44:08.594] <TB2>     INFO: Expecting 41600 events.
[15:44:12.861] <TB2>     INFO: 41600 events read in total (3552ms).
[15:44:12.862] <TB2>     INFO: Test took 4685ms.
[15:44:12.865] <TB2>     INFO: scanning low vcal = 220
[15:44:13.282] <TB2>     INFO: Expecting 41600 events.
[15:44:17.563] <TB2>     INFO: 41600 events read in total (3566ms).
[15:44:17.563] <TB2>     INFO: Test took 4698ms.
[15:44:17.567] <TB2>     INFO: scanning low vcal = 230
[15:44:17.983] <TB2>     INFO: Expecting 41600 events.
[15:44:22.247] <TB2>     INFO: 41600 events read in total (3549ms).
[15:44:22.248] <TB2>     INFO: Test took 4681ms.
[15:44:22.251] <TB2>     INFO: scanning low vcal = 240
[15:44:22.665] <TB2>     INFO: Expecting 41600 events.
[15:44:26.948] <TB2>     INFO: 41600 events read in total (3567ms).
[15:44:26.948] <TB2>     INFO: Test took 4697ms.
[15:44:26.951] <TB2>     INFO: scanning low vcal = 250
[15:44:27.368] <TB2>     INFO: Expecting 41600 events.
[15:44:31.642] <TB2>     INFO: 41600 events read in total (3559ms).
[15:44:31.643] <TB2>     INFO: Test took 4692ms.
[15:44:31.647] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:44:32.061] <TB2>     INFO: Expecting 41600 events.
[15:44:36.313] <TB2>     INFO: 41600 events read in total (3537ms).
[15:44:36.314] <TB2>     INFO: Test took 4667ms.
[15:44:36.317] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:44:36.736] <TB2>     INFO: Expecting 41600 events.
[15:44:41.010] <TB2>     INFO: 41600 events read in total (3558ms).
[15:44:41.011] <TB2>     INFO: Test took 4694ms.
[15:44:41.014] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:44:41.431] <TB2>     INFO: Expecting 41600 events.
[15:44:45.696] <TB2>     INFO: 41600 events read in total (3550ms).
[15:44:45.696] <TB2>     INFO: Test took 4682ms.
[15:44:45.700] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:44:46.117] <TB2>     INFO: Expecting 41600 events.
[15:44:50.410] <TB2>     INFO: 41600 events read in total (3577ms).
[15:44:50.411] <TB2>     INFO: Test took 4711ms.
[15:44:50.415] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:44:50.831] <TB2>     INFO: Expecting 41600 events.
[15:44:55.102] <TB2>     INFO: 41600 events read in total (3556ms).
[15:44:55.102] <TB2>     INFO: Test took 4687ms.
[15:44:55.648] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:44:55.664] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:44:55.664] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:44:55.664] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:44:55.664] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:44:55.665] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:44:55.665] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:44:55.665] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:44:55.665] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:44:55.665] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:44:55.666] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:45:34.015] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:45:34.016] <TB2>     INFO: non-linearity mean:  0.951 0.960 0.957 0.966 0.958 0.962 0.957 0.952 0.955 0.957 0.954 0.954 0.947 0.960 0.954 0.956
[15:45:34.016] <TB2>     INFO: non-linearity RMS:   0.007 0.005 0.007 0.004 0.007 0.008 0.008 0.010 0.011 0.007 0.007 0.006 0.009 0.005 0.006 0.008
[15:45:34.016] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:45:34.038] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:45:34.060] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:45:34.083] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:45:34.105] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:45:34.128] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:45:34.150] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:45:34.172] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:45:34.195] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:45:34.217] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:45:34.239] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:45:34.261] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:45:34.284] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:45:34.306] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:45:34.328] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:45:34.351] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-30_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:45:34.373] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:45:34.373] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:45:34.381] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:45:34.381] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:45:34.384] <TB2>     INFO: ######################################################################
[15:45:34.384] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:45:34.384] <TB2>     INFO: ######################################################################
[15:45:34.386] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:45:34.398] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:45:34.398] <TB2>     INFO:     run 1 of 1
[15:45:34.398] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:34.741] <TB2>     INFO: Expecting 3120000 events.
[15:46:25.967] <TB2>     INFO: 1301965 events read in total (50511ms).
[15:47:16.375] <TB2>     INFO: 2601435 events read in total (100919ms).
[15:47:36.666] <TB2>     INFO: 3120000 events read in total (121210ms).
[15:47:36.710] <TB2>     INFO: Test took 122312ms.
[15:47:36.783] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:36.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:38.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:39.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:41.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:42.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:43.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:45.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:46.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:48.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:49.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:50.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:52.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:53.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:55.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:56.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:57.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:59.387] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304795648
[15:47:59.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:47:59.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3114, RMS = 1.10148
[15:47:59.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:47:59.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:47:59.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.526, RMS = 1.3889
[15:47:59.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:47:59.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:47:59.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7246, RMS = 1.67713
[15:47:59.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:47:59.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:47:59.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3783, RMS = 2.31193
[15:47:59.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:47:59.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:47:59.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7231, RMS = 1.78615
[15:47:59.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:47:59.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:47:59.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5195, RMS = 2.10699
[15:47:59.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:47:59.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:47:59.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4599, RMS = 1.55866
[15:47:59.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:47:59.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:47:59.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1234, RMS = 1.56315
[15:47:59.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:47:59.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:47:59.544] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0953, RMS = 1.31539
[15:47:59.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:47:59.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:47:59.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1501, RMS = 1.68807
[15:47:59.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:47:59.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:47:59.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2859, RMS = 1.40908
[15:47:59.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:47:59.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:47:59.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4683, RMS = 1.81078
[15:47:59.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:47:59.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:47:59.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2923, RMS = 1.48287
[15:47:59.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:47:59.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:47:59.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3629, RMS = 1.46686
[15:47:59.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:47:59.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:47:59.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7941, RMS = 1.80811
[15:47:59.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:47:59.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:47:59.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3834, RMS = 1.75166
[15:47:59.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:47:59.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:47:59.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6653, RMS = 1.74936
[15:47:59.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:47:59.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:47:59.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2949, RMS = 1.72299
[15:47:59.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:47:59.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:47:59.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5351, RMS = 1.90769
[15:47:59.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:47:59.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:47:59.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1762, RMS = 1.68136
[15:47:59.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:47:59.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:47:59.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1326, RMS = 1.50186
[15:47:59.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:47:59.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:47:59.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5449, RMS = 1.514
[15:47:59.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:47:59.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:47:59.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.901, RMS = 1.92731
[15:47:59.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[15:47:59.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:47:59.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.8105, RMS = 2.49818
[15:47:59.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:47:59.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:47:59.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.1284, RMS = 2.08517
[15:47:59.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:47:59.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:47:59.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.2396, RMS = 2.05896
[15:47:59.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:47:59.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:47:59.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0692, RMS = 2.12226
[15:47:59.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:47:59.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:47:59.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6116, RMS = 1.79966
[15:47:59.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:47:59.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:47:59.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8903, RMS = 1.6202
[15:47:59.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:47:59.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:47:59.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.5403, RMS = 1.72576
[15:47:59.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:47:59.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:47:59.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0511, RMS = 1.63724
[15:47:59.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:47:59.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:47:59.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3136, RMS = 1.89083
[15:47:59.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:47:59.561] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:47:59.561] <TB2>     INFO: number of dead bumps (per ROC):     0    0    1    0    1    7   29  121   92   27   12    0    1    0    0    0
[15:47:59.561] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:48:00.092] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:48:00.092] <TB2>     INFO: enter test to run
[15:48:00.092] <TB2>     INFO:   test:  no parameter change
[15:48:00.093] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:48:00.095] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[15:48:00.095] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 22.0 C
[15:48:00.095] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:48:01.538] <TB2>    QUIET: Connection to board 141 closed.
[15:48:01.539] <TB2>     INFO: pXar: this is the end, my friend
[15:48:01.539] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
