/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:24 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_UPG_AUX_AON_INTR2_H__
#define BCHP_UPG_AUX_AON_INTR2_H__

/***************************************************************************
 *UPG_AUX_AON_INTR2 - UPG AUX AON Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_UPG_AUX_AON_INTR2_CPU_STATUS        0x20417400 /* [RO][32] CPU interrupt Status Register */
#define BCHP_UPG_AUX_AON_INTR2_CPU_SET           0x20417404 /* [WO][32] CPU interrupt Set Register */
#define BCHP_UPG_AUX_AON_INTR2_CPU_CLEAR         0x20417408 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS   0x2041740c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_SET      0x20417410 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_CLEAR    0x20417414 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_UPG_AUX_AON_INTR2_PCI_STATUS        0x20417418 /* [RO][32] PCI interrupt Status Register */
#define BCHP_UPG_AUX_AON_INTR2_PCI_SET           0x2041741c /* [WO][32] PCI interrupt Set Register */
#define BCHP_UPG_AUX_AON_INTR2_PCI_CLEAR         0x20417420 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS   0x20417424 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_SET      0x20417428 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_CLEAR    0x2041742c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: CPU_STATUS :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_STATUS_reserved0_MASK           0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_CPU_STATUS_reserved0_SHIFT          1

/* UPG_AUX_AON_INTR2 :: CPU_STATUS :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_MASK    0x00000001
#define BCHP_UPG_AUX_AON_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_SHIFT   0
#define BCHP_UPG_AUX_AON_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: CPU_SET :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_SET_reserved0_MASK              0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_CPU_SET_reserved0_SHIFT             1

/* UPG_AUX_AON_INTR2 :: CPU_SET :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_SET_WKTMR_ALARM_INTR_MASK       0x00000001
#define BCHP_UPG_AUX_AON_INTR2_CPU_SET_WKTMR_ALARM_INTR_SHIFT      0
#define BCHP_UPG_AUX_AON_INTR2_CPU_SET_WKTMR_ALARM_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: CPU_CLEAR :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_CLEAR_reserved0_MASK            0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_CPU_CLEAR_reserved0_SHIFT           1

/* UPG_AUX_AON_INTR2 :: CPU_CLEAR :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_MASK     0x00000001
#define BCHP_UPG_AUX_AON_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_SHIFT    0
#define BCHP_UPG_AUX_AON_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_DEFAULT  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS_reserved0_SHIFT     1

/* UPG_AUX_AON_INTR2 :: CPU_MASK_STATUS :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_MASK 0x00000001
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_SHIFT 0
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: CPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_SET_reserved0_MASK         0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_SET_reserved0_SHIFT        1

/* UPG_AUX_AON_INTR2 :: CPU_MASK_SET :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_MASK  0x00000001
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_SHIFT 0
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_CLEAR_reserved0_MASK       0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT      1

/* UPG_AUX_AON_INTR2 :: CPU_MASK_CLEAR :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_MASK 0x00000001
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_SHIFT 0
#define BCHP_UPG_AUX_AON_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: PCI_STATUS :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_STATUS_reserved0_MASK           0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_PCI_STATUS_reserved0_SHIFT          1

/* UPG_AUX_AON_INTR2 :: PCI_STATUS :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_MASK    0x00000001
#define BCHP_UPG_AUX_AON_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_SHIFT   0
#define BCHP_UPG_AUX_AON_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: PCI_SET :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_SET_reserved0_MASK              0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_PCI_SET_reserved0_SHIFT             1

/* UPG_AUX_AON_INTR2 :: PCI_SET :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_SET_WKTMR_ALARM_INTR_MASK       0x00000001
#define BCHP_UPG_AUX_AON_INTR2_PCI_SET_WKTMR_ALARM_INTR_SHIFT      0
#define BCHP_UPG_AUX_AON_INTR2_PCI_SET_WKTMR_ALARM_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: PCI_CLEAR :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_CLEAR_reserved0_MASK            0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_PCI_CLEAR_reserved0_SHIFT           1

/* UPG_AUX_AON_INTR2 :: PCI_CLEAR :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_MASK     0x00000001
#define BCHP_UPG_AUX_AON_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_SHIFT    0
#define BCHP_UPG_AUX_AON_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS_reserved0_SHIFT     1

/* UPG_AUX_AON_INTR2 :: PCI_MASK_STATUS :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_MASK 0x00000001
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_SHIFT 0
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: PCI_MASK_SET :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_SET_reserved0_MASK         0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_SET_reserved0_SHIFT        1

/* UPG_AUX_AON_INTR2 :: PCI_MASK_SET :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_MASK  0x00000001
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_SHIFT 0
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_AON_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_CLEAR_reserved0_MASK       0xfffffffe
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT      1

/* UPG_AUX_AON_INTR2 :: PCI_MASK_CLEAR :: WKTMR_ALARM_INTR [00:00] */
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_MASK 0x00000001
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_SHIFT 0
#define BCHP_UPG_AUX_AON_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_UPG_AUX_AON_INTR2_H__ */

/* End of File */
