Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 13550 ns : File "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/Verilog/t_axi4_master.v" Line 200
$finish called at time : 13550 ns : File "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/Verilog/t_axi4_master.v" Line 200
