$date
	Sun Oct 23 04:45:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#816373
b10110 !
1"
#816374
b10110 &
b10110 %
1$
#816375
0"
#816378
b1011 &
b1011 %
#816382
b100010 &
b100010 %
#816386
b10001 &
b10001 %
#816390
b110100 &
b110100 %
#816394
b11010 &
b11010 %
#816398
b1101 &
b1101 %
#816402
b101000 &
b101000 %
#816406
b10100 &
b10100 %
#816410
b1010 &
b1010 %
#816414
b101 &
b101 %
#816418
b10000 &
b10000 %
#816422
b1000 &
b1000 %
#816426
b100 &
b100 %
#816430
b10 &
b10 %
#816434
b1 &
b1 %
1#
#816438
b0 &
0#
b0 %
0$
#1841163
b1100 !
1"
#1841166
b1100 &
b1100 %
1$
#1841167
0"
#1841170
b110 &
b110 %
#1841174
b11 &
b11 %
#1841178
b1010 &
b1010 %
#1841182
b101 &
b101 %
#1841186
b10000 &
b10000 %
#1841190
b1000 &
b1000 %
#1841194
b100 &
b100 %
#1841198
b10 &
b10 %
#1841202
b1 &
b1 %
1#
#1841206
b0 &
0#
b0 %
0$
#2843347
b100 !
1"
#2843350
b100 &
b100 %
1$
#2843351
0"
#2843354
b10 &
b10 %
#2843358
b1 &
1#
b1 %
#2843362
b0 &
b0 %
0#
0$
#4500012
