<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adab5c84300b81f6251e6d6591ade513c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af24676bba22f4f9041c5d4705dc760c2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a654d6d5c5161c9433b7b0cfef7d44d66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a654d6d5c5161c9433b7b0cfef7d44d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24676bba22f4f9041c5d4705dc760c2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af24676bba22f4f9041c5d4705dc760c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab5c84300b81f6251e6d6591ade513c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a></td></tr>
<tr class="separator:adab5c84300b81f6251e6d6591ade513c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abd8d9acac7ed094bb829585096636b44"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a753f93ef9dc9809a020aeb5c43e1e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a753f93ef9dc9809a020aeb5c43e1e9d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a753f93ef9dc9809a020aeb5c43e1e9d1">More...</a><br /></td></tr>
<tr class="separator:a753f93ef9dc9809a020aeb5c43e1e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc540088a918993bd630dde54c055e89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:acc540088a918993bd630dde54c055e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#acc540088a918993bd630dde54c055e89">More...</a><br /></td></tr>
<tr class="separator:acc540088a918993bd630dde54c055e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4f17589e42c071e75f55252523ba0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:ada4f17589e42c071e75f55252523ba0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#ada4f17589e42c071e75f55252523ba0f">More...</a><br /></td></tr>
<tr class="separator:ada4f17589e42c071e75f55252523ba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cdcb56882dd1ece53389b35b2c83b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:af0cdcb56882dd1ece53389b35b2c83b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#af0cdcb56882dd1ece53389b35b2c83b7">More...</a><br /></td></tr>
<tr class="separator:af0cdcb56882dd1ece53389b35b2c83b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29f443ab18d62a02937da6902c60f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ac29f443ab18d62a02937da6902c60f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#ac29f443ab18d62a02937da6902c60f1c">More...</a><br /></td></tr>
<tr class="separator:ac29f443ab18d62a02937da6902c60f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8cfc23a32956384b71f385ba437292"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:adb8cfc23a32956384b71f385ba437292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#adb8cfc23a32956384b71f385ba437292">More...</a><br /></td></tr>
<tr class="separator:adb8cfc23a32956384b71f385ba437292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2498fd73f786ba021be3375bf8ebd06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:ac2498fd73f786ba021be3375bf8ebd06"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#ac2498fd73f786ba021be3375bf8ebd06">More...</a><br /></td></tr>
<tr class="separator:ac2498fd73f786ba021be3375bf8ebd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2f0eb378f61c11233d1ac9c17054d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a2f2f0eb378f61c11233d1ac9c17054d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a2f2f0eb378f61c11233d1ac9c17054d1">More...</a><br /></td></tr>
<tr class="separator:a2f2f0eb378f61c11233d1ac9c17054d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790e1d175991da8ef832cc618e2db40d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a790e1d175991da8ef832cc618e2db40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a790e1d175991da8ef832cc618e2db40d">More...</a><br /></td></tr>
<tr class="separator:a790e1d175991da8ef832cc618e2db40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd732f63a8bd5bd90cb61fe03abbf490"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:abd732f63a8bd5bd90cb61fe03abbf490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#abd732f63a8bd5bd90cb61fe03abbf490">More...</a><br /></td></tr>
<tr class="separator:abd732f63a8bd5bd90cb61fe03abbf490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6e2191d35e3ef784b25258299f170e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a3d6e2191d35e3ef784b25258299f170e"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a3d6e2191d35e3ef784b25258299f170e">More...</a><br /></td></tr>
<tr class="separator:a3d6e2191d35e3ef784b25258299f170e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad216984b8c1454040fada481d73f193e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:ad216984b8c1454040fada481d73f193e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#ad216984b8c1454040fada481d73f193e">More...</a><br /></td></tr>
<tr class="separator:ad216984b8c1454040fada481d73f193e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62135ba2a0708d70da970ddccb678438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a62135ba2a0708d70da970ddccb678438"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a62135ba2a0708d70da970ddccb678438">More...</a><br /></td></tr>
<tr class="separator:a62135ba2a0708d70da970ddccb678438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c959ac34324baa5b60d1793e1363e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a6c959ac34324baa5b60d1793e1363e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a6c959ac34324baa5b60d1793e1363e77">More...</a><br /></td></tr>
<tr class="separator:a6c959ac34324baa5b60d1793e1363e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e63665ff3bc8220c60a7c3dd498bf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a82e63665ff3bc8220c60a7c3dd498bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a82e63665ff3bc8220c60a7c3dd498bf4">More...</a><br /></td></tr>
<tr class="separator:a82e63665ff3bc8220c60a7c3dd498bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cda1a7da03bce1bc755ac58e23c79c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a4cda1a7da03bce1bc755ac58e23c79c7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a4cda1a7da03bce1bc755ac58e23c79c7">More...</a><br /></td></tr>
<tr class="separator:a4cda1a7da03bce1bc755ac58e23c79c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89680d2d2a1e50c4ad60b4e86ad3c4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:af89680d2d2a1e50c4ad60b4e86ad3c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#af89680d2d2a1e50c4ad60b4e86ad3c4c">More...</a><br /></td></tr>
<tr class="separator:af89680d2d2a1e50c4ad60b4e86ad3c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b67b8f881d820b17470cf59ca827c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:aa4b67b8f881d820b17470cf59ca827c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#aa4b67b8f881d820b17470cf59ca827c9">More...</a><br /></td></tr>
<tr class="separator:aa4b67b8f881d820b17470cf59ca827c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60da2fb83de4e6c8289d201f0816ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:ad60da2fb83de4e6c8289d201f0816ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#ad60da2fb83de4e6c8289d201f0816ef3">More...</a><br /></td></tr>
<tr class="separator:ad60da2fb83de4e6c8289d201f0816ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e45254ed5684dfda1bc7f951a69adb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a44e45254ed5684dfda1bc7f951a69adb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a44e45254ed5684dfda1bc7f951a69adb">More...</a><br /></td></tr>
<tr class="separator:a44e45254ed5684dfda1bc7f951a69adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a98116ab999acf78f3a01e8baef498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a84a98116ab999acf78f3a01e8baef498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a84a98116ab999acf78f3a01e8baef498">More...</a><br /></td></tr>
<tr class="separator:a84a98116ab999acf78f3a01e8baef498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b39502ce29f619c8f764afd79f61a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a69b39502ce29f619c8f764afd79f61a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a69b39502ce29f619c8f764afd79f61a9">More...</a><br /></td></tr>
<tr class="separator:a69b39502ce29f619c8f764afd79f61a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4091c28aa8a305314c050f65dc7d24de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a4091c28aa8a305314c050f65dc7d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a4091c28aa8a305314c050f65dc7d24de">More...</a><br /></td></tr>
<tr class="separator:a4091c28aa8a305314c050f65dc7d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3989b905e229b3bde7f92b320600a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:aae3989b905e229b3bde7f92b320600a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#aae3989b905e229b3bde7f92b320600a1">More...</a><br /></td></tr>
<tr class="separator:aae3989b905e229b3bde7f92b320600a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e98797b5a14544a933eace66bdda824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a9e98797b5a14544a933eace66bdda824"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a9e98797b5a14544a933eace66bdda824">More...</a><br /></td></tr>
<tr class="separator:a9e98797b5a14544a933eace66bdda824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9210109b33f4970a71809f84dcfedd4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a9210109b33f4970a71809f84dcfedd4a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a9210109b33f4970a71809f84dcfedd4a">More...</a><br /></td></tr>
<tr class="separator:a9210109b33f4970a71809f84dcfedd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7aac4b089f5010b12414a647b1119e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:aa7aac4b089f5010b12414a647b1119e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#aa7aac4b089f5010b12414a647b1119e3">More...</a><br /></td></tr>
<tr class="separator:aa7aac4b089f5010b12414a647b1119e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed30071f33254dd80a1c85f2f577b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a5ed30071f33254dd80a1c85f2f577b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a5ed30071f33254dd80a1c85f2f577b65">More...</a><br /></td></tr>
<tr class="separator:a5ed30071f33254dd80a1c85f2f577b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ff826fda39b8ba6886509540c4d2fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:aa1ff826fda39b8ba6886509540c4d2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#aa1ff826fda39b8ba6886509540c4d2fe">More...</a><br /></td></tr>
<tr class="separator:aa1ff826fda39b8ba6886509540c4d2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9039ab082e68fd76f0302da0e0e1d0dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a9039ab082e68fd76f0302da0e0e1d0dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a9039ab082e68fd76f0302da0e0e1d0dd">More...</a><br /></td></tr>
<tr class="separator:a9039ab082e68fd76f0302da0e0e1d0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a52516d490c783a22216b90462901e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a48a52516d490c783a22216b90462901e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#a48a52516d490c783a22216b90462901e">More...</a><br /></td></tr>
<tr class="separator:a48a52516d490c783a22216b90462901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9435cc2ed432bbc1221c949a6bf889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:adb9435cc2ed432bbc1221c949a6bf889"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d7/d8c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d218.html#adb9435cc2ed432bbc1221c949a6bf889">More...</a><br /></td></tr>
<tr class="separator:adb9435cc2ed432bbc1221c949a6bf889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8d9acac7ed094bb829585096636b44"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abd8d9acac7ed094bb829585096636b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99754f19eaf2764147fdcd9e657523d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a99754f19eaf2764147fdcd9e657523d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a></td></tr>
<tr class="separator:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed5be53adec0dc5302f430a73461"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a12750ac158c6cf012f632df3041fcdaf"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad519cd071aea8ec64bb90d8abb64c7fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:ad519cd071aea8ec64bb90d8abb64c7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#ad519cd071aea8ec64bb90d8abb64c7fd">More...</a><br /></td></tr>
<tr class="separator:ad519cd071aea8ec64bb90d8abb64c7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793584a8e27c705fef4751d6c36918e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a793584a8e27c705fef4751d6c36918e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a793584a8e27c705fef4751d6c36918e0">More...</a><br /></td></tr>
<tr class="separator:a793584a8e27c705fef4751d6c36918e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b9330ccfe6eab965437a4c04adb56a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:ac7b9330ccfe6eab965437a4c04adb56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#ac7b9330ccfe6eab965437a4c04adb56a">More...</a><br /></td></tr>
<tr class="separator:ac7b9330ccfe6eab965437a4c04adb56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444062d47cf343459904605496c5765a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a444062d47cf343459904605496c5765a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a444062d47cf343459904605496c5765a">More...</a><br /></td></tr>
<tr class="separator:a444062d47cf343459904605496c5765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100c6453c9bd91e10554038322284257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a100c6453c9bd91e10554038322284257"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a100c6453c9bd91e10554038322284257">More...</a><br /></td></tr>
<tr class="separator:a100c6453c9bd91e10554038322284257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22979912e57333ab16aa2223944b5347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a22979912e57333ab16aa2223944b5347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a22979912e57333ab16aa2223944b5347">More...</a><br /></td></tr>
<tr class="separator:a22979912e57333ab16aa2223944b5347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9564f630df8df1b409743cd913f4e35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ad9564f630df8df1b409743cd913f4e35"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#ad9564f630df8df1b409743cd913f4e35">More...</a><br /></td></tr>
<tr class="separator:ad9564f630df8df1b409743cd913f4e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c0f168244e5cccd4ef8510e2102041"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a30c0f168244e5cccd4ef8510e2102041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a30c0f168244e5cccd4ef8510e2102041">More...</a><br /></td></tr>
<tr class="separator:a30c0f168244e5cccd4ef8510e2102041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab719097a11a4991ff56aaecd9c0efa81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:ab719097a11a4991ff56aaecd9c0efa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#ab719097a11a4991ff56aaecd9c0efa81">More...</a><br /></td></tr>
<tr class="separator:ab719097a11a4991ff56aaecd9c0efa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e01d3ca833a0ec46982c067a02b453"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a06e01d3ca833a0ec46982c067a02b453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a06e01d3ca833a0ec46982c067a02b453">More...</a><br /></td></tr>
<tr class="separator:a06e01d3ca833a0ec46982c067a02b453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba4811f218f38bfbfd03476c3f67d1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a3ba4811f218f38bfbfd03476c3f67d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a3ba4811f218f38bfbfd03476c3f67d1f">More...</a><br /></td></tr>
<tr class="separator:a3ba4811f218f38bfbfd03476c3f67d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0215b4d92fbea1d2df29c8d440f04e69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a0215b4d92fbea1d2df29c8d440f04e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a0215b4d92fbea1d2df29c8d440f04e69">More...</a><br /></td></tr>
<tr class="separator:a0215b4d92fbea1d2df29c8d440f04e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe763c4cd4fef9fbcc6451731408c60d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:abe763c4cd4fef9fbcc6451731408c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#abe763c4cd4fef9fbcc6451731408c60d">More...</a><br /></td></tr>
<tr class="separator:abe763c4cd4fef9fbcc6451731408c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2221185dced404324692524f87f24a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a6c2221185dced404324692524f87f24a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a6c2221185dced404324692524f87f24a">More...</a><br /></td></tr>
<tr class="separator:a6c2221185dced404324692524f87f24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d42db1b1b31d21c69a42ef63b5c17e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a95d42db1b1b31d21c69a42ef63b5c17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a95d42db1b1b31d21c69a42ef63b5c17e">More...</a><br /></td></tr>
<tr class="separator:a95d42db1b1b31d21c69a42ef63b5c17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82de37163bd7f07abb8c719f8f69fcef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a82de37163bd7f07abb8c719f8f69fcef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a82de37163bd7f07abb8c719f8f69fcef">More...</a><br /></td></tr>
<tr class="separator:a82de37163bd7f07abb8c719f8f69fcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40527b72f32d8e87ec3008221d1227f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a40527b72f32d8e87ec3008221d1227f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a40527b72f32d8e87ec3008221d1227f4">More...</a><br /></td></tr>
<tr class="separator:a40527b72f32d8e87ec3008221d1227f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ed27a35e0a5ec8dc877c34cb548f75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:ac8ed27a35e0a5ec8dc877c34cb548f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#ac8ed27a35e0a5ec8dc877c34cb548f75">More...</a><br /></td></tr>
<tr class="separator:ac8ed27a35e0a5ec8dc877c34cb548f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd5c3caa2591e3847eadaa4458664941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:acd5c3caa2591e3847eadaa4458664941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#acd5c3caa2591e3847eadaa4458664941">More...</a><br /></td></tr>
<tr class="separator:acd5c3caa2591e3847eadaa4458664941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74724e3791672f290effb64338d3e7eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a74724e3791672f290effb64338d3e7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a74724e3791672f290effb64338d3e7eb">More...</a><br /></td></tr>
<tr class="separator:a74724e3791672f290effb64338d3e7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7214328de22c69de0280325c3ee849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:aaa7214328de22c69de0280325c3ee849"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#aaa7214328de22c69de0280325c3ee849">More...</a><br /></td></tr>
<tr class="separator:aaa7214328de22c69de0280325c3ee849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4b8fea0c2f6121c0a419d6c423dca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a7f4b8fea0c2f6121c0a419d6c423dca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a7f4b8fea0c2f6121c0a419d6c423dca9">More...</a><br /></td></tr>
<tr class="separator:a7f4b8fea0c2f6121c0a419d6c423dca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb047f0532af2d976badf4635c2933b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:aeb047f0532af2d976badf4635c2933b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#aeb047f0532af2d976badf4635c2933b3">More...</a><br /></td></tr>
<tr class="separator:aeb047f0532af2d976badf4635c2933b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73b2dfc550c557f8280ec3b41cf4546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:af73b2dfc550c557f8280ec3b41cf4546"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#af73b2dfc550c557f8280ec3b41cf4546">More...</a><br /></td></tr>
<tr class="separator:af73b2dfc550c557f8280ec3b41cf4546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766733629aaf8bb1d4a708464550871f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a766733629aaf8bb1d4a708464550871f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a766733629aaf8bb1d4a708464550871f">More...</a><br /></td></tr>
<tr class="separator:a766733629aaf8bb1d4a708464550871f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ad37d78cf3f2f99a1418328daf968c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a40ad37d78cf3f2f99a1418328daf968c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a40ad37d78cf3f2f99a1418328daf968c">More...</a><br /></td></tr>
<tr class="separator:a40ad37d78cf3f2f99a1418328daf968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217e765af234d541fdbd5744abf75b70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a217e765af234d541fdbd5744abf75b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d6/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d234.html#a217e765af234d541fdbd5744abf75b70">More...</a><br /></td></tr>
<tr class="separator:a217e765af234d541fdbd5744abf75b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12750ac158c6cf012f632df3041fcdaf"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a12750ac158c6cf012f632df3041fcdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9c33071417f28b6da56b4339ac39a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5d9c33071417f28b6da56b4339ac39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed5be53adec0dc5302f430a73461"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a></td></tr>
<tr class="separator:a6e18ed5be53adec0dc5302f430a73461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd8b0136b96af60cb5ca1e115021fd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5cb43981b6ea5d079bcad0802af6a3fc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04b4175fd63967d7318f4c4adfdfc258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a04b4175fd63967d7318f4c4adfdfc258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a04b4175fd63967d7318f4c4adfdfc258">More...</a><br /></td></tr>
<tr class="separator:a04b4175fd63967d7318f4c4adfdfc258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae539396764aed05798ea260919bb0479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ae539396764aed05798ea260919bb0479"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ae539396764aed05798ea260919bb0479">More...</a><br /></td></tr>
<tr class="separator:ae539396764aed05798ea260919bb0479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623f26f98b8540658e3f8fb762e9df0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a623f26f98b8540658e3f8fb762e9df0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a623f26f98b8540658e3f8fb762e9df0a">More...</a><br /></td></tr>
<tr class="separator:a623f26f98b8540658e3f8fb762e9df0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a79f57ca537d7ff25f2ccf80b20a62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ab9a79f57ca537d7ff25f2ccf80b20a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ab9a79f57ca537d7ff25f2ccf80b20a62">More...</a><br /></td></tr>
<tr class="separator:ab9a79f57ca537d7ff25f2ccf80b20a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fa4fb365134f83521478396afe3478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:ac0fa4fb365134f83521478396afe3478"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ac0fa4fb365134f83521478396afe3478">More...</a><br /></td></tr>
<tr class="separator:ac0fa4fb365134f83521478396afe3478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a021c0863e53c727dfb27e018af8473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a6a021c0863e53c727dfb27e018af8473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a6a021c0863e53c727dfb27e018af8473">More...</a><br /></td></tr>
<tr class="separator:a6a021c0863e53c727dfb27e018af8473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c327215b336047b36f40c9787bf087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ab2c327215b336047b36f40c9787bf087"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ab2c327215b336047b36f40c9787bf087">More...</a><br /></td></tr>
<tr class="separator:ab2c327215b336047b36f40c9787bf087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ab862312e6d2a22fa90baec31fc918"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:aa3ab862312e6d2a22fa90baec31fc918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#aa3ab862312e6d2a22fa90baec31fc918">More...</a><br /></td></tr>
<tr class="separator:aa3ab862312e6d2a22fa90baec31fc918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5e07af9d990e4eef157d274970f2db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:acc5e07af9d990e4eef157d274970f2db"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#acc5e07af9d990e4eef157d274970f2db">More...</a><br /></td></tr>
<tr class="separator:acc5e07af9d990e4eef157d274970f2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b16b5c828a50287eac1eaf547a9e99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a05b16b5c828a50287eac1eaf547a9e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a05b16b5c828a50287eac1eaf547a9e99">More...</a><br /></td></tr>
<tr class="separator:a05b16b5c828a50287eac1eaf547a9e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c423dd175d42ee0f57df63899ca8abc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a3c423dd175d42ee0f57df63899ca8abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a3c423dd175d42ee0f57df63899ca8abc">More...</a><br /></td></tr>
<tr class="separator:a3c423dd175d42ee0f57df63899ca8abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590aaf59d5d2cf2f5644cc2d257d2964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a590aaf59d5d2cf2f5644cc2d257d2964"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a590aaf59d5d2cf2f5644cc2d257d2964">More...</a><br /></td></tr>
<tr class="separator:a590aaf59d5d2cf2f5644cc2d257d2964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f7815a81b78cbe1afd8c6ee88338b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:ac0f7815a81b78cbe1afd8c6ee88338b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ac0f7815a81b78cbe1afd8c6ee88338b8">More...</a><br /></td></tr>
<tr class="separator:ac0f7815a81b78cbe1afd8c6ee88338b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2719042fe862cb400926056cf9ebd6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ad2719042fe862cb400926056cf9ebd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ad2719042fe862cb400926056cf9ebd6a">More...</a><br /></td></tr>
<tr class="separator:ad2719042fe862cb400926056cf9ebd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15885ac52eb7f9cae71ff8371da3b5f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a15885ac52eb7f9cae71ff8371da3b5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a15885ac52eb7f9cae71ff8371da3b5f8">More...</a><br /></td></tr>
<tr class="separator:a15885ac52eb7f9cae71ff8371da3b5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae988cfbd6e8da827da923c4bb129707b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ae988cfbd6e8da827da923c4bb129707b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ae988cfbd6e8da827da923c4bb129707b">More...</a><br /></td></tr>
<tr class="separator:ae988cfbd6e8da827da923c4bb129707b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c64160b3d54e72249f8a5a54cc3299"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ab3c64160b3d54e72249f8a5a54cc3299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ab3c64160b3d54e72249f8a5a54cc3299">More...</a><br /></td></tr>
<tr class="separator:ab3c64160b3d54e72249f8a5a54cc3299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c13c79d234cfce531f2ea4f6776a4ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a8c13c79d234cfce531f2ea4f6776a4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a8c13c79d234cfce531f2ea4f6776a4ac">More...</a><br /></td></tr>
<tr class="separator:a8c13c79d234cfce531f2ea4f6776a4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c03cb9435cc32940e6d81ac53cc5937"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a9c03cb9435cc32940e6d81ac53cc5937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a9c03cb9435cc32940e6d81ac53cc5937">More...</a><br /></td></tr>
<tr class="separator:a9c03cb9435cc32940e6d81ac53cc5937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5eb9cfe723bef0e91cf2fe8e6cc86d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a5a5eb9cfe723bef0e91cf2fe8e6cc86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a5a5eb9cfe723bef0e91cf2fe8e6cc86d">More...</a><br /></td></tr>
<tr class="separator:a5a5eb9cfe723bef0e91cf2fe8e6cc86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f435e081ab612fbcdc2c4d7958a135"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ad2f435e081ab612fbcdc2c4d7958a135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ad2f435e081ab612fbcdc2c4d7958a135">More...</a><br /></td></tr>
<tr class="separator:ad2f435e081ab612fbcdc2c4d7958a135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d70ac39252e91c8a08a3469c3cc3da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:ab4d70ac39252e91c8a08a3469c3cc3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ab4d70ac39252e91c8a08a3469c3cc3da">More...</a><br /></td></tr>
<tr class="separator:ab4d70ac39252e91c8a08a3469c3cc3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66584d5a2d3ae18f0d881892eeba9d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a66584d5a2d3ae18f0d881892eeba9d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a66584d5a2d3ae18f0d881892eeba9d9f">More...</a><br /></td></tr>
<tr class="separator:a66584d5a2d3ae18f0d881892eeba9d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0fc65d2e7966c97faf2fa8659249f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a5e0fc65d2e7966c97faf2fa8659249f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a5e0fc65d2e7966c97faf2fa8659249f4">More...</a><br /></td></tr>
<tr class="separator:a5e0fc65d2e7966c97faf2fa8659249f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac842ef2605af16b90054b94b322231fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:ac842ef2605af16b90054b94b322231fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ac842ef2605af16b90054b94b322231fb">More...</a><br /></td></tr>
<tr class="separator:ac842ef2605af16b90054b94b322231fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1270d5d7a3163164c2e35cdb6d7bd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:adb1270d5d7a3163164c2e35cdb6d7bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#adb1270d5d7a3163164c2e35cdb6d7bd4">More...</a><br /></td></tr>
<tr class="separator:adb1270d5d7a3163164c2e35cdb6d7bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6f69f2f84910e2506a445be8ac8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a6f6f69f2f84910e2506a445be8ac8190"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a6f6f69f2f84910e2506a445be8ac8190">More...</a><br /></td></tr>
<tr class="separator:a6f6f69f2f84910e2506a445be8ac8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab48419fb7854053198c2c3a3ec6670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:aeab48419fb7854053198c2c3a3ec6670"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#aeab48419fb7854053198c2c3a3ec6670">More...</a><br /></td></tr>
<tr class="separator:aeab48419fb7854053198c2c3a3ec6670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3149f53f1a42573c6fcd7f0d4bffae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:ae3149f53f1a42573c6fcd7f0d4bffae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#ae3149f53f1a42573c6fcd7f0d4bffae2">More...</a><br /></td></tr>
<tr class="separator:ae3149f53f1a42573c6fcd7f0d4bffae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83db17a72bad4c6cabdc975e4d1f974b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a83db17a72bad4c6cabdc975e4d1f974b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../dc/d84/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d264.html#a83db17a72bad4c6cabdc975e4d1f974b">More...</a><br /></td></tr>
<tr class="separator:a83db17a72bad4c6cabdc975e4d1f974b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb43981b6ea5d079bcad0802af6a3fc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5cb43981b6ea5d079bcad0802af6a3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd8b0136b96af60cb5ca1e115021fd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">EDX</a></td></tr>
<tr class="separator:a4ccd8b0136b96af60cb5ca1e115021fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a4ccd8b0136b96af60cb5ca1e115021fd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@205 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6e18ed5be53adec0dc5302f430a73461"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@202 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a88106b3d5f0dc17dfea3bcbbed361cda"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@201 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_adab5c84300b81f6251e6d6591ade513c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4ccd8b0136b96af60cb5ca1e115021fd">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="adab5c84300b81f6251e6d6591ade513c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab5c84300b81f6251e6d6591ade513c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a88106b3d5f0dc17dfea3bcbbed361cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88106b3d5f0dc17dfea3bcbbed361cda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a6e18ed5be53adec0dc5302f430a73461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e18ed5be53adec0dc5302f430a73461">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a4ccd8b0136b96af60cb5ca1e115021fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccd8b0136b96af60cb5ca1e115021fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
