;redcode
;assert 1
	SPL 0, -702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	ADD 270, 60
	DJN -1, @-20
	JMN @12, @690
	JMN @12, @690
	SUB @121, 103
	JMP 12, <10
	SUB @127, 106
	SUB @121, 103
	JMN @12, @690
	JMP @72, #208
	SUB #72, @200
	ADD 270, 60
	ADD 270, 60
	SUB @127, 106
	JMN 210, 60
	SUB #72, @208
	SUB #72, @200
	SUB 12, @10
	ADD 210, 60
	JMN 12, <10
	SUB @0, @8
	SUB #72, @208
	SUB -207, <-120
	SUB #72, @209
	SUB @127, 100
	SUB @127, 100
	SUB #72, @200
	SUB #116, 800
	SUB @127, 100
	SUB #116, 800
	SLT -100, 9
	SUB @121, 105
	JMN @12, @690
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <1
	SUB #72, @200
	JMP @72, #209
	JMP @72, #209
	JMP @72, #209
	SLT 721, 0
	JMP @72, #209
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
