<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2716 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2716%20-%20trunk/src/target&In-Reply-To=%3C200909161817.n8GIHT2c018735%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001498.html">
   <LINK REL="Next"  HREF="001500.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2716 - trunk/src/target</H1>
    <B>mlu at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2716%20-%20trunk/src/target&In-Reply-To=%3C200909161817.n8GIHT2c018735%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2716 - trunk/src/target">mlu at mail.berlios.de
       </A><BR>
    <I>Wed Sep 16 20:17:29 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001498.html">[Openocd-svn] r2715 - in trunk: doc src/flash tcl/board tcl/target
</A></li>
        <LI>Next message: <A HREF="001500.html">[Openocd-svn] r2717 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1499">[ date ]</a>
              <a href="thread.html#1499">[ thread ]</a>
              <a href="subject.html#1499">[ subject ]</a>
              <a href="author.html#1499">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: mlu
Date: 2009-09-16 20:17:26 +0200 (Wed, 16 Sep 2009)
New Revision: 2716

Modified:
   trunk/src/target/cortex_a8.c
Log:
Use a variable armv7a-&gt;debug_base instead of hardedcoded  OMAP3530_DEBUG_BASE

Modified: trunk/src/target/cortex_a8.c
===================================================================
--- trunk/src/target/cortex_a8.c	2009-09-16 12:38:26 UTC (rev 2715)
+++ trunk/src/target/cortex_a8.c	2009-09-16 18:17:26 UTC (rev 2716)
@@ -163,21 +163,21 @@
 	do
 	{
 		retval = mem_ap_read_atomic_u32(swjdp,
-				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+				armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 		if (retval != ERROR_OK)
 			return retval;
-	}
+		}
 	while ((dscr &amp; (1 &lt;&lt; DSCR_INSTR_COMP)) == 0); /* Wait for InstrCompl bit to be set */
 
-	mem_ap_write_u32(swjdp, OMAP3530_DEBUG_BASE + CPUDBG_ITR, opcode);
+	mem_ap_write_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_ITR, opcode);
 
 	do
 	{
 		retval = mem_ap_read_atomic_u32(swjdp,
-				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+				armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 		if (retval != ERROR_OK)
 			return retval;
-	}
+		}
 	while ((dscr &amp; (1 &lt;&lt; DSCR_INSTR_COMP)) == 0); /* Wait for InstrCompl bit to be set */
 
 	return retval;
@@ -221,7 +221,7 @@
 
 	/* Read DCCTX */
 	retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DTRTX, value);
+			armv7a-&gt;debug_base + CPUDBG_DTRTX, value);
 
 	return retval;
 }
@@ -236,7 +236,7 @@
 	swjdp_common_t *swjdp = &amp;armv7a-&gt;swjdp_info;
 
 	retval = mem_ap_write_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DTRRX, value);
+			armv7a-&gt;debug_base + CPUDBG_DTRRX, value);
 	/* Move DTRRX to r0 */
 	cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
 
@@ -291,12 +291,12 @@
 	do
 	{
 		retval = mem_ap_read_atomic_u32(swjdp,
-				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+				armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 	}
 	while ((dscr &amp; (1 &lt;&lt; DSCR_DTR_TX_FULL)) == 0); /* Wait for DTRRXfull */
 
 	retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DTRTX, value);
+			armv7a-&gt;debug_base + CPUDBG_DTRTX, value);
 
 	return retval;
 }
@@ -316,7 +316,7 @@
 
 	/* Write to DCCRX */
 	retval = mem_ap_write_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DTRRX, value);
+			armv7a-&gt;debug_base + CPUDBG_DTRRX, value);
 
 	if (Rd &lt; 15)
 	{
@@ -359,7 +359,7 @@
 	uint8_t saved_apsel = dap_ap_get_select(swjdp);
 	dap_ap_select(swjdp, swjdp_debugap);
 	retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 	if (retval != ERROR_OK)
 	{
 		dap_ap_select(swjdp, saved_apsel);
@@ -430,21 +430,21 @@
 	 * and then wait for the core to be halted.
 	 */
 	retval = mem_ap_write_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DRCR, 0x1);
+			armv7a-&gt;debug_base + CPUDBG_DRCR, 0x1);
 
 	/*
 	 * enter halting debug mode
 	 */
-	mem_ap_read_atomic_u32(swjdp, OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+	mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 	retval = mem_ap_write_atomic_u32(swjdp,
-		OMAP3530_DEBUG_BASE + CPUDBG_DSCR, dscr | (1 &lt;&lt; DSCR_HALT_DBG_MODE));
+		armv7a-&gt;debug_base + CPUDBG_DSCR, dscr | (1 &lt;&lt; DSCR_HALT_DBG_MODE));
 
 	if (retval != ERROR_OK)
 		goto out;
 
 	do {
 		mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 	} while ((dscr &amp; (1 &lt;&lt; DSCR_CORE_HALTED)) == 0);
 
 	target-&gt;debug_reason = DBG_REASON_DBGRQ;
@@ -545,11 +545,11 @@
 
 #endif
 	/* Restart core and wait for it to be started */
-	mem_ap_write_atomic_u32(swjdp, OMAP3530_DEBUG_BASE + CPUDBG_DRCR, 0x2);
+	mem_ap_write_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_DRCR, 0x2);
 
 	do {
 		mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+			armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 	} while ((dscr &amp; (1 &lt;&lt; DSCR_CORE_RESTARTED)) == 0);
 
 	target-&gt;debug_reason = DBG_REASON_NOTHALTED;
@@ -596,10 +596,10 @@
 
 	/* Enable the ITR execution once we are in debug mode */
 	mem_ap_read_atomic_u32(swjdp,
-				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
+				armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
 	dscr |= (1 &lt;&lt; DSCR_EXT_INT_EN);
 	retval = mem_ap_write_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, dscr);
+			armv7a-&gt;debug_base + CPUDBG_DSCR, dscr);
 
 	/* Examine debug reason */
 	switch ((cortex_a8-&gt;cpudbg_dscr &gt;&gt; 2)&amp;0xF)
@@ -1029,10 +1029,10 @@
 		brp_list[brp_i].used = 1;
 		brp_list[brp_i].value = (breakpoint-&gt;address &amp; 0xFFFFFFFC);
 		brp_list[brp_i].control = control;
-		target_write_u32(target, OMAP3530_DEBUG_BASE
+		target_write_u32(target, armv7a-&gt;debug_base
 				+ CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
 				brp_list[brp_i].value);
-		target_write_u32(target, OMAP3530_DEBUG_BASE
+		target_write_u32(target, armv7a-&gt;debug_base
 				+ CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
 				brp_list[brp_i].control);
 		LOG_DEBUG(&quot;brp %i control 0x%0&quot; PRIx32 &quot; value 0x%0&quot; PRIx32, brp_i,
@@ -1095,10 +1095,10 @@
 		brp_list[brp_i].used = 0;
 		brp_list[brp_i].value = 0;
 		brp_list[brp_i].control = 0;
-		target_write_u32(target, OMAP3530_DEBUG_BASE
+		target_write_u32(target, armv7a-&gt;debug_base
 				+ CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
 				brp_list[brp_i].control);
-		target_write_u32(target, OMAP3530_DEBUG_BASE
+		target_write_u32(target, armv7a-&gt;debug_base
 				+ CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
 				brp_list[brp_i].value);
 	}
@@ -1366,35 +1366,38 @@
 	uint32_t didr, ctypr, ttypr, cpuid;
 
 	LOG_DEBUG(&quot;TODO&quot;);
+	
+	/* Here we shall insert a proper ROM Table scan */
+	armv7a-&gt;debug_base = OMAP3530_DEBUG_BASE;
 
 	/* We do one extra read to ensure DAP is configured,
 	 * we call ahbap_debugport_init(swjdp) instead
 	 */
 	ahbap_debugport_init(swjdp);
-	mem_ap_read_atomic_u32(swjdp, OMAP3530_DEBUG_BASE + CPUDBG_CPUID, &amp;cpuid);
+	mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_CPUID, &amp;cpuid);
 	if ((retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_CPUID, &amp;cpuid)) != ERROR_OK)
+			armv7a-&gt;debug_base + CPUDBG_CPUID, &amp;cpuid)) != ERROR_OK)
 	{
 		LOG_DEBUG(&quot;Examine failed&quot;);
 		return retval;
 	}
 
 	if ((retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_CTYPR, &amp;ctypr)) != ERROR_OK)
+			armv7a-&gt;debug_base + CPUDBG_CTYPR, &amp;ctypr)) != ERROR_OK)
 	{
 		LOG_DEBUG(&quot;Examine failed&quot;);
 		return retval;
 	}
 
 	if ((retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_TTYPR, &amp;ttypr)) != ERROR_OK)
+			armv7a-&gt;debug_base + CPUDBG_TTYPR, &amp;ttypr)) != ERROR_OK)
 	{
 		LOG_DEBUG(&quot;Examine failed&quot;);
 		return retval;
 	}
 
 	if ((retval = mem_ap_read_atomic_u32(swjdp,
-			OMAP3530_DEBUG_BASE + CPUDBG_DIDR, &amp;didr)) != ERROR_OK)
+			armv7a-&gt;debug_base + CPUDBG_DIDR, &amp;didr)) != ERROR_OK)
 	{
 		LOG_DEBUG(&quot;Examine failed&quot;);
 		return retval;


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001498.html">[Openocd-svn] r2715 - in trunk: doc src/flash tcl/board tcl/target
</A></li>
	<LI>Next message: <A HREF="001500.html">[Openocd-svn] r2717 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1499">[ date ]</a>
              <a href="thread.html#1499">[ thread ]</a>
              <a href="subject.html#1499">[ subject ]</a>
              <a href="author.html#1499">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
