Revision, Part, Chapter, Section
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Input/Output Specification'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.1 Operation Ordering'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2 Transaction Delivery'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.1 Unordered Delivery System Issues'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 I/O Operations Cross Reference'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Request Packet Formats'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.3 Type 0 Packet Format (Implementation-Defined)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.4 Type 1 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.6 Type 3–4 Packet Formats (Reserved)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.9 Type 7 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.11 Type 9–11 Packet Formats (Reserved)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Response Packet Formats'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Response Packet Formats'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 12 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 14 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 15 Packet Format (Implementation-Defined)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Message Passing Specification'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3 Message Passing System Model'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.1 Data Message Operations'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.2 Doorbell Message Operations'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Message Passing Operations Cross Reference'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Message Passing Operations'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Request Packet Formats'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 0 Packet Format (Implementation-Defined)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 1–9 Packet Formats (Reserved)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.2 Register Summary'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4 Capability Registers (CARs)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.5 Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3 Transport Layer Features'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.4 Contents'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.5 Terminology'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.6 Conventions'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2 System Topology'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.1 Switch-Based Systems'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.2 Ring-Based Systems'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.2 Register Summary'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register, Bit and Bit Field Value Behavior'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4 Capability Registers (CARs)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2.1 Memory System'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Globally Shared Memory Specification'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3 Programming Models'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1 Globally Shared Memory System Model'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1.1 Software-Managed Cache Coherence Programming Model'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 GSM Operations Cross Reference'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 GSM Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Instruction Read Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Read-for-Ownership Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Data Cache Invalidate Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.5 Castout Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.6 TLB Invalidate-Entry Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.7 TLB Invalidate-Entry Synchronization Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.8 Instruction Cache Invalidate Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.9 Data Cache Flush Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.10 I/O Read Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Addressing and Alignment'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Data Payloads'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Field Definitions for All Request Packet Formats'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 0 Packet Format (Implementation-Defined)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 1 Packet Format (Intervention-Request Class)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.6 Type 2 Packet Format (Request Class)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.7 Type 3–4 Packet Formats (Reserved)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.8 Type 5 Packet Format (Write Class)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.9 Type 6–11 Packet Formats (Reserved)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.2 Register Summary'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4 Capability Registers (CARs)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.5 Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2 Definitions'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.1 General Definitions'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2 Request and Response Definitions'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.1 System Request'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.2 Local Request'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.3 System Response'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.4 Local Response'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.3 Operation to Protocol Cross Reference'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4 Read Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5 Instruction Read Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6 Read for Ownership Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7 Data Cache and Instruction Cache Invalidate Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8 Castout Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10 Data Cache Flush Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11 I/O Read Operations'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.2 Resolving an Outstanding READ_HOME Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.3 Resolving an Outstanding IREAD_HOME Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.4 Resolving an Outstanding READ_OWNER Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.5 Resolving an Outstanding READ_TO_OWN_HOME Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.6 Resolving an Outstanding READ_TO_OWN_OWNER Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.7 Resolving an Outstanding DKILL_HOME Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.8 Resolving an Outstanding DKILL_SHARER Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.9 Resolving an Outstanding IKILL_HOME Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.10 Resolving an Outstanding IKILL_SHARER Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.11 Resolving an Outstanding CASTOUT Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.12 Resolving an Outstanding TLBIE or TLBSYNC Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.13 Resolving an Outstanding FLUSH Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.14 Resolving an Outstanding IO_READ_HOME Transaction'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.15 Resolving an Outstanding IO_READ_OWNER Transaction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Contents'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Terminology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 Conventions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.2 CRC-5 Parallel Code Generation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.4 CRC-13 Parallel Code Generation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.2 PCS Layer Functions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.3 PMA Layer Functions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.4 Definitions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5 8b/10b Transmission Code'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.7 Mark (/M/)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.8 Illegal'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 Idle Sequence 1 Generation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8 Scrambling'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9 1x Mode Transmission Rules'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11 Retimers and Repeaters'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12 Port Initialization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4 State Machines'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1 State Machine Conventions, Functions and Variables'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.1 State Machine Conventions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.2 State Machine Functions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Traffic types'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Virtual Channels'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Control Symbols'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packets'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.1 Packet Start'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Flow Control'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1 Receiver-Controlled Flow Control'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.2 Continuous Traffic VC Receivers'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.1 Receive Buffer Management'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.2 Effective Number of Free Receive Buffers'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.3 Speculative Packet Transmission'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13 Error Detection and Recovery'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2 Idle Sequence Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.1 IDLE1 Sequence Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3 Control Symbol Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.5 Link Timeout'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.14 Power Management'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register, Bit and Bit Field Value Behavior'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 LP-Serial Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.25 GBaud Support'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.25 GBaud Enable'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 LP-Serial Lane Extended Features Block'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2 LP-Serial Lane Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Implementation Specific CSRs'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.1 Lane n Status 2 CSR  . (Block Offsets 0x18, 38, ..., 3F8)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.2 Lane n Status 3 CSR  . (Block Offsets 0x1C, 3C, ..., 3FC)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.3 Lane n Status 4 CSR  . (Block Offsets 0x20, 40, ..., 400)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.4 Lane n Status 5 CSR  . (Block Offsets 0x24, 44, ..., 404)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.5 Lane n Status 6 CSR  . (Block Offsets 0x28, 48, ..., 408)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR  . (Block Offsets 0x2C, 4C, ..., 40C)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Virtual Channel Extended Features Block'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Virtual Channel Control Block Registers'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 VC Register Block Header (Block Offset 0x0)'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.2 References'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.3 Abbreviations'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.1 Definition of Amplitude and Swing'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3 Receiver (Far-End) Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.1 Level I Receiver Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.2 Level II Receiver Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.4 Definition of Skew and Relative Wander'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.5 Total Wander Mask'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.6 Relative Wander Mask'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.7 Random Jitter Mask'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.8 Defined Test Patterns'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.9 Reference Model'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5 Common Electrical Specification'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.2 Data Patterns'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4 Bit Error Ratio'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.1 Level I Bit Error Ratio'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.2 Level II Bit Error Ratio'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.6 Cross Talk'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.8 Transmitter Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.9 Receiver Input Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.12 Baud Rate Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6 Pulse Response Channel Modelling'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.1 Generating a Pulse Response'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.2 Basic Pulse Response Definitions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.3 Transmitter Pulse Definition'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.4 Receiver Pulse Response'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.5 Crosstalk Pulse Response'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.6 Decision Feedback Equalizer'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7 Time Continuous Transverse Filter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.8 Time Continuous Zero/Pole'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9 Degrees of Freedom'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.1 Receiver Sample Point'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.2 Transmit Emphasis'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7 Jitter Modelling'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.1 High Frequency Jitter vs. Wander'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.2 Total Wander vs. Relative Wander'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.3 Correlated vs. Uncorrelated Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4 Jitter Distributions'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.1 Unbounded and Bounded Gaussian Distribution'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.2 Bounded Gaussian Distribution'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.3 High Probability Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.4 Total Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.5 Probability Distribution Function vs. Cumulative Distribution'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.7 Specification of GJ and HPJ'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.8 Example of Bounded Gaussian'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5 Statistical Eye Methodology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.1 Derivation of Cursors and Calculation of PDF'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.2 Inclusion of Sampling Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.3 Generation of Statistical Eye'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.1 Level I Application Goals'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.2 Equalization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.3 Explanatory Note on Level I Transmitter and'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4 Level I Electrical Specification'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.1 Level I SR Transmitter Test Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.2 Level I SR Transmitter Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.3 Level I SR Transmitter Amplitude and Swing'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.4 Level I SR Transmitter Rise and Fall Times'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.5 Level I SR Transmitter Differential Pair Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.8 Level I SR Transmitter Short Circuit Current'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.9 Level I SR Transmitter Template and Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2 Level I Long Run Transmitter Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.1 Level I LR Transmitter Test Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.2 Level I LR Transmitter Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.3 Level I LR Transmitter Amplitude and Swing'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.4 Level I LR Transmitter Rise and Fall Times'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.5 Level I LR Transmitter Differential Pair Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.8 Level I LR Transmitter Short Circuit Current'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.9 Level I LR Transmitter Template and Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.1 Level I Receiver Input Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.2 Level I Receiver Reference Input Signals'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.3 Level I Receiver Input Signal Amplitude'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.4 Level I Receiver Absolute Input Voltage'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.5 Level I Receiver Input Common Mode Impedance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.6 Level I Receiver Input Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.7 Level I Receiver Input Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.8 Level I Receiver Input Jitter Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5 Level I Measurement and Test Requirements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1.1 Level I Eye Template Measurements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1.2 Level I Jitter Test Measurements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1.3 Level I Transmit Jitter Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.2 Level I Receiver Jitter Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1 Level II Application Goals'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.2 Application Goals for Level II Short Run'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.3 Application Goals for Level II Medium Run'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.4 Application Goals for Long Run'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.5 Explanatory Note on Transmitter and Receiver'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3 Link Compliance Methodology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.1 Overview'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.2 Reference Models'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.3 Channel Compliance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.5 Receiver Compliance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4 Level II Short Run Interface - General Requirements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1 Jitter and Inter-operability Methodology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.1 Level II SR Defined Test Patterns1'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.4 Level II SR Receiver Inter-operability'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2 Level II SR Electrical Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1 Level II SR Transmitter Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.1 Level II SR Transmitter Test Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.2 Level II SR Transmitter Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.3 Level II SR Transmitter Amplitude and Swing'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.4 Level II SR Transmitter Rise and Fall Times'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.5 Level II SR Transmitter Differential Pair Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.8 Level II SR Transmitter Template and Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.1 Level II SR Receiver Input Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.2 Level II SR Receiver Reference Input Signals'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.3 Level II SR Receiver Input Signal Amplitude'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.4 Level II SR Receiver Absolute Input Voltage'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.3 Level II SR Link and Jitter Budgets'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.3 Level II SR StatEye.org Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5 Level II Long Run Interface General Requirements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1 Long Run Jitter and Inter-operability Methodology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.3 Level II LR Receiver Inter-operability'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2 Level II LR Interface Electrical Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.1 Level II LR Transmitter Test Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.2 Level II LR Transmitter Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.4 Level II LR Transmitter Rise and Fall Times'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.5 Level II LR Transmitter Differential Pair Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.8 Level II LR Transmitter Short Circuit Current'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.9 Level II LR Transmitter Template and Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2 Level II LR Receiver Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.1 Level II LR Receiver Input Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.2 Level II LR Receiver Reference Input Signals'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.3 Level II LR Receiver Input Signal Amplitude'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.4 Level II LR Receiver Absolute Input Voltage'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.3 Level II LR Link and Jitter Budgets'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.4 Level II LR StatEye.org Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6 Level II Medium Run Interface General'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1 Medium Run Jitter and Inter-operability Methodology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.3 Medium Receiver Inter-operability'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2 Level II MR Interface Electrical Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.1 Level II MR Transmitter Test Load'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.2 Level II MR Transmitter Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.4 Level II MR Transmitter Rise and Fall Times'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.5 Level II MR Transmitter Differential Pair Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.8 Level II MR Transmitter Short Circuit Current'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.9 Level II MR Transmitter Template and Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2 Level II MR Receiver Characteristics'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.1 Level II MR Receiver Input Baud Rate'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.2 Level II MR Receiver Reference Input Signals'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.3 Level II MR Receiver Input Signal Amplitude'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.4 Level II MR Receiver Absolute Input Voltage'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.3 Level II MR Link and Jitter Budgets'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.4 Level II MR StatEye.org Template'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7 Level II Measurement and Test Requirements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1 High Frequency Transmit Jitter Measurement'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.1 Band Limited1 Unbounded Gaussian Noise'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.3 Uncorrelated High Probability Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.4 Total High Probability Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4 Jitter Tolerance'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.1 General'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.2 Synchronization'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.4 Amplitude'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.4 Jitter Transfer'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup'
'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.0 Gb/s link'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.1 Exploration and initialization rules'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.2 Exploration and initialization algorithm'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.3 Exploration and initialization example'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1 Generic: All devices'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.2 Operation support as target'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.3 Operation support as source'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2 Class 1: Simple target device'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.1 General requirements'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.2 Operation support as target'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.3 Operation support as source'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3 Class 2: Simple mastering device'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.1 General requirements'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.2 Operation support as target'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.3 Operation support as source'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4 Class 3: Complex mastering device'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.1 General requirements'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.2 Operation support as target'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.3 Operation support as source'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.2 Address Map Considerations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3 Transaction Flow'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.1 PCI 2.2 Transaction Flow'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.2 PCI-X Transaction Flow'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.4 RapidIO to PCI Transaction Mapping'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.1 Operation Ordering'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.2 Transaction Delivery Ordering'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.3 PCI-X Relaxed Ordering Considerations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6 Interactions with Globally Shared Memory'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1 I/O Read Operation Details'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2 Data Cache Flush Operation Details'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.7 Byte Lane and Byte Enable Usage'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.8 Error Management'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2 Processing Element Behavior'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1 Processor-Memory Processing Element'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1 I/O Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2 Memory-only Processing Element'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1 Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2 Instruction Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3 Read for Ownership Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4 Data Cache and Instruction Cache Invalidate Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5 Castout Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5.1 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6 Data Cache Flush Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7 I/O Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.1 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.2 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3 Processor-only Processing Element'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1 Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2 Instruction Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3 Read for Ownership Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4 Data Cache and Instruction Cache Invalidate Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5 Castout Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7 Data Cache Flush Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.3 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8 I/O Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8.1 External Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4 I/O Processing Element'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1 I/O Read Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2 Data Cache Flush Operations'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.1 Internal Request State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.2 Response State Machine'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.5 Switch Processing Element'
'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.3 Transaction to Priority Mappings'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2 Physical Layer Extensions'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3 Logical and Transport Layer Extensions'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3 New Error Management Registers'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.1 Register Map'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2 Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Congestion Management'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.2 Requirements'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.3 Problem Illustration'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Flow Arbitration'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.1 Fixed / Static Resource Allocation'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.2 Dynamic Resource Allocation Protocol'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Fabric Link Congestion'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Flow Arbitration'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.1 Arbitration Protocol'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.3 Flow Control Operation'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4 Physical Layer Requirements'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.1 Fabric Topology'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2 Flow Control Transaction Transmission'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.1 Orphaned XOFF Mechanism'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.2 Controlled Flow List'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.3 XOFF/XON Counters'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.3 Priority to Transaction Request Flow Mapping'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.4 Flow Control Transaction Ordering Rules'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Congestion Management Rules'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Congestion Management Rules'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.8 Abnormal De-allocation of Resources'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.2 Logical Layer Packet Format'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Flow Arbitration Message Fields (FAM)'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.4 Transport and Physical Layer Packet Format'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Offset 0x10 Word 0)'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR  . (Block Offsets 0x5C, 7C, ... , 23C)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Data Streaming Specification'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.7 Useful References'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.2 System Example'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.3 Traffic Streams'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.5 Class of Service and Virtual Queues'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 End-to-end Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.7 Deadlock Considerations'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Data Streaming Protocol'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.1 Data Streaming Operation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.2 Virtual Streams'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Traffic Management Operand'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.2 On/Off Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.3 Rate Base Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.4 Credit Based Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 TM Operand'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Basic Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Credit Based Traffic Management'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.2 Register Summary'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Additions to Existing Registers'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Capability Registers (CARs)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6 Command and Status Registers (CSRs)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.2 Overview'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.3 Requirements'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.1 Introduction'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.1 Restrictions on Block Size'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.2 Restrictions on Block Associate'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.3 Restrictions on Associations'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.4 Using Per-Ingress Port and Block Association'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.1 Problem Illustration'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.2 Terminology'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.3 Conventions'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.1 Congestion Message'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.3 Adding Device Independence'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.4 Relationship With Virtual Channels'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.5 Additional Queueing Considerations'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.1 Stype2 Control Symbol'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 VC_Status Symbol Linking'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.1 Implementation Rules'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1 VoQ Backpressure Extended Features Block'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.1 Register Map'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2 VoQ Backpressure Control Block Registers'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.1 LP-Serial VC Register Block Header (Block Offset 0x0)'
'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)'
