

================================================================
== Vivado HLS Report for 'dut_big_mult_v3small_71_24_17_s'
================================================================
* Date:           Sat Dec 10 16:18:26 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         1|          -|          -|     5|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1771|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     122|      8|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     215|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     337|   1929|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+---------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |                 Module                | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------------+---------+----+----+------+-----+------+-------------+
    |pp_V_U   |dut_big_mult_v3small_71_24_17_s_pp_V   |        0|  40|   4|     5|   40|     1|          200|
    |pps_V_U  |dut_big_mult_v3small_71_24_17_s_pps_V  |        0|  82|   4|     5|   41|     1|          205|
    +---------+---------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                                       |        0| 122|   8|    10|   81|     2|          405|
    +---------+---------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Ui_fu_260_p2           |     +    |      0|  0|    7|           5|           7|
    |i_10_fu_162_p2         |     +    |      0|  0|    3|           3|           1|
    |i_9_fu_190_p2          |     +    |      0|  0|    3|           3|           1|
    |tmp_65_fu_179_p2       |     +    |      0|  0|    3|           3|           2|
    |tmp_67_fu_210_p2       |     +    |      0|  0|   40|          40|          40|
    |tmp_s_fu_227_p2        |     +    |      0|  0|    3|           3|           1|
    |tmp_74_fu_288_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_78_fu_318_p2       |     -    |      0|  0|    7|           7|           7|
    |p_demorgan_fu_372_p2   |    and   |      0|  0|  136|          95|          95|
    |tmp_88_fu_384_p2       |    and   |      0|  0|  136|          95|          95|
    |tmp_89_fu_390_p2       |    and   |      0|  0|  136|          95|          95|
    |exitcond13_fu_156_p2   |   icmp   |      0|  0|    2|           3|           3|
    |exitcond14_fu_168_p2   |   icmp   |      0|  0|    2|           3|           3|
    |exitcond_fu_221_p2     |   icmp   |      0|  0|    2|           3|           4|
    |tmp_72_fu_278_p2       |   icmp   |      0|  0|   11|          32|          32|
    |tmp_86_fu_366_p2       |   lshr   |      0|  0|  295|           2|          95|
    |p_Result_22_fu_396_p2  |    or    |      0|  0|  136|          95|          95|
    |tmp_75_fu_294_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_76_fu_302_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_77_fu_310_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_84_fu_352_p3       |  select  |      0|  0|   95|           1|          95|
    |tmp_82_fu_336_p2       |    shl   |      0|  0|  295|          95|          95|
    |tmp_85_fu_360_p2       |    shl   |      0|  0|  295|           2|          95|
    |tmp_87_fu_378_p2       |    xor   |      0|  0|  136|          95|           2|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 1771|         690|         891|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   2|          8|    1|          8|
    |ap_return       |  95|          2|   95|        190|
    |i_1_reg_121     |   3|          2|    3|          6|
    |i_2_reg_144     |   3|          2|    3|          6|
    |i_reg_110       |   3|          2|    3|          6|
    |pps_V_address0  |   3|          6|    3|         18|
    |pps_V_d0        |  41|          3|   41|        123|
    +----------------+----+-----------+-----+-----------+
    |Total           | 150|         25|  149|        357|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   7|   0|    7|          0|
    |ap_return_preg    |  95|   0|   95|          0|
    |i_1_reg_121       |   3|   0|    3|          0|
    |i_2_reg_144       |   3|   0|    3|          0|
    |i_9_reg_444       |   3|   0|    3|          0|
    |i_reg_110         |   3|   0|    3|          0|
    |p_Val2_s_reg_132  |  95|   0|   95|          0|
    |tmp_64_reg_429    |   3|   0|   64|         61|
    |tmp_s_reg_452     |   3|   0|    3|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 215|   0|  276|         61|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------+-----+-----+------------+----------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_return  | out |   95| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
+-----------+-----+-----+------------+----------------------------------+--------------+

