// Seed: 3800857276
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd91
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout tri id_1;
  logic [id_3 : id_3] id_4;
  assign id_1 = -1'b0;
endmodule
module module_2 #(
    parameter id_1  = 32'd42,
    parameter id_25 = 32'd58,
    parameter id_3  = 32'd64,
    parameter id_37 = 32'd23,
    parameter id_38 = 32'd41,
    parameter id_41 = 32'd21,
    parameter id_44 = 32'd11,
    parameter id_58 = 32'd69
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    _id_37,
    _id_38,
    id_39,
    id_40,
    _id_41,
    id_42,
    id_43,
    _id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    .id_56(id_52),
    id_53,
    id_54,
    id_55
);
  inout wire id_55;
  inout wire id_54;
  output wire id_53;
  inout wire id_52;
  inout wire id_51;
  inout wire id_50;
  input wire id_49;
  output wire id_48;
  output wire id_47;
  input wire id_46;
  inout wire id_45;
  inout wire _id_44;
  inout wire id_43;
  output wire id_42;
  inout wire _id_41;
  inout wire id_40;
  output wire id_39;
  inout wire _id_38;
  inout wire _id_37;
  output wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  module_0 modCall_1 ();
  inout wire id_28;
  inout wire id_27;
  inout tri id_26;
  inout wire _id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire _id_1;
  wire  [id_38 : id_44] id_57;
  wire  [id_38 : id_37] _id_58;
  logic [  id_3 : id_1] id_59;
  assign id_26 = -1;
  logic [~  id_41 : -1] id_60 = 1;
  wire [~  1 : -1] id_61;
  wire [id_58 : id_25] id_62, id_63, id_64, id_65, id_66, id_67, id_68, id_69, id_70;
endmodule
