/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Processor.cpp:
    1|       |#include "DLX/Processor.hpp"
    2|       |
    3|       |#include "DLX/Parser.hpp"
    4|       |
    5|       |namespace dlx
    6|       |{
    7|       |    static phi::Boolean RegisterAccessTypeMatches(RegisterAccessType expected_access,
    8|       |                                                  RegisterAccessType access)
    9|  81.5k|    {
   10|  81.5k|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned);
   11|  81.5k|
   12|  81.5k|        switch (expected_access)
   13|  81.5k|        {
   14|  37.8k|            case RegisterAccessType::Ignored:
   15|  37.8k|                return true;
   16|      0|            case RegisterAccessType::None:
   17|      0|                return false;
   18|  43.6k|            default:
   19|  43.6k|                return expected_access == access;
   20|  81.5k|        }
   21|  81.5k|    }
   22|       |
   23|       |    Processor::Processor()
   24|       |        : m_MemoryBlock(1000u, 1000u)
   25|    665|    {
   26|    665|        // Mark R0 as ready only
   27|    665|        m_IntRegisters.at(0).SetReadOnly(true);
   28|    665|    }
   29|       |
   30|       |    IntRegister& Processor::GetIntRegister(IntRegisterID id)
   31|  28.0k|    {
   32|  28.0k|        PHI_ASSERT(id != IntRegisterID::None);
   33|  28.0k|        std::underlying_type_t<IntRegisterID> id_value =
   34|  28.0k|                static_cast<std::underlying_type_t<IntRegisterID>>(id);
   35|  28.0k|
   36|  28.0k|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
   37|  28.0k|
   38|  28.0k|        return m_IntRegisters.at(id_value);
   39|  28.0k|    }
   40|       |
   41|       |    const IntRegister& Processor::GetIntRegister(IntRegisterID id) const
   42|  53.4k|    {
   43|  53.4k|        PHI_ASSERT(id != IntRegisterID::None);
   44|  53.4k|        std::underlying_type_t<IntRegisterID> id_value =
   45|  53.4k|                static_cast<std::underlying_type_t<IntRegisterID>>(id);
   46|  53.4k|
   47|  53.4k|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
   48|  53.4k|
   49|  53.4k|        return m_IntRegisters.at(id_value);
   50|  53.4k|    }
   51|       |
   52|       |    phi::i32 Processor::IntRegisterGetSignedValue(IntRegisterID id) const
   53|  33.1k|    {
   54|  33.1k|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Signed))
   55|      6|        {
   56|      6|            PHI_LOG_WARN("Mismatch for instruction access type");
   57|      6|        }
   58|  33.1k|
   59|  33.1k|        return GetIntRegister(id).GetSignedValue();
   60|  33.1k|    }
   61|       |
   62|       |    phi::u32 Processor::IntRegisterGetUnsignedValue(IntRegisterID id) const
   63|  20.2k|    {
   64|  20.2k|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   65|  20.2k|                                       RegisterAccessType::Unsigned))
   66|      0|        {
   67|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   68|      0|        }
   69|  20.2k|
   70|  20.2k|        return GetIntRegister(id).GetUnsignedValue();
   71|  20.2k|    }
   72|       |
   73|       |    void Processor::IntRegisterSetSignedValue(IntRegisterID id, phi::i32 value)
   74|  17.8k|    {
   75|  17.8k|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Signed))
   76|      0|        {
   77|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   78|      0|        }
   79|  17.8k|
   80|  17.8k|        IntRegister& reg = GetIntRegister(id);
   81|  17.8k|
   82|  17.8k|        if (reg.IsReadOnly())
   83|  2.68k|        {
   84|  2.68k|            return;
   85|  2.68k|        }
   86|  15.2k|
   87|  15.2k|        reg.SetSignedValue(value);
   88|  15.2k|    }
   89|       |
   90|       |    void Processor::IntRegisterSetUnsignedValue(IntRegisterID id, phi::u32 value)
   91|  10.1k|    {
   92|  10.1k|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   93|  10.1k|                                       RegisterAccessType::Unsigned))
   94|      0|        {
   95|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   96|      0|        }
   97|  10.1k|
   98|  10.1k|        IntRegister& reg = GetIntRegister(id);
   99|  10.1k|
  100|  10.1k|        if (reg.IsReadOnly())
  101|    116|        {
  102|    116|            return;
  103|    116|        }
  104|  10.0k|
  105|  10.0k|        reg.SetUnsignedValue(value);
  106|  10.0k|    }
  107|       |
  108|       |    void Processor::ExecuteInstruction(const Instruction& inst)
  109|  50.6k|    {
  110|  50.6k|        m_CurrentInstructionAccessType = inst.m_Info.GetRegisterAccessType();
  111|  50.6k|
  112|  50.6k|        inst.Execute(*this);
  113|  50.6k|    }
  114|       |
  115|       |    void Processor::LoadProgram(ParsedProgram& programm)
  116|    665|    {
  117|    665|        m_CurrentProgram = &programm;
  118|    665|
  119|    665|        m_ProgramCounter               = 0u;
  120|    665|        m_Halted                       = false;
  121|    665|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  122|    665|    }
  123|       |
  124|       |    phi::ObserverPtr<ParsedProgram> Processor::GetCurrentProgramm() const noexcept
  125|  32.5k|    {
  126|  32.5k|        return m_CurrentProgram;
  127|  32.5k|    }
  128|       |
  129|       |    void Processor::ExecuteCurrentProgram()
  130|    665|    {
  131|    665|        PHI_ASSERT(m_CurrentProgram);
  132|    665|
  133|    665|        // Don't execute a program with parsing errors
  134|    665|        if (!m_CurrentProgram->m_ParseErrors.empty())
  135|    440|        {
  136|    440|            return;
  137|    440|        }
  138|    225|
  139|    225|        m_ProgramCounter      = 0u;
  140|    225|        m_Halted              = false;
  141|    225|        m_LastRaisedException = Exception::None;
  142|    225|
  143|    225|        phi::usize StepCount{0u};
  144|    225|
  145|  50.8k|        while (m_ProgramCounter < m_CurrentProgram->m_Instructions.size() && !m_Halted &&
  146|  50.8k|               (m_MaxNumberOfSteps != 0u && StepCount < m_MaxNumberOfSteps))
  147|  50.6k|        {
  148|  50.6k|            m_NextProgramCounter = m_ProgramCounter + 1u;
  149|  50.6k|
  150|  50.6k|            const auto& current_instruction =
  151|  50.6k|                    m_CurrentProgram->m_Instructions.at(m_ProgramCounter.get());
  152|  50.6k|            ExecuteInstruction(current_instruction);
  153|  50.6k|
  154|  50.6k|            m_ProgramCounter = m_NextProgramCounter;
  155|  50.6k|
  156|  50.6k|            ++StepCount;
  157|  50.6k|        }
  158|    225|    }
  159|       |
  160|       |    void Processor::ClearRegisters()
  161|    665|    {
  162|    665|        for (auto& reg : m_IntRegisters)
  163|  21.2k|        {
  164|  21.2k|            reg.SetSignedValue(0);
  165|  21.2k|        }
  166|    665|    }
  167|       |
  168|       |    void Processor::ClearMemory()
  169|    665|    {
  170|    665|        m_MemoryBlock.Clear();
  171|    665|    }
  172|       |
  173|       |    void Processor::Raise(Exception exception)
  174|     84|    {
  175|     84|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  176|     84|
  177|     84|        m_LastRaisedException = exception;
  178|     84|
  179|     84|        switch (exception)
  180|     84|        {
  181|      0|            case Exception::None:
  182|      0|                PHI_ASSERT_NOT_REACHED();
  183|      0|                return;
  184|     50|            case Exception::DivideByZero:
  185|     50|                m_Halted = true;
  186|     50|                PHI_LOG_ERROR("Division through zero");
  187|     50|                return;
  188|      1|            case Exception::Overflow:
  189|      1|                PHI_LOG_WARN("Overflow");
  190|      1|                return;
  191|      1|            case Exception::Underflow:
  192|      1|                PHI_LOG_WARN("Underflow");
  193|      1|                return;
  194|      1|            case Exception::Trap:
  195|      1|                m_Halted = true;
  196|      1|                PHI_LOG_ERROR("Trapped");
  197|      1|                return;
  198|      1|            case Exception::Halt:
  199|      1|                m_Halted = true;
  200|      1|                return;
  201|     14|            case Exception::UnknownLabel:
  202|     14|                m_Halted = true;
  203|     14|                PHI_LOG_ERROR("Unknown label");
  204|     14|                return;
  205|      8|            case Exception::BadShift:
  206|      8|                PHI_LOG_ERROR("Bad shift");
  207|      8|                return;
  208|      8|            case Exception::AddressOutOfBounds:
  209|      8|                PHI_LOG_ERROR("Address out of bounds");
  210|      8|                m_Halted = true;
  211|      8|                return;
  212|      0|        }
  213|      0|
  214|      0|        PHI_ASSERT_NOT_REACHED();
  215|      0|    }
  216|       |
  217|       |    Exception Processor::GetLastRaisedException() const noexcept
  218|      0|    {
  219|      0|        return m_LastRaisedException;
  220|      0|    }
  221|       |
  222|       |    [[nodiscard]] phi::Boolean Processor::IsHalted() const noexcept
  223|      0|    {
  224|      0|        return m_Halted;
  225|      0|    }
  226|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/RegisterNames.cpp:
    1|       |#include "DLX/RegisterNames.hpp"
    2|       |
    3|       |#include "DLX/Containers/LookUpMap.hpp"
    4|       |#include <algorithm>
    5|       |#include <cctype>
    6|       |
    7|       |namespace dlx
    8|       |{
    9|       |    static constexpr std::array<std::pair<std::string_view, IntRegisterID>, 32> IntRegisterValues{
   10|       |            {{"R0", IntRegisterID::R0},   {"R1", IntRegisterID::R1},   {"R2", IntRegisterID::R2},
   11|       |             {"R3", IntRegisterID::R3},   {"R4", IntRegisterID::R4},   {"R5", IntRegisterID::R5},
   12|       |             {"R6", IntRegisterID::R6},   {"R7", IntRegisterID::R7},   {"R8", IntRegisterID::R8},
   13|       |             {"R9", IntRegisterID::R9},   {"R10", IntRegisterID::R10}, {"R11", IntRegisterID::R11},
   14|       |             {"R12", IntRegisterID::R12}, {"R13", IntRegisterID::R13}, {"R14", IntRegisterID::R14},
   15|       |             {"R15", IntRegisterID::R15}, {"R16", IntRegisterID::R16}, {"R17", IntRegisterID::R17},
   16|       |             {"R18", IntRegisterID::R18}, {"R19", IntRegisterID::R19}, {"R20", IntRegisterID::R20},
   17|       |             {"R21", IntRegisterID::R21}, {"R22", IntRegisterID::R22}, {"R23", IntRegisterID::R23},
   18|       |             {"R24", IntRegisterID::R24}, {"R25", IntRegisterID::R25}, {"R26", IntRegisterID::R26},
   19|       |             {"R27", IntRegisterID::R27}, {"R28", IntRegisterID::R28}, {"R29", IntRegisterID::R29},
   20|       |             {"R30", IntRegisterID::R30}, {"R31", IntRegisterID::R31}}};
   21|       |
   22|       |    static constexpr std::array<std::pair<std::string_view, FloatRegisterID>, 32>
   23|       |            FloatRegisterValues{{{"F0", FloatRegisterID::F0},   {"F1", FloatRegisterID::F1},
   24|       |                                 {"F2", FloatRegisterID::F2},   {"F3", FloatRegisterID::F3},
   25|       |                                 {"F4", FloatRegisterID::F4},   {"F5", FloatRegisterID::F5},
   26|       |                                 {"F6", FloatRegisterID::F6},   {"F7", FloatRegisterID::F7},
   27|       |                                 {"F8", FloatRegisterID::F8},   {"F9", FloatRegisterID::F9},
   28|       |                                 {"F10", FloatRegisterID::F10}, {"F11", FloatRegisterID::F11},
   29|       |                                 {"F12", FloatRegisterID::F12}, {"F13", FloatRegisterID::F13},
   30|       |                                 {"F14", FloatRegisterID::F14}, {"F15", FloatRegisterID::F15},
   31|       |                                 {"F16", FloatRegisterID::F16}, {"F17", FloatRegisterID::F17},
   32|       |                                 {"F18", FloatRegisterID::F18}, {"F19", FloatRegisterID::F19},
   33|       |                                 {"F20", FloatRegisterID::F20}, {"F21", FloatRegisterID::F21},
   34|       |                                 {"F22", FloatRegisterID::F22}, {"F23", FloatRegisterID::F23},
   35|       |                                 {"F24", FloatRegisterID::F24}, {"F25", FloatRegisterID::F25},
   36|       |                                 {"F26", FloatRegisterID::F26}, {"F27", FloatRegisterID::F27},
   37|       |                                 {"F28", FloatRegisterID::F28}, {"F29", FloatRegisterID::F29},
   38|       |                                 {"F30", FloatRegisterID::F30}, {"F31", FloatRegisterID::F31}}};
   39|       |
   40|       |    IntRegisterID StringToIntRegister(std::string token)
   41|  15.2k|    {
   42|  15.2k|        std::transform(token.begin(), token.end(), token.begin(), ::toupper);
   43|  15.2k|
   44|  15.2k|        static constexpr auto map =
   45|  15.2k|                LookUpMap<std::string_view, IntRegisterID, IntRegisterValues.size()>(
   46|  15.2k|                        IntRegisterValues, IntRegisterID::None);
   47|  15.2k|
   48|  15.2k|        return map.at(token.c_str());
   49|  15.2k|    }
   50|       |
   51|       |    FloatRegisterID StringToFloatRegister(std::string token)
   52|    510|    {
   53|    510|        std::transform(token.begin(), token.end(), token.begin(), ::toupper);
   54|    510|
   55|    510|        static constexpr auto map =
   56|    510|                LookUpMap<std::string_view, FloatRegisterID, FloatRegisterValues.size()>(
   57|    510|                        FloatRegisterValues, FloatRegisterID::None);
   58|    510|
   59|    510|        return map.at(token.c_str());
   60|    510|    }
   61|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionLibrary.cpp:
    1|       |#include "DLX/InstructionLibrary.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/InstructionImplementation.hpp"
    5|       |#include <magic_enum.hpp>
    6|       |
    7|       |namespace dlx
    8|       |{
    9|       |    InstructionLibrary::InstructionLibrary()
   10|       |        : m_Instructions()
   11|    665|    {
   12|    665|        PHI_ASSERT(Initialize());
   13|    665|    }
   14|       |
   15|       |    phi::Boolean InstructionLibrary::Initialize()
   16|    665|    {
   17|    665|        /* Arithmetic */
   18|    665|
   19|    665|        // Addition
   20|    665|        InitInstruction(OpCode::ADD, ArgumentType::IntRegister, ArgumentType::IntRegister,
   21|    665|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::ADD);
   22|    665|        InitInstruction(OpCode::ADDI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   23|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::ADDI);
   24|    665|        InitInstruction(OpCode::ADDU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   25|    665|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::ADDU);
   26|    665|        InitInstruction(OpCode::ADDUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   27|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::ADDUI);
   28|    665|
   29|    665|        // Subtraction
   30|    665|        InitInstruction(OpCode::SUB, ArgumentType::IntRegister, ArgumentType::IntRegister,
   31|    665|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SUB);
   32|    665|        InitInstruction(OpCode::SUBI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   33|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SUBI);
   34|    665|        InitInstruction(OpCode::SUBU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   35|    665|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SUBU);
   36|    665|        InitInstruction(OpCode::SUBUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   37|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SUBUI);
   38|    665|
   39|    665|        // Multiplikation
   40|    665|        InitInstruction(OpCode::MULT, ArgumentType::IntRegister, ArgumentType::IntRegister,
   41|    665|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::MULT);
   42|    665|        InitInstruction(OpCode::MULTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   43|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::MULTI);
   44|    665|        InitInstruction(OpCode::MULTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   45|    665|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::MULTU);
   46|    665|        InitInstruction(OpCode::MULTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   47|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::MULTUI);
   48|    665|
   49|    665|        // Division
   50|    665|        InitInstruction(OpCode::DIV, ArgumentType::IntRegister, ArgumentType::IntRegister,
   51|    665|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::DIV);
   52|    665|        InitInstruction(OpCode::DIVI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   53|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::DIVI);
   54|    665|        InitInstruction(OpCode::DIVU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   55|    665|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::DIVU);
   56|    665|        InitInstruction(OpCode::DIVUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   57|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::DIVUI);
   58|    665|
   59|    665|        // Shift left logical
   60|    665|        InitInstruction(OpCode::SLL, ArgumentType::IntRegister, ArgumentType::IntRegister,
   61|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLL);
   62|    665|        InitInstruction(OpCode::SLLI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   63|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLLI);
   64|    665|
   65|    665|        // Shift right logical
   66|    665|        InitInstruction(OpCode::SRL, ArgumentType::IntRegister, ArgumentType::IntRegister,
   67|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SRL);
   68|    665|        InitInstruction(OpCode::SRLI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   69|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SRLI);
   70|    665|
   71|    665|        // Shift left arithmetic
   72|    665|        InitInstruction(OpCode::SLA, ArgumentType::IntRegister, ArgumentType::IntRegister,
   73|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLA);
   74|    665|        InitInstruction(OpCode::SLAI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   75|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLAI);
   76|    665|
   77|    665|        // Shift right arithmetic
   78|    665|        InitInstruction(OpCode::SRA, ArgumentType::IntRegister, ArgumentType::IntRegister,
   79|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SRA);
   80|    665|        InitInstruction(OpCode::SRAI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   81|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SRAI);
   82|    665|
   83|    665|        /* Logical */
   84|    665|
   85|    665|        // And
   86|    665|        InitInstruction(OpCode::AND, ArgumentType::IntRegister, ArgumentType::IntRegister,
   87|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::AND);
   88|    665|        InitInstruction(OpCode::ANDI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   89|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::ANDI);
   90|    665|
   91|    665|        // Or
   92|    665|        InitInstruction(OpCode::OR, ArgumentType::IntRegister, ArgumentType::IntRegister,
   93|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::OR);
   94|    665|        InitInstruction(OpCode::ORI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   95|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::ORI);
   96|    665|
   97|    665|        // Xor
   98|    665|        InitInstruction(OpCode::XOR, ArgumentType::IntRegister, ArgumentType::IntRegister,
   99|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::XOR);
  100|    665|        InitInstruction(OpCode::XORI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  101|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::XORI);
  102|    665|
  103|    665|        /* Conditionals */
  104|    665|
  105|    665|        // Set less than
  106|    665|        InitInstruction(OpCode::SLT, ArgumentType::IntRegister, ArgumentType::IntRegister,
  107|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLT);
  108|    665|        InitInstruction(OpCode::SLTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  109|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLTI);
  110|    665|
  111|    665|        // Set greater than
  112|    665|        InitInstruction(OpCode::SGT, ArgumentType::IntRegister, ArgumentType::IntRegister,
  113|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SGT);
  114|    665|        InitInstruction(OpCode::SGTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  115|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SGTI);
  116|    665|
  117|    665|        // Set less than or equal
  118|    665|        InitInstruction(OpCode::SLE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  119|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLE);
  120|    665|        InitInstruction(OpCode::SLEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  121|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLEI);
  122|    665|
  123|    665|        // Set greater than or equal
  124|    665|        InitInstruction(OpCode::SGE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  125|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SGE);
  126|    665|        InitInstruction(OpCode::SGEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  127|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SGEI);
  128|    665|
  129|    665|        // Set equal
  130|    665|        InitInstruction(OpCode::SEQ, ArgumentType::IntRegister, ArgumentType::IntRegister,
  131|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SEQ);
  132|    665|        InitInstruction(OpCode::SEQI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  133|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SEQI);
  134|    665|
  135|    665|        // Set not equal
  136|    665|        InitInstruction(OpCode::SNE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  137|    665|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SNE);
  138|    665|        InitInstruction(OpCode::SNEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  139|    665|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SNEI);
  140|    665|
  141|    665|        /* Conditional branching */
  142|    665|
  143|    665|        // Branch equal zero
  144|    665|        InitInstruction(OpCode::BEQZ, ArgumentType::IntRegister, ArgumentType::Label,
  145|    665|                        ArgumentType::None, RegisterAccessType::Ignored, impl::BEQZ);
  146|    665|
  147|    665|        // Branch not equal zero
  148|    665|        InitInstruction(OpCode::BNEZ, ArgumentType::IntRegister, ArgumentType::Label,
  149|    665|                        ArgumentType::None, RegisterAccessType::Ignored, impl::BNEZ);
  150|    665|
  151|    665|        /* Unconditional branching */
  152|    665|
  153|    665|        // Jump
  154|    665|        InitInstruction(OpCode::J, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  155|    665|                        RegisterAccessType::None, impl::J);
  156|    665|
  157|    665|        // Jump to register
  158|    665|        InitInstruction(OpCode::JR, ArgumentType::IntRegister, ArgumentType::None,
  159|    665|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::JR);
  160|    665|
  161|    665|        // Jump and link
  162|    665|        InitInstruction(OpCode::JAL, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  163|    665|                        RegisterAccessType::Unsigned, impl::JAL);
  164|    665|
  165|    665|        // Jump and link to register
  166|    665|        InitInstruction(OpCode::JALR, ArgumentType::IntRegister, ArgumentType::None,
  167|    665|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::JALR);
  168|    665|
  169|    665|        /* Loading data */
  170|    665|
  171|    665|        // Load byte
  172|    665|        InitInstruction(OpCode::LB, ArgumentType::IntRegister,
  173|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  174|    665|                        ArgumentType::None, RegisterAccessType::Signed, impl::LB);
  175|    665|
  176|    665|        // Load byte unsigned
  177|    665|        InitInstruction(OpCode::LBU, ArgumentType::IntRegister,
  178|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  179|    665|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LBU);
  180|    665|
  181|    665|        // Load half word
  182|    665|        InitInstruction(OpCode::LH, ArgumentType::IntRegister,
  183|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  184|    665|                        ArgumentType::None, RegisterAccessType::Signed, impl::LH);
  185|    665|
  186|    665|        // Load half word unsigned
  187|    665|        InitInstruction(OpCode::LHU, ArgumentType::IntRegister,
  188|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  189|    665|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LHU);
  190|    665|
  191|    665|        // Load word
  192|    665|        InitInstruction(OpCode::LW, ArgumentType::IntRegister,
  193|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  194|    665|                        ArgumentType::None, RegisterAccessType::Signed, impl::LW);
  195|    665|
  196|    665|        // Load word unsigned
  197|    665|        InitInstruction(OpCode::LWU, ArgumentType::IntRegister,
  198|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  199|    665|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LWU);
  200|    665|
  201|    665|        /* Storing data */
  202|    665|
  203|    665|        // Store byte
  204|    665|        InitInstruction(OpCode::SB,
  205|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  206|    665|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  207|    665|                        impl::SB);
  208|    665|
  209|    665|        // Store byte unsigned
  210|    665|        InitInstruction(OpCode::SBU,
  211|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  212|    665|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  213|    665|                        impl::SBU);
  214|    665|
  215|    665|        // Store half word
  216|    665|        InitInstruction(OpCode::SH,
  217|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  218|    665|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  219|    665|                        impl::SH);
  220|    665|
  221|    665|        // Store half word unsigned
  222|    665|        InitInstruction(OpCode::SHU,
  223|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  224|    665|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  225|    665|                        impl::SHU);
  226|    665|
  227|    665|        // Store word
  228|    665|        InitInstruction(OpCode::SW,
  229|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  230|    665|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  231|    665|                        impl::SW);
  232|    665|
  233|    665|        // Store word unsigned
  234|    665|        InitInstruction(OpCode::SWU,
  235|    665|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  236|    665|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  237|    665|                        impl::SWU);
  238|    665|
  239|    665|        /* Floating pointer operations */
  240|    665|        InitInstruction(OpCode::ADDF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  241|    665|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::ADDF);
  242|    665|
  243|    665|        /* Special */
  244|    665|
  245|    665|        // Trap
  246|    665|        InitInstruction(OpCode::TRAP, ArgumentType::ImmediateInteger, ArgumentType::None,
  247|    665|                        ArgumentType::None, RegisterAccessType::None, impl::TRAP);
  248|    665|
  249|    665|        // Halt
  250|    665|        InitInstruction(OpCode::HALT, ArgumentType::None, ArgumentType::None, ArgumentType::None,
  251|    665|                        RegisterAccessType::None, impl::HALT);
  252|    665|
  253|    665|        // No operation
  254|    665|        InitInstruction(OpCode::NOP, ArgumentType::None, ArgumentType::None, ArgumentType::None,
  255|    665|                        RegisterAccessType::None, impl::NOP);
  256|    665|
  257|    665|        return true;
  258|    665|    }
  259|       |
  260|       |    const InstructionInfo& InstructionLibrary::LookUp(OpCode instruction) const noexcept
  261|  49.7k|    {
  262|  49.7k|        return m_Instructions.at(static_cast<std::size_t>(instruction));
  263|  49.7k|    }
  264|       |
  265|       |    void InstructionLibrary::InitInstruction(OpCode opcode, ArgumentType arg1, ArgumentType arg2,
  266|       |                                             ArgumentType        arg3,
  267|       |                                             RegisterAccessType  register_access_type,
  268|       |                                             InstructionExecutor executor)
  269|  42.5k|    {
  270|  42.5k|        PHI_ASSERT(LookUp(opcode).GetExecutor() == nullptr, "Already registered instruction {}",
  271|  42.5k|                   magic_enum::enum_name(opcode));
  272|  42.5k|
  273|  42.5k|        m_Instructions.at(static_cast<std::size_t>(opcode)) =
  274|  42.5k|                InstructionInfo(opcode, arg1, arg2, arg3, register_access_type, executor);
  275|  42.5k|    }
  276|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/IntRegister.cpp:
    1|       |#include "DLX/IntRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    IntRegister::IntRegister()
    6|       |        : m_ValueSigned{0}
    7|       |        , m_IsReadOnly{false}
    8|  21.2k|    {}
    9|       |
   10|       |    void IntRegister::SetSignedValue(phi::i32 val)
   11|  36.4k|    {
   12|  36.4k|        m_ValueSigned = val;
   13|  36.4k|    }
   14|       |
   15|       |    void IntRegister::SetUnsignedValue(phi::u32 val)
   16|  10.0k|    {
   17|  10.0k|        m_ValueUnsigned = val;
   18|  10.0k|    }
   19|       |
   20|       |    phi::i32 IntRegister::GetSignedValue() const
   21|  33.1k|    {
   22|  33.1k|        return m_ValueSigned;
   23|  33.1k|    }
   24|       |
   25|       |    phi::u32 IntRegister::GetUnsignedValue() const
   26|  20.2k|    {
   27|  20.2k|        return m_ValueUnsigned;
   28|  20.2k|    }
   29|       |
   30|       |    phi::Boolean IntRegister::IsReadOnly() const
   31|  28.0k|    {
   32|  28.0k|        return m_IsReadOnly;
   33|  28.0k|    }
   34|       |
   35|       |    void IntRegister::SetReadOnly(phi::Boolean read_only)
   36|    665|    {
   37|    665|        m_IsReadOnly = read_only;
   38|    665|    }
   39|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionInfo.cpp:
    1|       |#include "DLX/InstructionInfo.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void InstructionInfo::Execute(Processor& processor, const InstructionArg& arg1,
    6|       |                                  const InstructionArg& arg2,
    7|       |                                  const InstructionArg& arg3) const noexcept
    8|  50.6k|    {
    9|  50.6k|        PHI_ASSERT(m_Executor, "No execution function defined");
   10|  50.6k|
   11|  50.6k|        m_Executor(processor, arg1, arg2, arg3);
   12|  50.6k|    }
   13|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionImplementation.cpp:
    1|       |#include "DLX/InstructionImplementation.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/Parser.hpp"
    5|       |#include "DLX/Processor.hpp"
    6|       |#include "DLX/RegisterNames.hpp"
    7|       |#include <string_view>
    8|       |
    9|       |namespace dlx
   10|       |{
   11|       |    static std::int32_t clear_top_n_bits(std::int32_t value, std::int32_t n)
   12|      2|    {
   13|      2|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behaviour");
   14|      2|
   15|      2|        return value & ~(-1 << (32 - n));
   16|      2|    }
   17|       |
   18|       |    static void JumpToLabel(Processor& processor, std::string_view label_name)
   19|  12.5k|    {
   20|  12.5k|        // Lookup the label
   21|  12.5k|        const phi::ObserverPtr<ParsedProgram> program = processor.GetCurrentProgramm();
   22|  12.5k|        PHI_ASSERT(program);
   23|  12.5k|
   24|  12.5k|        std::string label(label_name.data(), label_name.size());
   25|  12.5k|        if (program->m_JumpData.find(label) == program->m_JumpData.end())
   26|     14|        {
   27|     14|            PHI_LOG_ERROR("Unable to find jump label {}", label_name);
   28|     14|            processor.Raise(Exception::UnknownLabel);
   29|     14|            return;
   30|     14|        }
   31|  12.5k|
   32|  12.5k|        // Set program counter
   33|  12.5k|        processor.m_NextProgramCounter = program->m_JumpData.at(label);
   34|  12.5k|    }
   35|       |
   36|       |    static void JumpToRegister(Processor& processor, IntRegisterID reg_id)
   37|  20.0k|    {
   38|  20.0k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   39|  20.0k|
   40|  20.0k|        phi::u32 max_address =
   41|  20.0k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   42|  20.0k|        if (address >= max_address)
   43|      0|        {
   44|      0|            processor.Raise(Exception::AddressOutOfBounds);
   45|      0|            return;
   46|      0|        }
   47|  20.0k|
   48|  20.0k|        processor.m_NextProgramCounter = address.get();
   49|  20.0k|    }
   50|       |
   51|       |    static std::optional<phi::i32> CalculateDisplacementAddress(
   52|       |            Processor& processor, const InstructionArg::AddressDisplacement& adr_displacement)
   53|  2.51k|    {
   54|  2.51k|        phi::i32 register_value = processor.IntRegisterGetSignedValue(adr_displacement.register_id);
   55|  2.51k|
   56|  2.51k|        phi::i32 address = adr_displacement.displacement + register_value;
   57|  2.51k|
   58|  2.51k|        if (address < 0)
   59|      0|        {
   60|      0|            processor.Raise(Exception::AddressOutOfBounds);
   61|      0|            return {};
   62|      0|        }
   63|  2.51k|
   64|  2.51k|        return address;
   65|  2.51k|    }
   66|       |
   67|       |    static std::optional<phi::i32> GetLoadStoreAddress(Processor&           processor,
   68|       |                                                       const InstructionArg argument)
   69|  2.53k|    {
   70|  2.53k|        if (argument.GetType() == ArgumentType::ImmediateInteger)
   71|     20|        {
   72|     20|            const auto& imm_value = argument.AsImmediateValue();
   73|     20|
   74|     20|            if (imm_value.signed_value < 0)
   75|      2|            {
   76|      2|                return {};
   77|      2|            }
   78|     18|
   79|     18|            return imm_value.signed_value;
   80|     18|        }
   81|  2.51k|        else if (argument.GetType() == ArgumentType::AddressDisplacement)
   82|  2.51k|        {
   83|  2.51k|            const auto& adr_displacement = argument.AsAddressDisplacement();
   84|  2.51k|            return CalculateDisplacementAddress(processor, adr_displacement);
   85|  2.51k|        }
   86|      0|        else
   87|      0|        {
   88|      0|            PHI_ASSERT_NOT_REACHED();
   89|      0|        }
   90|  2.53k|    }
   91|       |
   92|       |    static void SafeWriteInteger(Processor& processor, IntRegisterID dest_reg, phi::i64 value)
   93|  2.75k|    {
   94|  2.75k|        constexpr phi::i64 min = phi::i32::limits_type::min();
   95|  2.75k|        constexpr phi::i64 max = phi::i32::limits_type::max();
   96|  2.75k|
   97|  2.75k|        // Check for underflow
   98|  2.75k|        if (value < min)
   99|      0|        {
  100|      0|            processor.Raise(Exception::Underflow);
  101|      0|
  102|      0|            value = max + (value % (min - 1));
  103|      0|        }
  104|  2.75k|        // Check for overflow
  105|  2.75k|        else if (value > max)
  106|      1|        {
  107|      1|            processor.Raise(Exception::Overflow);
  108|      1|
  109|      1|            value = min + (value % (max + 1));
  110|      1|        }
  111|  2.75k|
  112|  2.75k|        PHI_ASSERT(value >= min);
  113|  2.75k|        PHI_ASSERT(value <= max);
  114|  2.75k|
  115|  2.75k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.get()));
  116|  2.75k|    }
  117|       |
  118|       |    static void SafeWriteInteger(Processor& processor, IntRegisterID dest_reg, phi::u64 value)
  119|    157|    {
  120|    157|        constexpr phi::u64 min = phi::u32::limits_type::min();
  121|    157|        constexpr phi::u64 max = phi::u32::limits_type::max();
  122|    157|
  123|    157|        // Check for overflow
  124|    157|        if (value > max)
  125|      0|        {
  126|      0|            processor.Raise(Exception::Overflow);
  127|      0|
  128|      0|            value %= max + 1u;
  129|      0|        }
  130|    157|
  131|    157|        PHI_ASSERT(value <= max);
  132|    157|
  133|    157|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.get()));
  134|    157|    }
  135|       |
  136|       |    static void Addition(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs, phi::i32 rhs)
  137|  2.59k|    {
  138|  2.59k|        phi::i64 res = phi::i64(lhs) + rhs;
  139|  2.59k|
  140|  2.59k|        SafeWriteInteger(processor, dest_reg, res);
  141|  2.59k|    }
  142|       |
  143|       |    static void Addition(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs, phi::u32 rhs)
  144|     94|    {
  145|     94|        phi::u64 res = phi::u64(lhs) + rhs;
  146|     94|
  147|     94|        SafeWriteInteger(processor, dest_reg, res);
  148|     94|    }
  149|       |
  150|       |    static void Subtraction(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  151|       |                            phi::i32 rhs)
  152|    104|    {
  153|    104|        phi::i64 res = phi::i64(lhs) - rhs;
  154|    104|
  155|    104|        SafeWriteInteger(processor, dest_reg, res);
  156|    104|    }
  157|       |
  158|       |    static void Subtraction(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  159|       |                            phi::u32 rhs)
  160|     37|    {
  161|     37|        constexpr phi::u32 max = phi::u32::limits_type::max();
  162|     37|
  163|     37|        if (lhs < rhs)
  164|      1|        {
  165|      1|            processor.Raise(Exception::Underflow);
  166|      1|
  167|      1|            phi::u64 res = max - rhs + lhs + 1u;
  168|      1|            SafeWriteInteger(processor, dest_reg, res);
  169|      1|            return;
  170|      1|        }
  171|     36|
  172|     36|        phi::u64 res = phi::u64(lhs) - rhs;
  173|     36|
  174|     36|        SafeWriteInteger(processor, dest_reg, res);
  175|     36|    }
  176|       |
  177|       |    static void Multiplication(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  178|       |                               phi::i32 rhs)
  179|     48|    {
  180|     48|        phi::i64 res = phi::i64(lhs) * rhs;
  181|     48|
  182|     48|        SafeWriteInteger(processor, dest_reg, res);
  183|     48|    }
  184|       |
  185|       |    static void Multiplication(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  186|       |                               phi::u32 rhs)
  187|     25|    {
  188|     25|        phi::u64 res = phi::u64(lhs) * rhs;
  189|     25|
  190|     25|        SafeWriteInteger(processor, dest_reg, res);
  191|     25|    }
  192|       |
  193|       |    static void Division(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs, phi::i32 rhs)
  194|     49|    {
  195|     49|        if (rhs == 0)
  196|     48|        {
  197|     48|            processor.Raise(Exception::DivideByZero);
  198|     48|            return;
  199|     48|        }
  200|      1|
  201|      1|        phi::i64 res = phi::i64(lhs) / rhs;
  202|      1|
  203|      1|        SafeWriteInteger(processor, dest_reg, res);
  204|      1|    }
  205|       |
  206|       |    static void Division(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs, phi::u32 rhs)
  207|      3|    {
  208|      3|        if (rhs == 0u)
  209|      2|        {
  210|      2|            processor.Raise(Exception::DivideByZero);
  211|      2|            return;
  212|      2|        }
  213|      1|
  214|      1|        phi::u64 res = phi::u64(lhs) / rhs;
  215|      1|
  216|      1|        SafeWriteInteger(processor, dest_reg, res);
  217|      1|    }
  218|       |
  219|       |    static void ShiftRightLogical(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  220|       |                                  phi::i32 shift)
  221|      6|    {
  222|      6|        // Prevent undefined behavior by shifting by more than 31
  223|      6|        if (shift > 31)
  224|      1|        {
  225|      1|            processor.Raise(Exception::BadShift);
  226|      1|
  227|      1|            // Just set register to 0
  228|      1|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  229|      1|            return;
  230|      1|        }
  231|      5|        else if (shift == 0)
  232|      2|        {
  233|      2|            // Do nothing when shifting by zero to prevent undefined behavior
  234|      2|            return;
  235|      2|        }
  236|      3|        else if (shift < 0)
  237|      1|        {
  238|      1|            processor.Raise(Exception::BadShift);
  239|      1|            return;
  240|      1|        }
  241|      2|
  242|      2|        phi::i32 new_value = base.get() >> shift.get();
  243|      2|
  244|      2|        new_value = clear_top_n_bits(new_value.get(), shift.get());
  245|      2|
  246|      2|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  247|      2|    }
  248|       |
  249|       |    static void ShiftRightArithmetic(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  250|       |                                     phi::i32 shift)
  251|      4|    {
  252|      4|        // Prevent undefined behavior by shifting by more than 31
  253|      4|        if (shift > 31)
  254|      1|        {
  255|      1|            processor.Raise(Exception::BadShift);
  256|      1|
  257|      1|            // Is negative ie. sign bit is set
  258|      1|            if (base < 0)
  259|      0|            {
  260|      0|                // Set every byte to 1
  261|      0|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  262|      0|            }
  263|      1|            else
  264|      1|            {
  265|      1|                // Set every byte to 0
  266|      1|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  267|      1|            }
  268|      1|            return;
  269|      1|        }
  270|      3|        else if (shift < 0)
  271|      1|        {
  272|      1|            processor.Raise(Exception::BadShift);
  273|      1|            return;
  274|      1|        }
  275|      2|
  276|      2|        phi::i32 new_value = base.get() >> shift.get();
  277|      2|
  278|      2|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  279|      2|    }
  280|       |
  281|       |    // Behavior is the same for logical and arithmetic shifts
  282|       |    static void ShiftLeft(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  283|       |                          phi::i32 shift)
  284|     10|    {
  285|     10|        if (shift > 31)
  286|      2|        {
  287|      2|            processor.Raise(Exception::BadShift);
  288|      2|
  289|      2|            // Just set register to 0
  290|      2|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  291|      2|            return;
  292|      2|        }
  293|      8|        else if (shift < 0)
  294|      2|        {
  295|      2|            processor.Raise(Exception::BadShift);
  296|      2|            return;
  297|      2|        }
  298|      6|
  299|      6|        phi::i32 new_value = base.get() << shift.get();
  300|      6|
  301|      6|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  302|      6|    }
  303|       |
  304|       |    namespace impl
  305|       |    {
  306|       |        void ADD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  307|       |                 const InstructionArg& arg3)
  308|  2.54k|        {
  309|  2.54k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  310|  2.54k|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  311|  2.54k|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  312|  2.54k|
  313|  2.54k|            const auto& dest_reg = arg1.AsRegisterInt();
  314|  2.54k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  315|  2.54k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  316|  2.54k|
  317|  2.54k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  318|  2.54k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  319|  2.54k|
  320|  2.54k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  321|  2.54k|        }
  322|       |
  323|       |        void ADDI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  324|       |                  const InstructionArg& arg3)
  325|     49|        {
  326|     49|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  327|     49|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  328|     49|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  329|     49|
  330|     49|            const auto& dest_reg  = arg1.AsRegisterInt();
  331|     49|            const auto& src_reg   = arg2.AsRegisterInt();
  332|     49|            const auto& imm_value = arg3.AsImmediateValue();
  333|     49|
  334|     49|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  335|     49|
  336|     49|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  337|     49|        }
  338|       |
  339|       |        void ADDU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  340|       |                  const InstructionArg& arg3)
  341|     47|        {
  342|     47|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  343|     47|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  344|     47|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  345|     47|
  346|     47|            const auto& dest_reg = arg1.AsRegisterInt();
  347|     47|            const auto& lhs_reg  = arg2.AsRegisterInt();
  348|     47|            const auto& rhs_reg  = arg3.AsRegisterInt();
  349|     47|
  350|     47|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  351|     47|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  352|     47|
  353|     47|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  354|     47|        }
  355|       |
  356|       |        void ADDUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  357|       |                   const InstructionArg& arg3)
  358|     47|        {
  359|     47|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  360|     47|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  361|     47|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  362|     47|
  363|     47|            const auto& dest_reg  = arg1.AsRegisterInt();
  364|     47|            const auto& src_reg   = arg2.AsRegisterInt();
  365|     47|            const auto& imm_value = arg3.AsImmediateValue();
  366|     47|
  367|     47|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  368|     47|
  369|     47|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  370|     47|        }
  371|       |
  372|       |        void SUB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  373|       |                 const InstructionArg& arg3)
  374|     47|        {
  375|     47|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  376|     47|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  377|     47|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  378|     47|
  379|     47|            const auto& dest_reg = arg1.AsRegisterInt();
  380|     47|            const auto& lhs_reg  = arg2.AsRegisterInt();
  381|     47|            const auto& rhs_reg  = arg3.AsRegisterInt();
  382|     47|
  383|     47|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  384|     47|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  385|     47|
  386|     47|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  387|     47|        }
  388|       |
  389|       |        void SUBI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  390|       |                  const InstructionArg& arg3)
  391|     57|        {
  392|     57|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  393|     57|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  394|     57|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  395|     57|
  396|     57|            const auto& dest_reg  = arg1.AsRegisterInt();
  397|     57|            const auto& src_reg   = arg2.AsRegisterInt();
  398|     57|            const auto& imm_value = arg3.AsImmediateValue();
  399|     57|
  400|     57|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  401|     57|
  402|     57|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  403|     57|        }
  404|       |
  405|       |        void SUBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  406|       |                  const InstructionArg& arg3)
  407|     24|        {
  408|     24|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  409|     24|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  410|     24|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  411|     24|
  412|     24|            const auto& dest_reg = arg1.AsRegisterInt();
  413|     24|            const auto& lhs_reg  = arg2.AsRegisterInt();
  414|     24|            const auto& rhs_reg  = arg3.AsRegisterInt();
  415|     24|
  416|     24|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  417|     24|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  418|     24|
  419|     24|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  420|     24|        }
  421|       |
  422|       |        void SUBUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  423|       |                   const InstructionArg& arg3)
  424|     13|        {
  425|     13|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  426|     13|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  427|     13|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  428|     13|
  429|     13|            const auto& dest_reg  = arg1.AsRegisterInt();
  430|     13|            const auto& src_reg   = arg2.AsRegisterInt();
  431|     13|            const auto& imm_value = arg3.AsImmediateValue();
  432|     13|
  433|     13|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  434|     13|
  435|     13|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  436|     13|        }
  437|       |
  438|       |        void MULT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  439|       |                  const InstructionArg& arg3)
  440|     24|        {
  441|     24|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  442|     24|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  443|     24|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  444|     24|
  445|     24|            const auto& dest_reg = arg1.AsRegisterInt();
  446|     24|            const auto& lhs_reg  = arg2.AsRegisterInt();
  447|     24|            const auto& rhs_reg  = arg3.AsRegisterInt();
  448|     24|
  449|     24|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  450|     24|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  451|     24|
  452|     24|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  453|     24|        }
  454|       |
  455|       |        void MULTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  456|       |                   const InstructionArg& arg3)
  457|     24|        {
  458|     24|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  459|     24|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  460|     24|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  461|     24|
  462|     24|            const auto& dest_reg  = arg1.AsRegisterInt();
  463|     24|            const auto& src_reg   = arg2.AsRegisterInt();
  464|     24|            const auto& imm_value = arg3.AsImmediateValue();
  465|     24|
  466|     24|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  467|     24|
  468|     24|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  469|     24|        }
  470|       |
  471|       |        void MULTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  472|       |                   const InstructionArg& arg3)
  473|     24|        {
  474|     24|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  475|     24|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  476|     24|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  477|     24|
  478|     24|            const auto& dest_reg = arg1.AsRegisterInt();
  479|     24|            const auto& lhs_reg  = arg2.AsRegisterInt();
  480|     24|            const auto& rhs_reg  = arg3.AsRegisterInt();
  481|     24|
  482|     24|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  483|     24|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  484|     24|
  485|     24|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  486|     24|        }
  487|       |
  488|       |        void MULTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  489|       |                    const InstructionArg& arg3)
  490|      1|        {
  491|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  492|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  493|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  494|      1|
  495|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  496|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  497|      1|            const auto& imm_value = arg3.AsImmediateValue();
  498|      1|
  499|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  500|      1|
  501|      1|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  502|      1|        }
  503|       |
  504|       |        void DIV(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  505|       |                 const InstructionArg& arg3)
  506|     47|        {
  507|     47|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  508|     47|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  509|     47|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  510|     47|
  511|     47|            const auto& dest_reg = arg1.AsRegisterInt();
  512|     47|            const auto& lhs_reg  = arg2.AsRegisterInt();
  513|     47|            const auto& rhs_reg  = arg3.AsRegisterInt();
  514|     47|
  515|     47|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  516|     47|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  517|     47|
  518|     47|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  519|     47|        }
  520|       |
  521|       |        void DIVI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  522|       |                  const InstructionArg& arg3)
  523|      2|        {
  524|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  525|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  526|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  527|      2|
  528|      2|            const auto& dest_reg  = arg1.AsRegisterInt();
  529|      2|            const auto& src_reg   = arg2.AsRegisterInt();
  530|      2|            const auto& imm_value = arg3.AsImmediateValue();
  531|      2|
  532|      2|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  533|      2|
  534|      2|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  535|      2|        }
  536|       |
  537|       |        void DIVU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  538|       |                  const InstructionArg& arg3)
  539|      1|        {
  540|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  541|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  542|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  543|      1|
  544|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  545|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  546|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  547|      1|
  548|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  549|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  550|      1|
  551|      1|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  552|      1|        }
  553|       |
  554|       |        void DIVUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  555|       |                   const InstructionArg& arg3)
  556|      2|        {
  557|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  558|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  559|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  560|      2|
  561|      2|            const auto& dest_reg  = arg1.AsRegisterInt();
  562|      2|            const auto& src_reg   = arg2.AsRegisterInt();
  563|      2|            const auto& imm_value = arg3.AsImmediateValue();
  564|      2|
  565|      2|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  566|      2|
  567|      2|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  568|      2|        }
  569|       |
  570|       |        void SLL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  571|       |                 const InstructionArg& arg3)
  572|      1|        {
  573|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  574|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  575|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  576|      1|
  577|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  578|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  579|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  580|      1|
  581|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  582|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  583|      1|
  584|      1|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  585|      1|        }
  586|       |
  587|       |        void SLLI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  588|       |                  const InstructionArg& arg3)
  589|      4|        {
  590|      4|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  591|      4|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  592|      4|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  593|      4|
  594|      4|            const auto& dest_reg  = arg1.AsRegisterInt();
  595|      4|            const auto& src_reg   = arg2.AsRegisterInt();
  596|      4|            const auto& imm_value = arg3.AsImmediateValue();
  597|      4|
  598|      4|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  599|      4|            phi::i32 shift_value = imm_value.signed_value;
  600|      4|
  601|      4|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  602|      4|        }
  603|       |
  604|       |        void SRL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  605|       |                 const InstructionArg& arg3)
  606|      2|        {
  607|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  608|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  609|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  610|      2|
  611|      2|            const auto& dest_reg = arg1.AsRegisterInt();
  612|      2|            const auto& lhs_reg  = arg2.AsRegisterInt();
  613|      2|            const auto& rhs_reg  = arg3.AsRegisterInt();
  614|      2|
  615|      2|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  616|      2|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  617|      2|
  618|      2|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  619|      2|        }
  620|       |
  621|       |        void SRLI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  622|       |                  const InstructionArg& arg3)
  623|      4|        {
  624|      4|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  625|      4|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  626|      4|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  627|      4|
  628|      4|            const auto& dest_reg  = arg1.AsRegisterInt();
  629|      4|            const auto& src_reg   = arg2.AsRegisterInt();
  630|      4|            const auto& imm_value = arg3.AsImmediateValue();
  631|      4|
  632|      4|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  633|      4|            phi::i32 shift_value = imm_value.signed_value;
  634|      4|
  635|      4|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  636|      4|        }
  637|       |
  638|       |        void SLA(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  639|       |                 const InstructionArg& arg3)
  640|      2|        {
  641|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  642|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  643|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  644|      2|
  645|      2|            const auto& dest_reg = arg1.AsRegisterInt();
  646|      2|            const auto& lhs_reg  = arg2.AsRegisterInt();
  647|      2|            const auto& rhs_reg  = arg3.AsRegisterInt();
  648|      2|
  649|      2|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  650|      2|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  651|      2|
  652|      2|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  653|      2|        }
  654|       |
  655|       |        void SLAI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  656|       |                  const InstructionArg& arg3)
  657|      3|        {
  658|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  659|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  660|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  661|      3|
  662|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  663|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  664|      3|            const auto& imm_value = arg3.AsImmediateValue();
  665|      3|
  666|      3|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  667|      3|            phi::i32 shift_value = imm_value.signed_value;
  668|      3|
  669|      3|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  670|      3|        }
  671|       |
  672|       |        void SRA(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  673|       |                 const InstructionArg& arg3)
  674|      1|        {
  675|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  676|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  677|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  678|      1|
  679|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  680|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  681|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  682|      1|
  683|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  684|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  685|      1|
  686|      1|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  687|      1|        }
  688|       |
  689|       |        void SRAI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  690|       |                  const InstructionArg& arg3)
  691|      3|        {
  692|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  693|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  694|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  695|      3|
  696|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  697|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  698|      3|            const auto& imm_value = arg3.AsImmediateValue();
  699|      3|
  700|      3|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  701|      3|            phi::i32 shift_value = imm_value.signed_value;
  702|      3|
  703|      3|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  704|      3|        }
  705|       |
  706|       |        void AND(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  707|       |                 const InstructionArg& arg3)
  708|     23|        {
  709|     23|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  710|     23|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  711|     23|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  712|     23|
  713|     23|            const auto& dest_reg = arg1.AsRegisterInt();
  714|     23|            const auto& lhs_reg  = arg2.AsRegisterInt();
  715|     23|            const auto& rhs_reg  = arg3.AsRegisterInt();
  716|     23|
  717|     23|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  718|     23|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  719|     23|            phi::i32 new_value = lhs_value.get() & rhs_value.get();
  720|     23|
  721|     23|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  722|     23|        }
  723|       |
  724|       |        void ANDI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  725|       |                  const InstructionArg& arg3)
  726|     23|        {
  727|     23|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  728|     23|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  729|     23|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  730|     23|
  731|     23|            const auto& dest_reg  = arg1.AsRegisterInt();
  732|     23|            const auto& src_reg   = arg2.AsRegisterInt();
  733|     23|            const auto& imm_value = arg3.AsImmediateValue();
  734|     23|
  735|     23|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  736|     23|            phi::i32 new_value = src_value.get() & imm_value.signed_value.get();
  737|     23|
  738|     23|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  739|     23|        }
  740|       |
  741|       |        void OR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  742|       |                const InstructionArg& arg3)
  743|     23|        {
  744|     23|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  745|     23|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  746|     23|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  747|     23|
  748|     23|            const auto& dest_reg = arg1.AsRegisterInt();
  749|     23|            const auto& lhs_reg  = arg2.AsRegisterInt();
  750|     23|            const auto& rhs_reg  = arg3.AsRegisterInt();
  751|     23|
  752|     23|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  753|     23|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  754|     23|            phi::i32 new_value = lhs_value.get() | rhs_value.get();
  755|     23|
  756|     23|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  757|     23|        }
  758|       |
  759|       |        void ORI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  760|       |                 const InstructionArg& arg3)
  761|      1|        {
  762|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  763|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  764|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  765|      1|
  766|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  767|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  768|      1|            const auto& imm_value = arg3.AsImmediateValue();
  769|      1|
  770|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  771|      1|            phi::i32 new_value = src_value.get() | imm_value.signed_value.get();
  772|      1|
  773|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  774|      1|        }
  775|       |
  776|       |        void XOR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  777|       |                 const InstructionArg& arg3)
  778|      1|        {
  779|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  780|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  781|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  782|      1|
  783|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  784|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  785|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  786|      1|
  787|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  788|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  789|      1|            phi::i32 new_value = lhs_value.get() ^ rhs_value.get();
  790|      1|
  791|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  792|      1|        }
  793|       |
  794|       |        void XORI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  795|       |                  const InstructionArg& arg3)
  796|      1|        {
  797|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  798|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  799|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  800|      1|
  801|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  802|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  803|      1|            const auto& imm_value = arg3.AsImmediateValue();
  804|      1|
  805|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  806|      1|            phi::i32 new_value = src_value.get() ^ imm_value.signed_value.get();
  807|      1|
  808|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  809|      1|        }
  810|       |
  811|       |        void SLT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  812|       |                 const InstructionArg& arg3)
  813|      1|        {
  814|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  815|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  816|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  817|      1|
  818|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  819|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  820|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  821|      1|
  822|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  823|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  824|      1|
  825|      1|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  826|      1|
  827|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  828|      1|        }
  829|       |
  830|       |        void SLTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  831|       |                  const InstructionArg& arg3)
  832|      1|        {
  833|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  834|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  835|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  836|      1|
  837|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  838|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  839|      1|            const auto& imm_value = arg3.AsImmediateValue();
  840|      1|
  841|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  842|      1|
  843|      1|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  844|      1|
  845|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  846|      1|        }
  847|       |
  848|       |        void SGT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  849|       |                 const InstructionArg& arg3)
  850|      1|        {
  851|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  852|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  853|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  854|      1|
  855|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  856|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  857|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  858|      1|
  859|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  860|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  861|      1|
  862|      1|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  863|      1|
  864|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  865|      1|        }
  866|       |
  867|       |        void SGTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  868|       |                  const InstructionArg& arg3)
  869|      1|        {
  870|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  871|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  872|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  873|      1|
  874|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  875|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  876|      1|            const auto& imm_value = arg3.AsImmediateValue();
  877|      1|
  878|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  879|      1|
  880|      1|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  881|      1|
  882|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  883|      1|        }
  884|       |
  885|       |        void SLE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  886|       |                 const InstructionArg& arg3)
  887|      1|        {
  888|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  889|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  890|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  891|      1|
  892|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  893|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  894|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  895|      1|
  896|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  897|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  898|      1|
  899|      1|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  900|      1|
  901|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  902|      1|        }
  903|       |
  904|       |        void SLEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  905|       |                  const InstructionArg& arg3)
  906|      1|        {
  907|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  908|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  909|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  910|      1|
  911|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  912|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  913|      1|            const auto& imm_value = arg3.AsImmediateValue();
  914|      1|
  915|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  916|      1|
  917|      1|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  918|      1|
  919|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  920|      1|        }
  921|       |
  922|       |        void SGE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  923|       |                 const InstructionArg& arg3)
  924|      1|        {
  925|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  926|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  927|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  928|      1|
  929|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  930|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  931|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  932|      1|
  933|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  934|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  935|      1|
  936|      1|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  937|      1|
  938|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  939|      1|        }
  940|       |
  941|       |        void SGEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  942|       |                  const InstructionArg& arg3)
  943|     24|        {
  944|     24|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  945|     24|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  946|     24|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  947|     24|
  948|     24|            const auto& dest_reg  = arg1.AsRegisterInt();
  949|     24|            const auto& src_reg   = arg2.AsRegisterInt();
  950|     24|            const auto& imm_value = arg3.AsImmediateValue();
  951|     24|
  952|     24|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  953|     24|
  954|     24|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  955|     24|
  956|     24|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  957|     24|        }
  958|       |
  959|       |        void SEQ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  960|       |                 const InstructionArg& arg3)
  961|  12.5k|        {
  962|  12.5k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  963|  12.5k|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  964|  12.5k|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  965|  12.5k|
  966|  12.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  967|  12.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  968|  12.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  969|  12.5k|
  970|  12.5k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  971|  12.5k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  972|  12.5k|
  973|  12.5k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  974|  12.5k|
  975|  12.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  976|  12.5k|        }
  977|       |
  978|       |        void SEQI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  979|       |                  const InstructionArg& arg3)
  980|      1|        {
  981|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  982|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  983|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  984|      1|
  985|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  986|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  987|      1|            const auto& imm_value = arg3.AsImmediateValue();
  988|      1|
  989|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  990|      1|
  991|      1|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  992|      1|
  993|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  994|      1|        }
  995|       |
  996|       |        void SNE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  997|       |                 const InstructionArg& arg3)
  998|      1|        {
  999|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1000|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1001|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1002|      1|
 1003|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1004|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1005|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1006|      1|
 1007|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1008|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1009|      1|
 1010|      1|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
 1011|      1|
 1012|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1013|      1|        }
 1014|       |
 1015|       |        void SNEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1016|       |                  const InstructionArg& arg3)
 1017|      1|        {
 1018|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1019|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1020|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1021|      1|
 1022|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1023|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1024|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1025|      1|
 1026|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1027|      1|
 1028|      1|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
 1029|      1|
 1030|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1031|      1|        }
 1032|       |
 1033|       |        void BEQZ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1034|       |                  const InstructionArg& arg3)
 1035|      4|        {
 1036|      4|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1037|      4|            PHI_ASSERT(arg2.GetType() == ArgumentType::Label);
 1038|      4|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1039|      4|
 1040|      4|            const auto& test_reg   = arg1.AsRegisterInt();
 1041|      4|            const auto& jump_label = arg2.AsLabel();
 1042|      4|
 1043|      4|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1044|      4|
 1045|      4|            if (test_value == 0)
 1046|      4|            {
 1047|      4|                JumpToLabel(processor, jump_label.label_name);
 1048|      4|            }
 1049|      4|        }
 1050|       |
 1051|       |        void BNEZ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1052|       |                  const InstructionArg& arg3)
 1053|      2|        {
 1054|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1055|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::Label);
 1056|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1057|      2|
 1058|      2|            const auto& test_reg   = arg1.AsRegisterInt();
 1059|      2|            const auto& jump_label = arg2.AsLabel();
 1060|      2|
 1061|      2|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1062|      2|
 1063|      2|            if (test_value != 0)
 1064|      1|            {
 1065|      1|                JumpToLabel(processor, jump_label.label_name);
 1066|      1|            }
 1067|      2|        }
 1068|       |
 1069|       |        void J(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1070|       |               const InstructionArg& arg3)
 1071|  12.5k|        {
 1072|  12.5k|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1073|  12.5k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1074|  12.5k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1075|  12.5k|
 1076|  12.5k|            const auto& jump_label = arg1.AsLabel();
 1077|  12.5k|
 1078|  12.5k|            JumpToLabel(processor, jump_label.label_name);
 1079|  12.5k|        }
 1080|       |
 1081|       |        void JR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1082|       |                const InstructionArg& arg3)
 1083|  10.0k|        {
 1084|  10.0k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1085|  10.0k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1086|  10.0k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1087|  10.0k|
 1088|  10.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1089|  10.0k|
 1090|  10.0k|            JumpToRegister(processor, jump_register.register_id);
 1091|  10.0k|        }
 1092|       |
 1093|       |        void JAL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1094|       |                 const InstructionArg& arg3)
 1095|      1|        {
 1096|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1097|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1098|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1099|      1|
 1100|      1|            const auto& jump_label = arg1.AsLabel();
 1101|      1|
 1102|      1|            processor.IntRegisterSetUnsignedValue(
 1103|      1|                    IntRegisterID::R31,
 1104|      1|                    static_cast<std::uint32_t>(processor.m_NextProgramCounter.get()));
 1105|      1|
 1106|      1|            JumpToLabel(processor, jump_label.label_name);
 1107|      1|        }
 1108|       |
 1109|       |        void JALR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1110|       |                  const InstructionArg& arg3)
 1111|  10.0k|        {
 1112|  10.0k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1113|  10.0k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1114|  10.0k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1115|  10.0k|
 1116|  10.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1117|  10.0k|
 1118|  10.0k|            processor.IntRegisterSetUnsignedValue(
 1119|  10.0k|                    IntRegisterID::R31,
 1120|  10.0k|                    static_cast<std::uint32_t>(processor.m_NextProgramCounter.get()));
 1121|  10.0k|
 1122|  10.0k|            JumpToRegister(processor, jump_register.register_id);
 1123|  10.0k|        }
 1124|       |
 1125|       |        void LB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1126|       |                const InstructionArg& arg3)
 1127|      1|        {
 1128|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1129|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1130|      1|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1131|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1132|      1|
 1133|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1134|      1|
 1135|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1136|      1|
 1137|      1|            if (!optional_address.has_value())
 1138|      0|            {
 1139|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1140|      0|                return;
 1141|      0|            }
 1142|      1|
 1143|      1|            phi::i32 address = optional_address.value();
 1144|      1|
 1145|      1|            auto optional_value =
 1146|      1|                    processor.m_MemoryBlock.LoadByte(static_cast<std::size_t>(address.get()));
 1147|      1|
 1148|      1|            if (!optional_value.has_value())
 1149|      0|            {
 1150|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1151|      0|                PHI_LOG_ERROR("Failed to load byte at address {}", address.get());
 1152|      0|                return;
 1153|      0|            }
 1154|      1|
 1155|      1|            phi::i32 value = optional_value.value();
 1156|      1|
 1157|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1158|      1|        }
 1159|       |
 1160|       |        void LBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1161|       |                 const InstructionArg& arg3)
 1162|      2|        {
 1163|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1164|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1165|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1166|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1167|      2|
 1168|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1169|      2|
 1170|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1171|      2|
 1172|      2|            if (!optional_address.has_value())
 1173|      0|            {
 1174|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1175|      0|                return;
 1176|      0|            }
 1177|      2|
 1178|      2|            phi::i32 address = optional_address.value();
 1179|      2|
 1180|      2|            auto optional_value = processor.m_MemoryBlock.LoadUnsignedByte(
 1181|      2|                    static_cast<std::size_t>(address.get()));
 1182|      2|
 1183|      2|            if (!optional_value.has_value())
 1184|      0|            {
 1185|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1186|      0|                PHI_LOG_ERROR("Failed to load unsigned byte at address {}", address.get());
 1187|      0|                return;
 1188|      0|            }
 1189|      2|
 1190|      2|            phi::i32 value = optional_value.value();
 1191|      2|
 1192|      2|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1193|      2|        }
 1194|       |
 1195|       |        void LH(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1196|       |                const InstructionArg& arg3)
 1197|      2|        {
 1198|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1199|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1200|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1201|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1202|      2|
 1203|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1204|      2|
 1205|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1206|      2|
 1207|      2|            if (!optional_address.has_value())
 1208|      0|            {
 1209|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1210|      0|                return;
 1211|      0|            }
 1212|      2|
 1213|      2|            phi::i32 address = optional_address.value();
 1214|      2|
 1215|      2|            auto optional_value =
 1216|      2|                    processor.m_MemoryBlock.LoadHalfWord(static_cast<std::size_t>(address.get()));
 1217|      2|
 1218|      2|            if (!optional_value.has_value())
 1219|      0|            {
 1220|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1221|      0|                PHI_LOG_ERROR("Failed to load half byte at address {}", address.get());
 1222|      0|                return;
 1223|      0|            }
 1224|      2|
 1225|      2|            phi::i32 value = optional_value.value();
 1226|      2|
 1227|      2|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1228|      2|        }
 1229|       |
 1230|       |        void LHU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1231|       |                 const InstructionArg& arg3)
 1232|      2|        {
 1233|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1234|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1235|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1236|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1237|      2|
 1238|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1239|      2|
 1240|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1241|      2|
 1242|      2|            if (!optional_address.has_value())
 1243|      0|            {
 1244|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1245|      0|                return;
 1246|      0|            }
 1247|      2|
 1248|      2|            phi::i32 address = optional_address.value();
 1249|      2|
 1250|      2|            auto optional_value = processor.m_MemoryBlock.LoadUnsignedHalfWord(
 1251|      2|                    static_cast<std::size_t>(address.get()));
 1252|      2|
 1253|      2|            if (!optional_value.has_value())
 1254|      0|            {
 1255|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1256|      0|                PHI_LOG_ERROR("Failed to load unsigned half byte at address {}", address.get());
 1257|      0|                return;
 1258|      0|            }
 1259|      2|
 1260|      2|            phi::i32 value = optional_value.value();
 1261|      2|
 1262|      2|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1263|      2|        }
 1264|       |
 1265|       |        void LW(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1266|       |                const InstructionArg& arg3)
 1267|  2.50k|        {
 1268|  2.50k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1269|  2.50k|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1270|  2.50k|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1271|  2.50k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1272|  2.50k|
 1273|  2.50k|            const auto& dest_reg = arg1.AsRegisterInt();
 1274|  2.50k|
 1275|  2.50k|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1276|  2.50k|
 1277|  2.50k|            if (!optional_address.has_value())
 1278|      1|            {
 1279|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1280|      1|                return;
 1281|      1|            }
 1282|  2.50k|
 1283|  2.50k|            phi::i32 address = optional_address.value();
 1284|  2.50k|
 1285|  2.50k|            auto optional_value =
 1286|  2.50k|                    processor.m_MemoryBlock.LoadWord(static_cast<std::size_t>(address.get()));
 1287|  2.50k|
 1288|  2.50k|            if (!optional_value.has_value())
 1289|      2|            {
 1290|      2|                processor.Raise(Exception::AddressOutOfBounds);
 1291|      2|                PHI_LOG_ERROR("Failed to load word at address {}", address.get());
 1292|      2|                return;
 1293|      2|            }
 1294|  2.50k|
 1295|  2.50k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1296|  2.50k|        }
 1297|       |
 1298|       |        void LWU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1299|       |                 const InstructionArg& arg3)
 1300|      2|        {
 1301|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1302|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1303|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1304|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1305|      2|
 1306|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1307|      2|
 1308|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1309|      2|
 1310|      2|            if (!optional_address.has_value())
 1311|      0|            {
 1312|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1313|      0|                return;
 1314|      0|            }
 1315|      2|
 1316|      2|            phi::i32 address = optional_address.value();
 1317|      2|
 1318|      2|            auto optional_value = processor.m_MemoryBlock.LoadUnsignedWord(
 1319|      2|                    static_cast<std::size_t>(address.get()));
 1320|      2|
 1321|      2|            if (!optional_value.has_value())
 1322|      0|            {
 1323|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1324|      0|                PHI_LOG_ERROR("Failed to load unsigned word at address {}", address.get());
 1325|      0|                return;
 1326|      0|            }
 1327|      2|
 1328|      2|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1329|      2|        }
 1330|       |
 1331|       |        void SB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1332|       |                const InstructionArg& arg3)
 1333|      4|        {
 1334|      4|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 1335|      4|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 1336|      4|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1337|      4|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1338|      4|
 1339|      4|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 1340|      4|
 1341|      4|            if (!optional_address.has_value())
 1342|      0|            {
 1343|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1344|      0|                return;
 1345|      0|            }
 1346|      4|
 1347|      4|            phi::i32 address = optional_address.value();
 1348|      4|
 1349|      4|            const auto& src_reg = arg2.AsRegisterInt();
 1350|      4|
 1351|      4|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1352|      4|
 1353|      4|            phi::Boolean success = processor.m_MemoryBlock.StoreByte(
 1354|      4|                    static_cast<std::size_t>(address.get()), static_cast<std::int8_t>(value.get()));
 1355|      4|
 1356|      4|            if (!success)
 1357|      2|            {
 1358|      2|                processor.Raise(Exception::AddressOutOfBounds);
 1359|      2|                PHI_LOG_ERROR("Failed to store byte at address {}", address.get());
 1360|      2|            }
 1361|      4|        }
 1362|       |
 1363|       |        void SBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1364|       |                 const InstructionArg& arg3)
 1365|      2|        {
 1366|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 1367|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 1368|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1369|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1370|      2|
 1371|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 1372|      2|
 1373|      2|            if (!optional_address.has_value())
 1374|      0|            {
 1375|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1376|      0|                return;
 1377|      0|            }
 1378|      2|
 1379|      2|            phi::i32 address = optional_address.value();
 1380|      2|
 1381|      2|            const auto& src_reg = arg2.AsRegisterInt();
 1382|      2|
 1383|      2|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1384|      2|
 1385|      2|            phi::Boolean success = processor.m_MemoryBlock.StoreUnsignedByte(
 1386|      2|                    static_cast<std::size_t>(address.get()),
 1387|      2|                    static_cast<std::uint8_t>(value.get()));
 1388|      2|
 1389|      2|            if (!success)
 1390|      0|            {
 1391|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1392|      0|                PHI_LOG_ERROR("Failed to store unsigned byte at address {}", address.get());
 1393|      0|            }
 1394|      2|        }
 1395|       |
 1396|       |        void SH(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1397|       |                const InstructionArg& arg3)
 1398|      2|        {
 1399|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 1400|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 1401|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1402|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1403|      2|
 1404|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 1405|      2|
 1406|      2|            if (!optional_address.has_value())
 1407|      0|            {
 1408|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1409|      0|                return;
 1410|      0|            }
 1411|      2|
 1412|      2|            phi::i32 address = optional_address.value();
 1413|      2|
 1414|      2|            const auto& src_reg = arg2.AsRegisterInt();
 1415|      2|
 1416|      2|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1417|      2|
 1418|      2|            phi::Boolean success =
 1419|      2|                    processor.m_MemoryBlock.StoreHalfWord(static_cast<std::size_t>(address.get()),
 1420|      2|                                                          static_cast<std::int16_t>(value.get()));
 1421|      2|
 1422|      2|            if (!success)
 1423|      0|            {
 1424|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1425|      0|                PHI_LOG_ERROR("Failed to store half word at address {}", address.get());
 1426|      0|            }
 1427|      2|        }
 1428|       |
 1429|       |        void SHU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1430|       |                 const InstructionArg& arg3)
 1431|      2|        {
 1432|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 1433|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 1434|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1435|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1436|      2|
 1437|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 1438|      2|
 1439|      2|            if (!optional_address.has_value())
 1440|      0|            {
 1441|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1442|      0|                return;
 1443|      0|            }
 1444|      2|
 1445|      2|            phi::i32 address = optional_address.value();
 1446|      2|
 1447|      2|            const auto& src_reg = arg2.AsRegisterInt();
 1448|      2|
 1449|      2|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1450|      2|
 1451|      2|            phi::Boolean success = processor.m_MemoryBlock.StoreUnsignedHalfWord(
 1452|      2|                    static_cast<std::size_t>(address.get()),
 1453|      2|                    static_cast<std::uint16_t>(value.get()));
 1454|      2|
 1455|      2|            if (!success)
 1456|      0|            {
 1457|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1458|      0|                PHI_LOG_ERROR("Failed to store unsigned half word at address {}", address.get());
 1459|      0|            }
 1460|      2|        }
 1461|       |
 1462|       |        void SW(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1463|       |                const InstructionArg& arg3)
 1464|      6|        {
 1465|      6|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 1466|      6|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 1467|      6|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1468|      6|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1469|      6|
 1470|      6|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 1471|      6|
 1472|      6|            if (!optional_address.has_value())
 1473|      1|            {
 1474|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1475|      1|                return;
 1476|      1|            }
 1477|      5|
 1478|      5|            phi::i32 address = optional_address.value();
 1479|      5|
 1480|      5|            const auto& src_reg = arg2.AsRegisterInt();
 1481|      5|
 1482|      5|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1483|      5|
 1484|      5|            phi::Boolean success = processor.m_MemoryBlock.StoreWord(
 1485|      5|                    static_cast<std::size_t>(address.get()), value);
 1486|      5|
 1487|      5|            if (!success)
 1488|      2|            {
 1489|      2|                processor.Raise(Exception::AddressOutOfBounds);
 1490|      2|                PHI_LOG_ERROR("Failed to store word at address {}", address.get());
 1491|      2|            }
 1492|      5|        }
 1493|       |
 1494|       |        void SWU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1495|       |                 const InstructionArg& arg3)
 1496|      2|        {
 1497|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 1498|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 1499|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1500|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1501|      2|
 1502|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 1503|      2|
 1504|      2|            if (!optional_address.has_value())
 1505|      0|            {
 1506|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1507|      0|                return;
 1508|      0|            }
 1509|      2|
 1510|      2|            phi::i32 address = optional_address.value();
 1511|      2|
 1512|      2|            const auto& src_reg = arg2.AsRegisterInt();
 1513|      2|
 1514|      2|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1515|      2|
 1516|      2|            phi::Boolean success = processor.m_MemoryBlock.StoreUnsignedWord(
 1517|      2|                    static_cast<std::size_t>(address.get()), value);
 1518|      2|
 1519|      2|            if (!success)
 1520|      0|            {
 1521|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1522|      0|                PHI_LOG_ERROR("Failed to store unsigned word at address {}", address.get());
 1523|      0|            }
 1524|      2|        }
 1525|       |
 1526|       |        void ADDF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1527|       |                  const InstructionArg& arg3)
 1528|      0|        {
 1529|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1530|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1531|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
 1532|      0|        }
 1533|       |
 1534|       |        void TRAP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1535|       |                  const InstructionArg& arg3)
 1536|      1|        {
 1537|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::ImmediateInteger);
 1538|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1539|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1540|      1|
 1541|      1|            processor.Raise(Exception::Trap);
 1542|      1|        }
 1543|       |
 1544|       |        void HALT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1545|       |                  const InstructionArg& arg3)
 1546|      1|        {
 1547|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::None);
 1548|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1549|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1550|      1|
 1551|      1|            processor.Raise(Exception::Halt);
 1552|      1|        }
 1553|       |
 1554|       |        void NOP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1555|       |                 const InstructionArg& arg3)
 1556|      9|        {
 1557|      9|            PHI_ASSERT(arg1.GetType() == ArgumentType::None);
 1558|      9|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1559|      9|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1560|      9|
 1561|      9|            /* Do nothing */
 1562|      9|        }
 1563|       |    } // namespace impl
 1564|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Token.cpp:
    1|       |#include "DLX/Token.hpp"
    2|       |
    3|       |#include <magic_enum.hpp>
    4|       |#include <string>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    Token::Token(Type type, std::string_view text, phi::u64 line_number, phi::u64 column)
    9|       |        : m_Type{type}
   10|       |        , m_Text{text}
   11|       |        , m_LineNumber{line_number}
   12|       |        , m_Column{column}
   13|   130k|    {}
   14|       |
   15|       |    Token::Type Token::GetType() const noexcept
   16|   166k|    {
   17|   166k|        return m_Type;
   18|   166k|    }
   19|       |
   20|       |    std::string_view Token::GetTypeName() const noexcept
   21|    261|    {
   22|    261|        return magic_enum::enum_name(m_Type);
   23|    261|    }
   24|       |
   25|       |    phi::u64 Token::GetLineNumber() const noexcept
   26|   126k|    {
   27|   126k|        return m_LineNumber;
   28|   126k|    }
   29|       |
   30|       |    phi::u64 Token::GetColumn() const noexcept
   31|   126k|    {
   32|   126k|        return m_Column;
   33|   126k|    }
   34|       |
   35|       |    phi::usize Token::GetLength() const noexcept
   36|      0|    {
   37|      0|        return m_Text.length();
   38|      0|    }
   39|       |
   40|       |    std::string_view Token::GetText() const noexcept
   41|   215k|    {
   42|   215k|        return m_Text;
   43|   215k|    }
   44|       |
   45|       |    std::string Token::GetTextString() const noexcept
   46|   158k|    {
   47|   158k|        return std::string(m_Text.data(), m_Text.length());
   48|   158k|    }
   49|       |
   50|       |    std::string Token::DebugInfo() const noexcept
   51|   126k|    {
   52|   126k|        std::string pos_info = "(" + std::to_string(GetLineNumber().get()) + ":" +
   53|   126k|                               std::to_string(GetColumn().get()) + ")";
   54|   126k|
   55|   126k|        switch (m_Type)
   56|   126k|        {
   57|  3.67k|            case Type::Colon:
   58|  3.67k|                return "Token[Colon]" + pos_info;
   59|  3.74k|            case Type::Comma:
   60|  3.74k|                return "Token[Comma]" + pos_info;
   61|  2.27k|            case Type::Comment:
   62|  2.27k|                return "Token[Comment]" + pos_info + ": '" + GetTextString() + "'";
   63|  82.8k|            case Type::Identifier:
   64|  82.8k|                return "Token[Identifier]" + pos_info + ": '" + GetTextString() + "'";
   65|  20.9k|            case Type::NewLine:
   66|  20.9k|                return "Token[NewLine]" + pos_info;
   67|  4.28k|            case Type::OpenBracket:
   68|  4.28k|                return "Token[OpenBracket]" + pos_info;
   69|  4.11k|            case Type::ClosingBracket:
   70|  4.11k|                return "Token[OpenBracket]" + pos_info;
   71|  1.26k|            case Type::IntegerLiteral:
   72|  1.26k|                return "Token[IntegerLiteral]" + pos_info + ": '" + GetTextString() + "'";
   73|  3.81k|            case Type::ImmediateInteger:
   74|  3.81k|                return "Token[ImmediateInteger]" + pos_info + ": " + GetTextString() + "'";
   75|      0|            case Type::Unknown:
   76|      0|                return "Token[Unknown]" + pos_info;
   77|      0|            default:
   78|      0|                PHI_ASSERT_NOT_REACHED();
   79|      0|                return "Token[NotFound]" + pos_info;
   80|   126k|        }
   81|   126k|    }
   82|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/MemoryBlock.cpp:
    1|       |#include "DLX/MemoryBlock.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    MemoryBlock::MemoryBlock(phi::usize start_address, phi::usize starting_size)
    6|       |        : m_StartingAddress(start_address)
    7|    665|    {
    8|    665|        m_Values.resize(starting_size.get());
    9|    665|    }
   10|       |
   11|       |    std::optional<phi::i8> MemoryBlock::LoadByte(phi::usize address) const
   12|      1|    {
   13|      1|        if (!IsAddressValid(address, 1u))
   14|      0|        {
   15|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   16|      0|            return {};
   17|      0|        }
   18|      1|
   19|      1|        return m_Values.at((address - m_StartingAddress).get()).signed_value;
   20|      1|    }
   21|       |
   22|       |    std::optional<phi::u8> MemoryBlock::LoadUnsignedByte(phi::usize address) const
   23|      2|    {
   24|      2|        if (!IsAddressValid(address, 1u))
   25|      0|        {
   26|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   27|      0|            return {};
   28|      0|        }
   29|      2|
   30|      2|        return m_Values.at((address - m_StartingAddress).get()).unsigned_value;
   31|      2|    }
   32|       |
   33|       |    std::optional<phi::i16> MemoryBlock::LoadHalfWord(phi::usize address) const
   34|      2|    {
   35|      2|        if (!IsAddressValid(address, 2u))
   36|      0|        {
   37|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   38|      0|            return {};
   39|      0|        }
   40|      2|
   41|      2|        phi::usize   start_address = address - m_StartingAddress;
   42|      2|        std::int8_t  first_byte    = m_Values.at(start_address.get()).signed_value;
   43|      2|        std::int8_t  second_byte   = m_Values.at((start_address + 1u).get()).signed_value;
   44|      2|        std::int16_t result        = first_byte << 8 | second_byte;
   45|      2|
   46|      2|        return result;
   47|      2|    }
   48|       |
   49|       |    std::optional<phi::u16> MemoryBlock::LoadUnsignedHalfWord(phi::usize address) const
   50|      2|    {
   51|      2|        if (!IsAddressValid(address, 2u))
   52|      0|        {
   53|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   54|      0|            return {};
   55|      0|        }
   56|      2|
   57|      2|        phi::usize    start_address = address - m_StartingAddress;
   58|      2|        std::uint8_t  first_byte    = m_Values.at(start_address.get()).unsigned_value;
   59|      2|        std::uint8_t  second_byte   = m_Values.at((start_address + 1u).get()).unsigned_value;
   60|      2|        std::uint16_t result        = first_byte << 8 | second_byte;
   61|      2|
   62|      2|        return result;
   63|      2|    }
   64|       |
   65|       |    std::optional<phi::i32> MemoryBlock::LoadWord(phi::usize address) const
   66|  2.50k|    {
   67|  2.50k|        if (!IsAddressValid(address, 4u))
   68|      2|        {
   69|      2|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   70|      2|            return {};
   71|      2|        }
   72|  2.50k|
   73|  2.50k|        phi::usize   start_address = address - m_StartingAddress;
   74|  2.50k|        std::int8_t  first_byte    = m_Values.at(start_address.get()).signed_value;
   75|  2.50k|        std::int8_t  second_byte   = m_Values.at((start_address + 1u).get()).signed_value;
   76|  2.50k|        std::int8_t  third_byte    = m_Values.at((start_address + 2u).get()).signed_value;
   77|  2.50k|        std::int8_t  fourth_byte   = m_Values.at((start_address + 3u).get()).signed_value;
   78|  2.50k|        std::int32_t result = first_byte << 24 | second_byte << 16 | third_byte << 8 | fourth_byte;
   79|  2.50k|
   80|  2.50k|        return result;
   81|  2.50k|    }
   82|       |
   83|       |    std::optional<phi::u32> MemoryBlock::LoadUnsignedWord(phi::usize address) const
   84|      2|    {
   85|      2|        if (!IsAddressValid(address, 4u))
   86|      0|        {
   87|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   88|      0|            return {};
   89|      0|        }
   90|      2|
   91|      2|        phi::usize    start_address = address - m_StartingAddress;
   92|      2|        std::uint8_t  first_byte    = m_Values.at(start_address.get()).unsigned_value;
   93|      2|        std::uint8_t  second_byte   = m_Values.at((start_address + 1u).get()).unsigned_value;
   94|      2|        std::uint8_t  third_byte    = m_Values.at((start_address + 2u).get()).unsigned_value;
   95|      2|        std::uint8_t  fourth_byte   = m_Values.at((start_address + 3u).get()).unsigned_value;
   96|      2|        std::uint32_t result = first_byte << 24 | second_byte << 16 | third_byte << 8 | fourth_byte;
   97|      2|
   98|      2|        return result;
   99|      2|    }
  100|       |
  101|       |    phi::Boolean MemoryBlock::StoreByte(phi::usize address, phi::i8 value)
  102|      4|    {
  103|      4|        if (!IsAddressValid(address, 1u))
  104|      2|        {
  105|      2|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  106|      2|            return false;
  107|      2|        }
  108|      2|
  109|      2|        m_Values.at((address - m_StartingAddress).get()).signed_value = value.get();
  110|      2|        return true;
  111|      2|    }
  112|       |
  113|       |    phi::Boolean MemoryBlock::StoreUnsignedByte(phi::usize address, phi::u8 value)
  114|      2|    {
  115|      2|        if (!IsAddressValid(address, 1u))
  116|      0|        {
  117|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  118|      0|            return false;
  119|      0|        }
  120|      2|
  121|      2|        m_Values.at((address - m_StartingAddress).get()).unsigned_value = value.get();
  122|      2|        return true;
  123|      2|    }
  124|       |
  125|       |    phi::Boolean MemoryBlock::StoreHalfWord(phi::usize address, phi::i16 value)
  126|      2|    {
  127|      2|        if (!IsAddressValid(address, 2u))
  128|      0|        {
  129|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  130|      0|            return false;
  131|      0|        }
  132|      2|
  133|      2|        phi::usize  start_address = address - m_StartingAddress;
  134|      2|        std::int8_t first_byte    = (value.get() & 0b11111111'00000000) >> 8;
  135|      2|        std::int8_t second_byte   = value.get() & 0b00000000'11111111;
  136|      2|
  137|      2|        m_Values.at(start_address.get()).signed_value        = first_byte;
  138|      2|        m_Values.at((start_address + 1u).get()).signed_value = second_byte;
  139|      2|
  140|      2|        return true;
  141|      2|    }
  142|       |
  143|       |    phi::Boolean MemoryBlock::StoreUnsignedHalfWord(phi::usize address, phi::u16 value)
  144|      2|    {
  145|      2|        if (!IsAddressValid(address, 2u))
  146|      0|        {
  147|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  148|      0|            return false;
  149|      0|        }
  150|      2|
  151|      2|        phi::usize   start_address = address - m_StartingAddress;
  152|      2|        std::uint8_t first_byte    = (value.get() & 0b11111111'00000000) >> 8;
  153|      2|        std::uint8_t second_byte   = value.get() & 0b00000000'11111111;
  154|      2|
  155|      2|        m_Values.at(start_address.get()).unsigned_value        = first_byte;
  156|      2|        m_Values.at((start_address + 1u).get()).unsigned_value = second_byte;
  157|      2|
  158|      2|        return true;
  159|      2|    }
  160|       |
  161|       |    phi::Boolean MemoryBlock::StoreWord(phi::usize address, phi::i32 value)
  162|      5|    {
  163|      5|        if (!IsAddressValid(address, 4u))
  164|      2|        {
  165|      2|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  166|      2|            return false;
  167|      2|        }
  168|      3|
  169|      3|        phi::usize  start_address = address - m_StartingAddress;
  170|      3|        std::int8_t first_byte    = (value.get() & 0b11111111'00000000'00000000'00000000) >> 24;
  171|      3|        std::int8_t second_byte   = (value.get() & 0b00000000'11111111'00000000'00000000) >> 16;
  172|      3|        std::int8_t third_byte    = (value.get() & 0b00000000'00000000'11111111'00000000) >> 8;
  173|      3|        std::int8_t fourth_byte   = value.get() & 0b00000000'00000000'00000000'11111111;
  174|      3|
  175|      3|        m_Values.at(start_address.get()).signed_value        = first_byte;
  176|      3|        m_Values.at((start_address + 1u).get()).signed_value = second_byte;
  177|      3|        m_Values.at((start_address + 2u).get()).signed_value = third_byte;
  178|      3|        m_Values.at((start_address + 3u).get()).signed_value = fourth_byte;
  179|      3|
  180|      3|        return true;
  181|      3|    }
  182|       |
  183|       |    phi::Boolean MemoryBlock::StoreUnsignedWord(phi::usize address, phi::u32 value)
  184|      2|    {
  185|      2|        if (!IsAddressValid(address, 4u))
  186|      0|        {
  187|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  188|      0|            return false;
  189|      0|        }
  190|      2|
  191|      2|        phi::usize   start_address = address - m_StartingAddress;
  192|      2|        std::uint8_t first_byte    = (value.get() & 0b11111111'00000000'00000000'00000000) >> 24;
  193|      2|        std::uint8_t second_byte   = (value.get() & 0b00000000'11111111'00000000'00000000) >> 16;
  194|      2|        std::uint8_t third_byte    = (value.get() & 0b00000000'00000000'11111111'00000000) >> 8;
  195|      2|        std::uint8_t fourth_byte   = value.get() & 0b00000000'00000000'00000000'11111111;
  196|      2|
  197|      2|        m_Values.at(start_address.get()).unsigned_value        = first_byte;
  198|      2|        m_Values.at((start_address + 1u).get()).unsigned_value = second_byte;
  199|      2|        m_Values.at((start_address + 2u).get()).unsigned_value = third_byte;
  200|      2|        m_Values.at((start_address + 3u).get()).unsigned_value = fourth_byte;
  201|      2|
  202|      2|        return true;
  203|      2|    }
  204|       |
  205|       |    phi::Boolean MemoryBlock::IsAddressValid(phi::usize address, phi::usize size) const
  206|  2.53k|    {
  207|  2.53k|        return address >= m_StartingAddress &&
  208|  2.53k|               (address + size) <= (m_StartingAddress + m_Values.size());
  209|  2.53k|    }
  210|       |
  211|       |    void MemoryBlock::Clear()
  212|    665|    {
  213|    665|        for (auto& val : m_Values)
  214|   665k|        {
  215|   665k|            val.signed_value = 0;
  216|   665k|        }
  217|    665|    }
  218|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Instruction.cpp:
    1|       |#include "DLX/Instruction.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include <Phi/Core/Assert.hpp>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    Instruction::Instruction(const InstructionInfo& info)
    9|       |        : m_Info(info)
   10|  7.20k|    {}
   11|       |
   12|       |    void Instruction::SetArgument(phi::u8 argument_number, InstructionArg argument)
   13|  17.9k|    {
   14|  17.9k|        PHI_ASSERT(argument_number < 3u);
   15|  17.9k|
   16|  17.9k|        switch (argument_number.get())
   17|  17.9k|        {
   18|  6.50k|            case 0u:
   19|  6.50k|                m_Arg1 = argument;
   20|  6.50k|                break;
   21|  6.33k|            case 1u:
   22|  6.33k|                m_Arg2 = argument;
   23|  6.33k|                break;
   24|  5.07k|            case 2u:
   25|  5.07k|                m_Arg3 = argument;
   26|  5.07k|                break;
   27|      0|            default:
   28|      0|                PHI_ASSERT_NOT_REACHED();
   29|  17.9k|        }
   30|  17.9k|    }
   31|       |
   32|       |    std::string Instruction::DebugInfo() const noexcept
   33|  5.11k|    {
   34|  5.11k|        return std::string("Instruction");
   35|  5.11k|    }
   36|       |
   37|       |    void Instruction::Execute(Processor& processor) const noexcept
   38|  50.6k|    {
   39|  50.6k|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   40|  50.6k|    }
   41|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Parser.cpp:
    1|       |#include "DLX/Parser.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/RegisterNames.hpp"
    5|       |#include <Phi/Config/FunctionLikeMacro.hpp>
    6|       |#include <Phi/Core/Conversion.hpp>
    7|       |#include <Phi/Core/Log.hpp>
    8|       |#include <magic_enum.hpp>
    9|       |#include <algorithm>
   10|       |#include <optional>
   11|       |
   12|       |using namespace phi::literals;
   13|       |
   14|       |namespace dlx
   15|       |{
   16|       |    phi::Boolean CharIsValidForIdentifer(const char c)
   17|    524|    {
   18|    524|        if (std::isalpha(c) || std::isdigit(c))
   19|    496|        {
   20|    496|            return true;
   21|    496|        }
   22|     28|
   23|     28|        switch (c)
   24|     28|        {
   25|     21|            case '_':
   26|     21|                return true;
   27|      0|
   28|      7|            default:
   29|      7|                return false;
   30|     28|        }
   31|     28|    }
   32|       |
   33|       |    static phi::Boolean is_integer_literal(std::string_view token)
   34|  84.6k|    {
   35|  84.6k|        if (token.length() == 0)
   36|      0|        {
   37|      0|            return false;
   38|      0|        }
   39|  84.6k|
   40|  84.6k|        // First character need to a plus sign a minus sign or a digit but only if theres a digit after that
   41|  84.6k|        if (!std::isdigit(token.at(0)) &&
   42|  84.6k|            !(token.length() > 1 && (token.at(0) == '+' || token.at(0) == '-')))
   43|  68.4k|        {
   44|  68.4k|            return false;
   45|  68.4k|        }
   46|  16.2k|
   47|  16.2k|        // Check that the rest of the token is only made up of numbers
   48|  33.7k|        for (phi::usize i{1u}; i < token.length(); ++i)
   49|  32.4k|        {
   50|  32.4k|            if (!std::isdigit(token.at(i.get())))
   51|  14.9k|            {
   52|  14.9k|                return false;
   53|  14.9k|            }
   54|  32.4k|        }
   55|  16.2k|
   56|  16.2k|        return true;
   57|  16.2k|    }
   58|       |
   59|       |    Token ParseToken(std::string_view token, phi::u64 line_number, phi::u64 column)
   60|  90.7k|    {
   61|  90.7k|        if (token.at(0) == '#' && token.size() > 1)
   62|  3.81k|        {
   63|  3.81k|            return Token(Token::Type::ImmediateInteger, token, line_number, column);
   64|  3.81k|        }
   65|  86.9k|        else if (token.at(0) == '/' || token.at(0) == ';')
   66|  2.27k|        {
   67|  2.27k|            return Token(Token::Type::Comment, token, line_number, column);
   68|  2.27k|        }
   69|  84.6k|        else if (is_integer_literal(token))
   70|  1.26k|        {
   71|  1.26k|            return Token(Token::Type::IntegerLiteral, token, line_number, column);
   72|  1.26k|        }
   73|  83.3k|
   74|  83.3k|        return Token(Token::Type::Identifier, token, line_number, column);
   75|  83.3k|    }
   76|       |
   77|       |    std::vector<Token> Parser::Tokenize(std::string_view str)
   78|    665|    {
   79|    665|        std::vector<Token> tokens{};
   80|    665|        tokens.reserve(5);
   81|    665|
   82|    665|        std::string current_token;
   83|    665|        current_token.reserve(10);
   84|    665|
   85|    665|        phi::u64 current_line_number{1u};
   86|    665|        phi::u64 token_begin{0u};
   87|    665|
   88|    665|        phi::Boolean parsing_comment{false};
   89|    665|
   90|  2.30M|        for (phi::usize i{0u}; i < str.length(); ++i)
   91|  2.30M|        {
   92|  2.30M|            const char c{str.at(i.get())};
   93|  2.30M|
   94|  2.30M|            if (c == '\n')
   95|  21.0k|            {
   96|  21.0k|                if (current_token.empty())
   97|  3.72k|                {
   98|  3.72k|                    tokens.emplace_back(Token::Type::NewLine, str.substr(token_begin.get(), 1),
   99|  3.72k|                                        current_line_number, token_begin);
  100|  3.72k|                    // Skip empty lines
  101|  3.72k|                    continue;
  102|  3.72k|                }
  103|  17.3k|
  104|  17.3k|                // Otherwise a new line separates tokens
  105|  17.3k|                tokens.emplace_back(
  106|  17.3k|                        ParseToken(str.substr(token_begin.get(), current_token.length()),
  107|  17.3k|                                   current_line_number, token_begin));
  108|  17.3k|
  109|  17.3k|                token_begin = i;
  110|  17.3k|
  111|  17.3k|                tokens.emplace_back(Token::Type::NewLine, str.substr(token_begin.get(), 1),
  112|  17.3k|                                    current_line_number, token_begin);
  113|  17.3k|
  114|  17.3k|                current_token.clear();
  115|  17.3k|                parsing_comment = false;
  116|  17.3k|                current_line_number += 1u;
  117|  17.3k|            }
  118|  2.28M|            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  119|  2.28M|            else if (c == '/' || c == ';')
  120|  69.6k|            {
  121|  69.6k|                if (current_token.empty())
  122|  2.27k|                {
  123|  2.27k|                    token_begin = i;
  124|  2.27k|                }
  125|  69.6k|
  126|  69.6k|                parsing_comment = true;
  127|  69.6k|                current_token.push_back(c);
  128|  69.6k|            }
  129|  2.21M|            else if (parsing_comment)
  130|  1.56M|            {
  131|  1.56M|                // simply append the character
  132|  1.56M|                current_token.push_back(c);
  133|  1.56M|            }
  134|   649k|            else
  135|   649k|            {
  136|   649k|                // Not parsing a comment
  137|   649k|
  138|   649k|                switch (c)
  139|   649k|                {
  140|   180k|                    case ' ':
  141|   180k|                    case '\t':
  142|   180k|                    case '\v':
  143|   180k|                        if (current_token.empty())
  144|   137k|                        {
  145|   137k|                            // We haven't found any usable character for the current token so just skip the whitespace.
  146|   137k|                            continue;
  147|   137k|                        }
  148|  43.5k|
  149|  43.5k|                        // Otherwise a whitespace separates tokens
  150|  43.5k|                        tokens.push_back(
  151|  43.5k|                                ParseToken(str.substr(token_begin.get(), current_token.length()),
  152|  43.5k|                                           current_line_number, token_begin));
  153|  43.5k|                        current_token.clear();
  154|  43.5k|                        break;
  155|  43.5k|                    case ':':
  156|  21.7k|                        // Need to parse label names together with their colon
  157|  21.7k|                        if (!current_token.empty())
  158|  18.1k|                        {
  159|  18.1k|                            current_token.push_back(c);
  160|  18.1k|                            tokens.emplace_back(ParseToken(
  161|  18.1k|                                    str.substr(token_begin.get(), current_token.length()),
  162|  18.1k|                                    current_line_number, token_begin));
  163|  18.1k|
  164|  18.1k|                            current_token.clear();
  165|  18.1k|                        }
  166|  3.67k|                        else
  167|  3.67k|                        {
  168|  3.67k|                            // Orphan colon
  169|  3.67k|                            token_begin = i;
  170|  3.67k|
  171|  3.67k|                            tokens.emplace_back(Token::Type::Colon,
  172|  3.67k|                                                str.substr(token_begin.get(), 1),
  173|  3.67k|                                                current_line_number, token_begin);
  174|  3.67k|                            break;
  175|  3.67k|                        }
  176|  18.1k|                        break;
  177|  18.1k|                    case ',':
  178|  14.7k|                    case '(':
  179|  14.7k|                    case ')':
  180|  14.7k|                        if (!current_token.empty())
  181|  11.3k|                        {
  182|  11.3k|                            tokens.emplace_back(ParseToken(
  183|  11.3k|                                    str.substr(token_begin.get(), current_token.length()),
  184|  11.3k|                                    current_line_number, token_begin));
  185|  11.3k|
  186|  11.3k|                            current_token.clear();
  187|  11.3k|                        }
  188|  14.7k|
  189|  14.7k|                        Token::Type type;
  190|  14.7k|                        switch (c)
  191|  14.7k|                        {
  192|  5.19k|                            case ',':
  193|  5.19k|                                type = Token::Type::Comma;
  194|  5.19k|                                break;
  195|  4.85k|                            case '(':
  196|  4.85k|                                type = Token::Type::OpenBracket;
  197|  4.85k|                                break;
  198|  4.68k|                            case ')':
  199|  4.68k|                                type = Token::Type::ClosingBracket;
  200|  4.68k|                                break;
  201|  14.7k|                        }
  202|  14.7k|
  203|  14.7k|                        token_begin = i;
  204|  14.7k|
  205|  14.7k|                        tokens.emplace_back(type, str.substr(token_begin.get(), 1),
  206|  14.7k|                                            current_line_number, token_begin);
  207|  14.7k|                        break;
  208|  14.7k|
  209|   432k|                    default:
  210|   432k|                        if (current_token.empty())
  211|  88.4k|                        {
  212|  88.4k|                            token_begin = i;
  213|  88.4k|                        }
  214|   432k|
  215|   432k|                        // simply append the character
  216|   432k|                        current_token.push_back(c);
  217|   649k|                }
  218|   649k|            }
  219|  2.30M|        }
  220|    665|
  221|    665|        // Checked the entire string. Parse whats left if anything
  222|    665|        if (!current_token.empty())
  223|    417|        {
  224|    417|            tokens.emplace_back(ParseToken(str.substr(token_begin.get(), current_token.length()),
  225|    417|                                           current_line_number, token_begin));
  226|    417|        }
  227|    665|
  228|    665|        return tokens;
  229|    665|    }
  230|       |
  231|       |    static phi::Boolean has_x_more_tokens(const std::vector<Token>& tokens, phi::usize index,
  232|       |                                          phi::u64 x)
  233|  20.6k|    {
  234|  20.6k|        return index + x <= tokens.size();
  235|  20.6k|    }
  236|       |
  237|       |    static phi::Boolean has_one_more_token(const std::vector<Token>& tokens, phi::usize index)
  238|  20.0k|    {
  239|  20.0k|        return has_x_more_tokens(tokens, index, 1u);
  240|  20.0k|    }
  241|       |
  242|       |    static phi::Boolean next_token_is(const std::vector<Token>& tokens, phi::usize index,
  243|       |                                      Token::Type token_type)
  244|      0|    {
  245|      0|        PHI_ASSERT(has_one_more_token(tokens, index));
  246|      0|
  247|      0|        const auto& next_token = tokens.at((index + 1u).get());
  248|      0|
  249|      0|        return next_token.GetType() == token_type;
  250|      0|    }
  251|       |
  252|       |    static phi::Boolean has_one_more_token_of_type(const std::vector<Token>& tokens,
  253|       |                                                   phi::usize index, Token::Type token_type)
  254|      0|    {
  255|      0|        if (!has_one_more_token(tokens, index))
  256|      0|        {
  257|      0|            return false;
  258|      0|        }
  259|      0|
  260|      0|        return (next_token_is(tokens, index, token_type));
  261|      0|    }
  262|       |
  263|       |    static void AddParseError(ParsedProgram& program, const std::string& message)
  264|  61.5k|    {
  265|  61.5k|        ParseError err;
  266|  61.5k|        err.message = message;
  267|  61.5k|
  268|  61.5k|        PHI_LOG_ERROR("Parsing error: {}", message);
  269|  61.5k|
  270|  61.5k|        program.m_ParseErrors.emplace_back(err);
  271|  61.5k|    }
  272|       |
  273|       |    static std::optional<InstructionArg> parse_instruction_argument(
  274|       |            const Token& token, ArgumentType expected_argument_type,
  275|       |            const std::vector<Token>& tokens, phi::usize& index, ParsedProgram& program)
  276|  18.5k|    {
  277|  18.5k|        PHI_LOG_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
  278|  18.5k|                     magic_enum::enum_name(expected_argument_type));
  279|  18.5k|
  280|  18.5k|        switch (token.GetType())
  281|  18.5k|        {
  282|    586|            case Token::Type::IntegerLiteral: {
  283|    586|                if (!ArgumentTypeIncludes(expected_argument_type,
  284|    586|                                          ArgumentType::AddressDisplacement))
  285|     11|                {
  286|     11|                    AddParseError(program,
  287|     11|                                  fmt::format("Expected {} but got address displacement",
  288|     11|                                              magic_enum::enum_name(expected_argument_type)));
  289|     11|                    return {};
  290|     11|                }
  291|    575|
  292|    575|                // Parse address displacement
  293|    575|                std::int32_t displacement_value{0};
  294|    575|                try
  295|    575|                {
  296|    575|                    displacement_value = std::stoi(token.GetTextString());
  297|    575|                }
  298|    575|                catch (std::invalid_argument& /*e*/)
  299|    575|                {
  300|      0|                    AddParseError(program,
  301|      0|                                  "Failed to parse displacement value for Address displacement");
  302|      0|                    return {};
  303|      0|                }
  304|      1|                catch (std::out_of_range& /*e*/)
  305|      1|                {
  306|      1|                    AddParseError(program, "Value is out of range");
  307|      1|                    return {};
  308|      1|                }
  309|    574|
  310|    574|                if (!has_x_more_tokens(tokens, index, 3u))
  311|      2|                {
  312|      2|                    AddParseError(program,
  313|      2|                                  "Not enough arguments left to parse address displacement");
  314|      2|                    return {};
  315|      2|                }
  316|    572|
  317|    572|                const Token& first_token  = tokens.at(index.get());
  318|    572|                const Token& second_token = tokens.at((index + 1u).get());
  319|    572|                const Token& third_token  = tokens.at((index + 2u).get());
  320|    572|
  321|    572|                if (first_token.GetType() != Token::Type::OpenBracket)
  322|      0|                {
  323|      0|                    AddParseError(program, "Expected open bracket");
  324|      0|                    return {};
  325|      0|                }
  326|    572|
  327|    572|                // Second token is the address
  328|    572|                IntRegisterID reg_id = StringToIntRegister(
  329|    572|                        {second_token.GetText().data(), second_token.GetText().size()});
  330|    572|
  331|    572|                if (reg_id == IntRegisterID::None)
  332|      0|                {
  333|      0|                    AddParseError(program, "Expected IntRegister");
  334|      0|                    return {};
  335|      0|                }
  336|    572|
  337|    572|                if (third_token.GetType() != Token::Type::ClosingBracket)
  338|      1|                {
  339|      1|                    AddParseError(program, "Expected closing bracket");
  340|      1|                    return {};
  341|      1|                }
  342|    571|
  343|    571|                index += 3u;
  344|    571|
  345|    571|                PHI_LOG_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
  346|    571|                             displacement_value, magic_enum::enum_name(reg_id));
  347|    571|
  348|    571|                return ConstructInstructionArgAddressDisplacement(reg_id, displacement_value);
  349|    571|            }
  350|  14.6k|            case Token::Type::Identifier: {
  351|  14.6k|                IntRegisterID reg_id = StringToIntRegister(token.GetTextString());
  352|  14.6k|
  353|  14.6k|                if (reg_id != IntRegisterID::None)
  354|  14.1k|                {
  355|  14.1k|                    if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  356|     18|                    {
  357|     18|                        AddParseError(program,
  358|     18|                                      fmt::format("Got IntRegister but expected '{}'",
  359|     18|                                                  magic_enum::enum_name(expected_argument_type)));
  360|     18|                        return {};
  361|     18|                    }
  362|  14.1k|
  363|  14.1k|                    PHI_LOG_INFO("Parsed identifier as int register {}",
  364|  14.1k|                                 magic_enum::enum_name(reg_id));
  365|  14.1k|
  366|  14.1k|                    return ConstructInstructionArgRegisterInt(reg_id);
  367|  14.1k|                }
  368|    510|
  369|    510|                // Try parsing as FloatRegister
  370|    510|                FloatRegisterID float_reg_id = StringToFloatRegister(token.GetTextString());
  371|    510|
  372|    510|                if (float_reg_id != FloatRegisterID::None)
  373|      0|                {
  374|      0|                    if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  375|      0|                    {
  376|      0|                        AddParseError(program,
  377|      0|                                      fmt::format("Got FloatRegister but expected '{}'",
  378|      0|                                                  magic_enum::enum_name(expected_argument_type)));
  379|      0|                        return {};
  380|      0|                    }
  381|      0|
  382|      0|                    PHI_LOG_INFO("Parsed identifier as float register {}",
  383|      0|                                 magic_enum::enum_name(float_reg_id));
  384|      0|
  385|      0|                    return ConstructInstructionArgRegisterFloat(float_reg_id);
  386|      0|                }
  387|    510|
  388|    510|                // Parse as Label
  389|    510|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  390|    342|                {
  391|    342|                    AddParseError(program,
  392|    342|                                  fmt::format("Got Label but expected '{}'",
  393|    342|                                              magic_enum::enum_name(expected_argument_type)));
  394|    342|                    return {};
  395|    342|                }
  396|    168|
  397|    168|                if (!std::all_of(token.GetText().begin(), token.GetText().end(),
  398|    168|                                 CharIsValidForIdentifer))
  399|      7|                {
  400|      7|                    AddParseError(program, fmt::format("Invalid label identifier found {}",
  401|      7|                                                       token.GetText()));
  402|      7|                    return {};
  403|      7|                }
  404|    161|
  405|    161|                PHI_LOG_INFO("Parsed Label identifier as '{}'", token.GetText());
  406|    161|
  407|    161|                return ConstructInstructionArgLabel(token.GetText());
  408|    161|            }
  409|  3.08k|            case Token::Type::ImmediateInteger: {
  410|  3.08k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  411|      9|                {
  412|      9|                    AddParseError(program,
  413|      9|                                  fmt::format("Got ImmediateInteger but expected '{}'",
  414|      9|                                              magic_enum::enum_name(expected_argument_type)));
  415|      9|                    return {};
  416|      9|                }
  417|  3.07k|
  418|  3.07k|                std::int32_t value{0};
  419|  3.07k|                try
  420|  3.07k|                {
  421|  3.07k|                    value = std::stoi(token.GetTextString().substr(1));
  422|  3.07k|                }
  423|  3.07k|                catch (std::invalid_argument& /*e*/)
  424|  3.07k|                {
  425|      0|                    AddParseError(program, "Failed to parse immediate Integer value");
  426|      0|                    return {};
  427|      0|                }
  428|      0|                catch (std::out_of_range& /*e*/)
  429|      0|                {
  430|      0|                    AddParseError(program, "Value is out of range");
  431|      0|                    return {};
  432|      0|                }
  433|  3.07k|
  434|  3.07k|                PHI_LOG_INFO("Parsed Immediate Integer with value {}", value);
  435|  3.07k|
  436|  3.07k|                return ConstructInstructionArgImmediateValue(value);
  437|  3.07k|            }
  438|  3.07k|            default:
  439|    261|                AddParseError(program,
  440|    261|                              fmt::format("Unexpected token of type '{}'", token.GetTypeName()));
  441|    261|                return {};
  442|  18.5k|        }
  443|  18.5k|    }
  444|       |
  445|       |    static void consume_x_tokens(phi::usize& index, phi::usize x)
  446|   128k|    {
  447|   128k|        index += x;
  448|   128k|    }
  449|       |
  450|       |    static void consume_current_token(phi::usize& index)
  451|   128k|    {
  452|   128k|        consume_x_tokens(index, 1u);
  453|   128k|    }
  454|       |
  455|       |    ParsedProgram Parser::Parse(const InstructionLibrary& lib, std::vector<Token>& tokens)
  456|    665|    {
  457|    665|        ParsedProgram program;
  458|    665|
  459|    665|        phi::Boolean line_has_instruction{false};
  460|    665|
  461|   109k|        for (phi::usize index{0u}; index < tokens.size();)
  462|   108k|        {
  463|   108k|            Token& current_token = tokens.at(index.get());
  464|   108k|
  465|   108k|            consume_current_token(index);
  466|   108k|
  467|   108k|            PHI_LOG_INFO("Parsing '{}'", current_token.DebugInfo());
  468|   108k|
  469|   108k|            switch (current_token.GetType())
  470|   108k|            {
  471|      0|                // Ignore comments
  472|  2.27k|                case Token::Type::Comment:
  473|  2.27k|                    PHI_LOG_DEBUG("Ignoring comment");
  474|  2.27k|                    break;
  475|  20.9k|                case Token::Type::NewLine:
  476|  20.9k|                    PHI_LOG_DEBUG("Ignoring newline");
  477|  20.9k|                    line_has_instruction = false;
  478|  20.9k|                    break;
  479|  68.1k|                case Token::Type::Identifier: {
  480|  68.1k|                    if (line_has_instruction)
  481|    618|                    {
  482|    618|                        AddParseError(program, "Expected new line but got identifer");
  483|    618|                        break;
  484|    618|                    }
  485|  67.5k|
  486|  67.5k|                    // Handle jump labels
  487|  67.5k|                    // Check if the last character of the identifier is a colon
  488|  67.5k|                    if (current_token.GetText().at(current_token.GetText().size() - 1) == ':')
  489|  17.7k|                    {
  490|  17.7k|                        std::string_view label_name = current_token.GetText().substr(
  491|  17.7k|                                0, current_token.GetText().size() - 1);
  492|  17.7k|
  493|  17.7k|                        program.m_JumpData[label_name] =
  494|  17.7k|                                static_cast<std::uint32_t>(program.m_Instructions.size());
  495|  17.7k|
  496|  17.7k|                        PHI_LOG_INFO("Added jump label {} -> {}", label_name,
  497|  17.7k|                                     program.m_Instructions.size());
  498|  17.7k|                        break;
  499|  17.7k|                    }
  500|  49.7k|
  501|  49.7k|                    // Handle normal instructions
  502|  49.7k|                    // First we need to parse the instruction itself so we know how many arguments it expects
  503|  49.7k|                    OpCode opcode = StringToOpCode(current_token.GetTextString());
  504|  49.7k|
  505|  49.7k|                    if (opcode == OpCode::NONE)
  506|  42.5k|                    {
  507|  42.5k|                        AddParseError(program,
  508|  42.5k|                                      fmt::format("Failed to parse instruction '{}' not found.",
  509|  42.5k|                                                  current_token.GetText()));
  510|  42.5k|                        break;
  511|  42.5k|                    }
  512|  7.20k|
  513|  7.20k|                    PHI_LOG_INFO("Instruction opcode: {}", magic_enum::enum_name(opcode));
  514|  7.20k|
  515|  7.20k|                    const InstructionInfo& info = lib.LookUp(opcode);
  516|  7.20k|
  517|  7.20k|                    // Make sure we got no problems here
  518|  7.20k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  519|  7.20k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  520|  7.20k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  521|  7.20k|                    PHI_ASSERT(info.GetExecutor());
  522|  7.20k|
  523|  7.20k|                    phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  524|  7.20k|                    PHI_LOG_INFO("Instruction requires {} arguments",
  525|  7.20k|                                 number_of_argument_required.get());
  526|  7.20k|
  527|  7.20k|                    // Create instruction
  528|  7.20k|                    Instruction instruction(info);
  529|  7.20k|
  530|  7.20k|                    // Parse arguments
  531|  26.5k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  532|  20.0k|                    {
  533|  20.0k|                        // Get next token
  534|  20.0k|                        if (!has_one_more_token(tokens, index))
  535|     29|                        {
  536|     29|                            AddParseError(
  537|     29|                                    program,
  538|     29|                                    fmt::format("Missing {} arguments for instruction {}",
  539|     29|                                                (number_of_argument_required - argument_num).get(),
  540|     29|                                                magic_enum::enum_name(opcode)));
  541|     29|                            break;
  542|     29|                        }
  543|  20.0k|
  544|  20.0k|                        current_token = tokens.at(index.get());
  545|  20.0k|                        consume_current_token(index);
  546|  20.0k|
  547|  20.0k|                        // Skip commas
  548|  20.0k|                        if (current_token.GetType() == Token::Type::Comma)
  549|  1.44k|                        {
  550|  1.44k|                            PHI_LOG_DEBUG("Skipping comma");
  551|  1.44k|                            continue;
  552|  1.44k|                        }
  553|  18.5k|
  554|  18.5k|                        if (current_token.GetType() == Token::Type::NewLine)
  555|     36|                        {
  556|     36|                            AddParseError(program, "Unexpected end of line");
  557|     36|                            break;
  558|     36|                        }
  559|  18.5k|
  560|  18.5k|                        std::optional<InstructionArg> optional_parsed_argument =
  561|  18.5k|                                parse_instruction_argument(current_token,
  562|  18.5k|                                                           info.GetArgumentType(argument_num),
  563|  18.5k|                                                           tokens, index, program);
  564|  18.5k|                        if (!optional_parsed_argument.has_value())
  565|    652|                        {
  566|    652|                            AddParseError(program, fmt::format("Failed to parse argument number {}",
  567|    652|                                                               argument_num.get()));
  568|    652|                            break;
  569|    652|                        }
  570|  17.9k|
  571|  17.9k|                        // Successfully parsed one argument
  572|  17.9k|                        InstructionArg parsed_argument = optional_parsed_argument.value();
  573|  17.9k|
  574|  17.9k|                        instruction.SetArgument(argument_num, parsed_argument);
  575|  17.9k|                        argument_num++;
  576|  17.9k|
  577|  17.9k|                        PHI_LOG_INFO("Successfully parsed argument {}", argument_num.get());
  578|  17.9k|                    }
  579|  7.20k|
  580|  7.20k|                    // Only add the instruction if we got no parsing errors
  581|  7.20k|                    if (program.m_ParseErrors.empty())
  582|  5.11k|                    {
  583|  5.11k|                        PHI_LOG_INFO("Successfully parsed instruction '{}'",
  584|  5.11k|                                     instruction.DebugInfo());
  585|  5.11k|                        program.m_Instructions.emplace_back(std::move(instruction));
  586|  5.11k|                        line_has_instruction = true;
  587|  5.11k|                    }
  588|  7.20k|                    break;
  589|  7.20k|                }
  590|  7.20k|
  591|  16.9k|                default:
  592|  16.9k|                    AddParseError(program, "Unexpected token");
  593|  16.9k|                    break;
  594|   108k|            }
  595|   108k|        }
  596|    665|
  597|    665|        return program;
  598|    665|    }
  599|       |
  600|       |    ParsedProgram Parser::Parse(const InstructionLibrary& lib, std::string_view source)
  601|    665|    {
  602|    665|        std::vector<Token> tokens = Tokenize(source);
  603|    665|        return Parse(lib, tokens);
  604|    665|    }
  605|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/OpCode.cpp:
    1|       |#include "DLX/OpCode.hpp"
    2|       |
    3|       |#include <magic_enum.hpp>
    4|       |#include <algorithm>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    OpCode StringToOpCode(std::string token)
    9|  49.7k|    {
   10|  49.7k|        std::transform(token.begin(), token.end(), token.begin(), ::toupper);
   11|  49.7k|        std::optional<OpCode> opcode_casted = magic_enum::enum_cast<OpCode>(token);
   12|  49.7k|        if (opcode_casted.has_value())
   13|  7.35k|        {
   14|  7.35k|            // TODO: Bit of a hacky way around magic_enum begin able to cast every member...
   15|  7.35k|            if (opcode_casted.value() == OpCode::NUMBER_OF_ELEMENTS)
   16|      2|            {
   17|      2|                return OpCode::NONE;
   18|      2|            }
   19|  7.35k|            return opcode_casted.value();
   20|  7.35k|        }
   21|  42.4k|
   22|  42.4k|        // None found
   23|  42.4k|        return OpCode::NONE;
   24|  42.4k|    }
   25|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionArg.cpp:
    1|       |#include "DLX/InstructionArg.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    InstructionArg::InstructionArg()
    6|       |        : m_Type(ArgumentType::None)
    7|       |        , address_displacement()
    8|  39.5k|    {}
    9|       |
   10|       |    ArgumentType InstructionArg::GetType() const
   11|   157k|    {
   12|   157k|        return m_Type;
   13|   157k|    }
   14|       |
   15|       |    std::string InstructionArg::DebugInfo() const
   16|      0|    {
   17|      0|        return "InstructionArgument";
   18|      0|    }
   19|       |
   20|       |    const InstructionArg::RegisterInt& InstructionArg::AsRegisterInt() const
   21|  69.0k|    {
   22|  69.0k|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   23|  69.0k|
   24|  69.0k|        return register_int;
   25|  69.0k|    }
   26|       |
   27|       |    const InstructionArg::RegisterFloat& InstructionArg::AsRegisterFloat() const
   28|      0|    {
   29|      0|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   30|      0|
   31|      0|        return register_float;
   32|      0|    }
   33|       |
   34|       |    const InstructionArg::ImmediateValue& InstructionArg::AsImmediateValue() const
   35|    283|    {
   36|    283|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   37|    283|
   38|    283|        return immediate_value;
   39|    283|    }
   40|       |
   41|       |    const InstructionArg::AddressDisplacement& InstructionArg::AsAddressDisplacement() const
   42|  2.51k|    {
   43|  2.51k|        PHI_ASSERT(m_Type == ArgumentType::AddressDisplacement);
   44|  2.51k|
   45|  2.51k|        return address_displacement;
   46|  2.51k|    }
   47|       |
   48|       |    const InstructionArg::Label& InstructionArg::AsLabel() const
   49|  12.5k|    {
   50|  12.5k|        PHI_ASSERT(m_Type == ArgumentType::Label);
   51|  12.5k|
   52|  12.5k|        return label;
   53|  12.5k|    }
   54|       |
   55|       |    phi::Boolean operator==(const InstructionArg& lhs, const InstructionArg& rhs)
   56|      0|    {
   57|      0|        if (lhs.GetType() != rhs.GetType())
   58|      0|        {
   59|      0|            return false;
   60|      0|        }
   61|      0|
   62|      0|        switch (lhs.GetType())
   63|      0|        {
   64|      0|            case ArgumentType::AddressDisplacement:
   65|      0|                return (lhs.AsAddressDisplacement().displacement ==
   66|      0|                        rhs.AsAddressDisplacement().displacement) &&
   67|      0|                       (lhs.AsAddressDisplacement().register_id ==
   68|      0|                        rhs.AsAddressDisplacement().register_id);
   69|      0|            case ArgumentType::ImmediateInteger:
   70|      0|                return lhs.AsImmediateValue().signed_value == rhs.AsImmediateValue().signed_value;
   71|      0|            case ArgumentType::IntRegister:
   72|      0|                return lhs.AsRegisterInt().register_id == rhs.AsRegisterInt().register_id;
   73|      0|            case ArgumentType::FloatRegister:
   74|      0|                return lhs.AsRegisterFloat().register_id == rhs.AsRegisterFloat().register_id;
   75|      0|            case ArgumentType::Label:
   76|      0|                return lhs.AsLabel().label_name == rhs.AsLabel().label_name;
   77|      0|            case ArgumentType::None:
   78|      0|                return true;
   79|      0|            default:
   80|      0|                PHI_ASSERT_NOT_REACHED();
   81|      0|                break;
   82|      0|        }
   83|      0|
   84|      0|        PHI_ASSERT_NOT_REACHED();
   85|      0|        return false;
   86|      0|    }
   87|       |
   88|       |    phi::Boolean operator!=(const InstructionArg& lhs, const InstructionArg& rhs)
   89|      0|    {
   90|      0|        return !(lhs == rhs);
   91|      0|    }
   92|       |
   93|       |    InstructionArg ConstructInstructionArgRegisterInt(IntRegisterID id)
   94|  14.1k|    {
   95|  14.1k|        InstructionArg arg;
   96|  14.1k|        arg.m_Type                   = ArgumentType::IntRegister;
   97|  14.1k|        arg.register_int.register_id = id;
   98|  14.1k|        return arg;
   99|  14.1k|    }
  100|       |
  101|       |    InstructionArg ConstructInstructionArgRegisterFloat(FloatRegisterID id)
  102|      0|    {
  103|      0|        InstructionArg arg;
  104|      0|        arg.m_Type                     = ArgumentType::FloatRegister;
  105|      0|        arg.register_float.register_id = id;
  106|      0|        return arg;
  107|      0|    }
  108|       |
  109|       |    InstructionArg ConstructInstructionArgImmediateValue(phi::i32 value)
  110|  3.07k|    {
  111|  3.07k|        InstructionArg arg;
  112|  3.07k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  113|  3.07k|        arg.immediate_value.signed_value = value;
  114|  3.07k|        return arg;
  115|  3.07k|    }
  116|       |
  117|       |    InstructionArg ConstructInstructionArgAddressDisplacement(IntRegisterID id,
  118|       |                                                              phi::i32      displacement)
  119|    571|    {
  120|    571|        InstructionArg arg;
  121|    571|        arg.m_Type                            = ArgumentType::AddressDisplacement;
  122|    571|        arg.address_displacement.register_id  = id;
  123|    571|        arg.address_displacement.displacement = displacement;
  124|    571|        return arg;
  125|    571|    }
  126|       |
  127|       |    InstructionArg ConstructInstructionArgLabel(std::string_view label_name)
  128|    161|    {
  129|    161|        InstructionArg arg;
  130|    161|        arg.m_Type           = ArgumentType::Label;
  131|    161|        arg.label.label_name = label_name;
  132|    161|        return arg;
  133|    161|    }
  134|       |} // namespace dlx

