$date
	Sun Nov 10 23:04:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_rst $end
$var wire 1 ! rst $end
$var reg 1 " in_clk $end
$var reg 1 # in_fsm_rst $end
$scope module reset $end
$var wire 1 " in_clk $end
$var wire 1 # in_fsm_rst $end
$var wire 1 ! rst $end
$var reg 3 $ count [2:0] $end
$var reg 1 % start $end
$var reg 1 & stat $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
bx $
0#
0"
x!
$end
#1
0%
1&
1"
#2
0"
#3
0!
b0 $
1%
1"
#4
0"
#5
b1 $
1"
#6
0"
#7
b10 $
1"
#8
0"
#9
b11 $
1"
#10
0"
#11
1!
b100 $
1"
#12
0"
1#
#13
0&
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
0%
1&
1"
0#
#24
0"
#25
0!
1%
0&
b0 $
1"
1#
#26
0"
#27
b1 $
1"
#28
0"
#29
b10 $
1"
#30
0"
#31
b11 $
1"
#32
0"
#33
1!
b100 $
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
