
*******************************************************************************
                                 INTController
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1508ispplcc84  Library DLIB-h-40-2
Created         Mon Jun 13 13:09:22 2022
Name            INTController
Partno          INTCTRLCPLD
Revision        01
Date            04/18/2022
Designer        Sponaugle
Company         Ratiometric
Assembly        None
Location        None

===============================================================================
                            Expanded Product Terms
===============================================================================

CAS0 =>
    DRAM_MEM_CAS & DRAM_REFRESH_CAS
  # CPU_INTACK0 & DRAM_REFRESH_CAS
  # CPU_LDS & DRAM_REFRESH_CAS

CAS1 =>
    DRAM_MEM_CAS & DRAM_REFRESH_CAS
  # !CPU_INTACK0 & DRAM_REFRESH_CAS
  # CPU_LDS & DRAM_REFRESH_CAS

CAS2 =>
    DRAM_MEM_CAS & DRAM_REFRESH_CAS
  # CPU_INTACK0 & DRAM_REFRESH_CAS
  # CPU_UDS & DRAM_REFRESH_CAS

CAS3 =>
    DRAM_MEM_CAS & DRAM_REFRESH_CAS
  # !CPU_INTACK0 & DRAM_REFRESH_CAS
  # CPU_UDS & DRAM_REFRESH_CAS

CLK_16M.d  =>
    !CLK_16M

CLK_16M.ck  =>
    CLK_32M

CLK_1M.d  =>
    !CLK_1M

CLK_1M.ar  =>
    !CPU_RESET

CLK_1M.ck  =>
    CLK_2M

CLK_2M.d  =>
    !CLK_2M

CLK_2M.ar  =>
    !CPU_RESET

CLK_2M.ck  =>
    CLK_4M

CLK_4M.d  =>
    !CLK_4M

CLK_4M.ar  =>
    !CPU_RESET

CLK_4M.ck  =>
    CLK_8M

CLK_500K.d  =>
    !CLK_500K

CLK_500K.ar  =>
    !CPU_RESET

CLK_500K.ck  =>
    CLK_1M

CLK_8M.d  =>
    !CLK_8M

CLK_8M.ar  =>
    !CPU_RESET

CLK_8M.ck  =>
    CLK_16M

CPU_A1 =>
    CPU_INTACK0

CPU_A2 =>
    CPU_INTACK1

CPU_D0.d  =>
    CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !IRQL6A & !IRQL6A_MASK
  # !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !IRQL5A & !IRQL5A_MASK
  # CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !IRQL4A & !IRQL4A_MASK
  # !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !IRQL3A & !IRQL3A_MASK

CPU_D0.ar  =>
    !CPU_RESET

CPU_D0.ck  =>
    DTACK_TIMER_0

CPU_D0.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D1.d  =>
    CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & IRQL6A_MASK & !IRQL6B & 
      !IRQL6B_MASK
  # CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & IRQL6A & !IRQL6B & 
      !IRQL6B_MASK
  # !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL5A_MASK & !IRQL5B & 
      !IRQL5B_MASK
  # !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL5A & !IRQL5B & 
      !IRQL5B_MASK
  # CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL4A_MASK & !IRQL4B & 
      !IRQL4B_MASK
  # CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL4A & !IRQL4B & !IRQL4B_MASK
  # !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & IRQL3A_MASK & !IRQL3B & 
      !IRQL3B_MASK
  # !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & IRQL3A & !IRQL3B & 
      !IRQL3B_MASK

CPU_D1.ar  =>
    !CPU_RESET

CPU_D1.ck  =>
    DTACK_TIMER_0

CPU_D1.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D2.d  =>
    0 

CPU_D2.ar  =>
    !CPU_RESET

CPU_D2.ck  =>
    DTACK_TIMER_0

CPU_D2.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D3.d  =>
    0 

CPU_D3.ar  =>
    !CPU_RESET

CPU_D3.ck  =>
    DTACK_TIMER_0

CPU_D3.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D4.d  =>
    CPU_INTACK0

CPU_D4.ar  =>
    !CPU_RESET

CPU_D4.ck  =>
    DTACK_TIMER_0

CPU_D4.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D5.d  =>
    CPU_INTACK1

CPU_D5.ar  =>
    !CPU_RESET

CPU_D5.ck  =>
    DTACK_TIMER_0

CPU_D5.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D6.d  =>
    CPU_INTACK2

CPU_D6.ar  =>
    !CPU_RESET

CPU_D6.ck  =>
    DTACK_TIMER_0

CPU_D6.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_D7.d  =>
    0 

CPU_D7.ar  =>
    !CPU_RESET

CPU_D7.ck  =>
    DTACK_TIMER_0

CPU_D7.oe  =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

CPU_HALT =>
    CPU_RESET

CPU_RESET.d  =>
    1 

CPU_RESET.ar  =>
    !CPU_RESET_IN
  # !RESET_REQ_OUT

CPU_RESET.ck  =>
    CLK_16M

CPU_RESET_INV =>
    !CPU_RESET

DRAM_ACCESS_TIMER0.d  =>
    !DRAM_ACCESS_TIMER0

DRAM_ACCESS_TIMER0.ar  =>
    CPU_AS
  # !CPU_RESET

DRAM_ACCESS_TIMER0.ck  =>
    CLK_32M

DRAM_ACCESS_TIMER1.d  =>
    DRAM_ACCESS_TIMER0 & !DRAM_ACCESS_TIMER1
  # !DRAM_ACCESS_TIMER0 & DRAM_ACCESS_TIMER1

DRAM_ACCESS_TIMER1.ar  =>
    CPU_AS
  # !CPU_RESET

DRAM_ACCESS_TIMER1.ck  =>
    CLK_32M

DRAM_ACCESS_TIMER2.d  =>
    !DRAM_ACCESS_TIMER0 & DRAM_ACCESS_TIMER2
  # !DRAM_ACCESS_TIMER1 & DRAM_ACCESS_TIMER2
  # DRAM_ACCESS_TIMER0 & DRAM_ACCESS_TIMER1 & !DRAM_ACCESS_TIMER2

DRAM_ACCESS_TIMER2.ar  =>
    CPU_AS
  # !CPU_RESET

DRAM_ACCESS_TIMER2.ck  =>
    CLK_32M

DRAM_DATA_DIR =>
    CPU_RW & !DRAM_CS

DRAM_MEM_AB.d  =>
    DRAM_MEM_AB_PRE

DRAM_MEM_AB.ap  =>
    CPU_AS
  # !CPU_RESET

DRAM_MEM_AB.ck  =>
    CLK_32M

DRAM_MEM_AB_PRE.d  =>
    DRAM_ACCESS_TIMER1 & DRAM_ACCESS_TIMER2
  # DRAM_ACCESS_TIMER0 & DRAM_ACCESS_TIMER2
  # !DRAM_ACCESS_TIMER1 & !DRAM_ACCESS_TIMER2
  # DRAM_ACCESS_TIMER0 & !DRAM_ACCESS_TIMER1

DRAM_MEM_AB_PRE.ap  =>
    DRAM_CS

DRAM_MEM_AB_PRE.ck  =>
    !CLK_32M

DRAM_MEM_CAS.d  =>
    DRAM_ACCESS_TIMER1 & DRAM_ACCESS_TIMER2
  # !DRAM_ACCESS_TIMER1 & !DRAM_ACCESS_TIMER2
  # !DRAM_ACCESS_TIMER0 & DRAM_ACCESS_TIMER1
  # !DRAM_ACCESS_TIMER0 & !DRAM_ACCESS_TIMER2

DRAM_MEM_CAS.ap  =>
    CPU_AS
  # !CPU_RESET
  # DRAM_CS

DRAM_MEM_CAS.ck  =>
    !CLK_32M

DRAM_MEM_RAS.d  =>
    DRAM_ACCESS_TIMER2
  # !DRAM_ACCESS_TIMER1

DRAM_MEM_RAS.ap  =>
    DRAM_CS
  # CPU_AS
  # !CPU_RESET

DRAM_MEM_RAS.ck  =>
    !CLK_32M

DRAM_REFRESH_CAS.d  =>
    DRAM_REFRESH_CAS_PRE

DRAM_REFRESH_CAS.ap  =>
    !CPU_RESET

DRAM_REFRESH_CAS.ck  =>
    CLK_32M

DRAM_REFRESH_CAS_PRE.d  =>
    REFRESH_STATE_TIMER2
  # !REFRESH_STATE_TIMER1

DRAM_REFRESH_CAS_PRE.ap  =>
    !CPU_RESET

DRAM_REFRESH_CAS_PRE.ck  =>
    !CLK_32M

DRAM_REFRESH_RAS.d  =>
    REFRESH_STATE_TIMER1 & REFRESH_STATE_TIMER2
  # REFRESH_STATE_TIMER0 & REFRESH_STATE_TIMER2
  # !REFRESH_STATE_TIMER1 & !REFRESH_STATE_TIMER2
  # REFRESH_STATE_TIMER0 & !REFRESH_STATE_TIMER1
  # !REFRESH_STATE_TIMER0 & !REFRESH_STATE_TIMER2
  # !REFRESH_STATE_TIMER0 & REFRESH_STATE_TIMER1

DRAM_REFRESH_RAS.ap  =>
    !CPU_RESET

DRAM_REFRESH_RAS.ck  =>
    !CLK_32M

DRAM_RW.d  =>
    CPU_RW

DRAM_RW.ap  =>
    CPU_AS
  # !DRAM_REFRESH_RAS
  # !CPU_RESET

DRAM_RW.ck  =>
    CLK_32M

DTACK_FROM_INT =>
    !DTACK_TIMER_1

DTACK_TIMER_0.d  =>
    1 

DTACK_TIMER_0.ar  =>
    !CPU_FC2
  # !CPU_FC1
  # !CPU_FC0
  # CPU_AS

DTACK_TIMER_0.ck  =>
    !CLK_16M

DTACK_TIMER_1.d  =>
    DTACK_TIMER_0

DTACK_TIMER_1.ar  =>
    !CPU_FC2
  # !CPU_FC1
  # !CPU_FC0
  # CPU_AS

DTACK_TIMER_1.ck  =>
    !CLK_16M

INT_ACK =>
    !CPU_AS & CPU_FC0 & CPU_FC1 & CPU_FC2

IPL0 =>
    IRQL3A & IRQL3B & IRQL5A & IRQL5B & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL5A & IRQL5B & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A & IRQL5B & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL5A & IRQL5B & IRQL7
  # IRQL3A & IRQL3B & IRQL5A_MASK & IRQL5B & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL5A_MASK & IRQL5B & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A_MASK & IRQL5B & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL5A_MASK & IRQL5B & IRQL7
  # IRQL3A & IRQL3B & IRQL5A_MASK & IRQL5B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL5A_MASK & IRQL5B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL7
  # IRQL3A & IRQL3B & IRQL5A & IRQL5B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL5A & IRQL5B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A & IRQL5B_MASK & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL5A & IRQL5B_MASK & IRQL7
  # IRQL3A & IRQL3B & IRQL5A & IRQL5B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL5A & IRQL5B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A & IRQL5B & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL5A & IRQL5B & IRQL7_MASK
  # IRQL3A & IRQL3B & IRQL5A_MASK & IRQL5B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL5A_MASK & IRQL5B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A_MASK & IRQL5B & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL5A_MASK & IRQL5B & IRQL7_MASK
  # IRQL3A & IRQL3B & IRQL5A & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL5A & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL5A & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A & IRQL3B & IRQL5A_MASK & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL5A_MASK & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL7_MASK

IPL1 =>
    IRQL3A & IRQL3B & IRQL6A & IRQL6B & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL6A & IRQL6B & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A & IRQL6B & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL6A & IRQL6B & IRQL7
  # IRQL3A & IRQL3B & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL3A & IRQL3B & IRQL6A_MASK & IRQL6B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL6A_MASK & IRQL6B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A_MASK & IRQL6B_MASK & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL6A_MASK & IRQL6B_MASK & IRQL7
  # IRQL3A & IRQL3B & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL3A & IRQL3B_MASK & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL3A & IRQL3B & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL3A & IRQL3B & IRQL6A_MASK & IRQL6B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL6A_MASK & IRQL6B & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A_MASK & IRQL6B & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL6A_MASK & IRQL6B & IRQL7_MASK
  # IRQL3A & IRQL3B & IRQL6A & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL6A & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL6A & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A & IRQL3B & IRQL6A_MASK & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B & IRQL6A_MASK & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A_MASK & IRQL3B_MASK & IRQL6A_MASK & IRQL6B_MASK & IRQL7_MASK
  # IRQL3A & IRQL3B_MASK & IRQL6A_MASK & IRQL6B_MASK & IRQL7_MASK

IPL2 =>
    IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B & IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & 
      IRQL6B_MASK & IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & IRQL7
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B & IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & 
      IRQL6B_MASK & IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & IRQL6B_MASK & 
      IRQL7_MASK
  # IRQL4A_MASK & IRQL4B & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7_MASK
  # IRQL4A_MASK & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7_MASK
  # IRQL4A & IRQL4B_MASK & IRQL5A_MASK & IRQL5B_MASK & IRQL6A_MASK & 
      IRQL6B_MASK & IRQL7_MASK

IRQL3A_MASK.d  =>
    CPU_D7

IRQL3A_MASK.ap  =>
    !CPU_RESET

IRQL3A_MASK.ck  =>
    INTC_CS
  # !CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL3A_PE =>
    IRQL3A
  # IRQL3A_MASK

IRQL3B_MASK.d  =>
    CPU_D6

IRQL3B_MASK.ap  =>
    !CPU_RESET

IRQL3B_MASK.ck  =>
    INTC_CS
  # !CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL3B_PE =>
    IRQL3B
  # IRQL3B_MASK
  # !IRQL3A & !IRQL3A_MASK

IRQL3_INT =>
    IRQL3A & IRQL3B
  # IRQL3A_MASK & IRQL3B
  # IRQL3A & IRQL3B_MASK
  # IRQL3A_MASK & IRQL3B_MASK

IRQL4A_MASK.d  =>
    CPU_D2

IRQL4A_MASK.ap  =>
    !CPU_RESET

IRQL4A_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL4A_PE =>
    IRQL4A
  # IRQL4A_MASK

IRQL4B_MASK.d  =>
    CPU_D1

IRQL4B_MASK.ap  =>
    !CPU_RESET

IRQL4B_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL4B_PE =>
    IRQL4B
  # IRQL4B_MASK
  # !IRQL4A & !IRQL4A_MASK

IRQL4_INT =>
    IRQL4A & IRQL4B
  # IRQL4A_MASK & IRQL4B
  # IRQL4A & IRQL4B_MASK
  # IRQL4A_MASK & IRQL4B_MASK

IRQL5A_MASK.d  =>
    CPU_D4

IRQL5A_MASK.ap  =>
    !CPU_RESET

IRQL5A_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL5A_PE =>
    IRQL5A
  # IRQL5A_MASK

IRQL5B_MASK.d  =>
    CPU_D3

IRQL5B_MASK.ap  =>
    !CPU_RESET

IRQL5B_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL5B_PE =>
    IRQL5B
  # IRQL5B_MASK
  # !IRQL5A & !IRQL5A_MASK

IRQL5_INT =>
    IRQL5A & IRQL5B
  # IRQL5A_MASK & IRQL5B
  # IRQL5A & IRQL5B_MASK
  # IRQL5A_MASK & IRQL5B_MASK

IRQL6A_MASK.d  =>
    CPU_D6

IRQL6A_MASK.ap  =>
    !CPU_RESET

IRQL6A_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL6A_PE =>
    IRQL6A
  # IRQL6A_MASK

IRQL6B_MASK.d  =>
    CPU_D5

IRQL6B_MASK.ap  =>
    !CPU_RESET

IRQL6B_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL6B_PE =>
    IRQL6B
  # IRQL6B_MASK
  # !IRQL6A & !IRQL6A_MASK

IRQL6_INT =>
    IRQL6A & IRQL6B
  # IRQL6A_MASK & IRQL6B
  # IRQL6A & IRQL6B_MASK
  # IRQL6A_MASK & IRQL6B_MASK

IRQL7.d  =>
    0 

IRQL7.ap  =>
    !CPU_RESET
  # !CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & DTACK_TIMER_1

IRQL7.ck  =>
    !IRQL7_BUTTON

IRQL7_ACK =>
    !CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & DTACK_TIMER_1

IRQL7_INT =>
    IRQL7
  # IRQL7_MASK

IRQL7_MASK.d  =>
    CPU_D7

IRQL7_MASK.ap  =>
    !CPU_RESET

IRQL7_MASK.ck  =>
    INTC_CS
  # CPU_INTACK0
  # CPU_INTACK1
  # CPU_RW

IRQL7_PE =>
    IRQL7
  # IRQL7_MASK

RAS0 =>
    DRAM_MEM_RAS & DRAM_REFRESH_RAS
  # CPU_INTACK0 & DRAM_REFRESH_RAS

RAS2 =>
    DRAM_MEM_RAS & DRAM_REFRESH_RAS
  # !CPU_INTACK0 & DRAM_REFRESH_RAS

REFRESH_COMPLETED.d  =>
    !REFRESH_STATE_TIMER2
  # !REFRESH_STATE_TIMER1
  # REFRESH_STATE_TIMER0

REFRESH_COMPLETED.ap  =>
    !CPU_RESET

REFRESH_COMPLETED.ck  =>
    !CLK_32M

REFRESH_COUNTER_RESET.d  =>
    DRAM_ACCESS_TIMER2
  # DRAM_ACCESS_TIMER0 & DRAM_ACCESS_TIMER1
  # !DRAM_ACCESS_TIMER0 & !DRAM_ACCESS_TIMER1

REFRESH_COUNTER_RESET.ar  =>
    !CPU_RESET

REFRESH_COUNTER_RESET.ck  =>
    !CLK_32M

REFRESH_REQUESTED_PRE.d  =>
    1 

REFRESH_REQUESTED_PRE.ar  =>
    !REFRESH_COMPLETED
  # !CPU_RESET

REFRESH_REQUESTED_PRE.ck  =>
    REFRESH_TIMER7

REFRESH_REQUESTED_SYNC.d  =>
    REFRESH_REQUESTED_PRE

REFRESH_REQUESTED_SYNC.ar  =>
    !REFRESH_COMPLETED
  # !CPU_RESET

REFRESH_REQUESTED_SYNC.ck  =>
    !CPU_AS

REFRESH_STATE_TIMER0.d  =>
    !REFRESH_STATE_TIMER0

REFRESH_STATE_TIMER0.ar  =>
    !REFRESH_REQUESTED_SYNC
  # !REFRESH_COUNTER_RESET

REFRESH_STATE_TIMER0.ck  =>
    CLK_32M

REFRESH_STATE_TIMER1.d  =>
    REFRESH_STATE_TIMER0 & !REFRESH_STATE_TIMER1
  # !REFRESH_STATE_TIMER0 & REFRESH_STATE_TIMER1

REFRESH_STATE_TIMER1.ar  =>
    !REFRESH_REQUESTED_SYNC
  # !REFRESH_COUNTER_RESET

REFRESH_STATE_TIMER1.ck  =>
    CLK_32M

REFRESH_STATE_TIMER2.d  =>
    !REFRESH_STATE_TIMER0 & REFRESH_STATE_TIMER2
  # !REFRESH_STATE_TIMER1 & REFRESH_STATE_TIMER2
  # REFRESH_STATE_TIMER0 & REFRESH_STATE_TIMER1 & !REFRESH_STATE_TIMER2

REFRESH_STATE_TIMER2.ar  =>
    !REFRESH_REQUESTED_SYNC
  # !REFRESH_COUNTER_RESET

REFRESH_STATE_TIMER2.ck  =>
    CLK_32M

REFRESH_TIMER0.d  =>
    !REFRESH_TIMER0

REFRESH_TIMER0.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER0.ck  =>
    CLK_16M

REFRESH_TIMER1.d  =>
    REFRESH_TIMER0 & !REFRESH_TIMER1
  # !REFRESH_TIMER0 & REFRESH_TIMER1

REFRESH_TIMER1.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER1.ck  =>
    CLK_16M

REFRESH_TIMER2.d  =>
    !REFRESH_TIMER0 & REFRESH_TIMER2
  # !REFRESH_TIMER1 & REFRESH_TIMER2
  # REFRESH_TIMER0 & REFRESH_TIMER1 & !REFRESH_TIMER2

REFRESH_TIMER2.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER2.ck  =>
    CLK_16M

REFRESH_TIMER3.d  =>
    !REFRESH_TIMER2 & REFRESH_TIMER3
  # !REFRESH_TIMER0 & REFRESH_TIMER3
  # !REFRESH_TIMER1 & REFRESH_TIMER3
  # REFRESH_TIMER0 & REFRESH_TIMER1 & REFRESH_TIMER2 & !REFRESH_TIMER3

REFRESH_TIMER3.ap  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER3.ck  =>
    CLK_16M

REFRESH_TIMER4.d  =>
    !REFRESH_TIMER4

REFRESH_TIMER4.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER4.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER5.d  =>
    REFRESH_TIMER4 & !REFRESH_TIMER5
  # !REFRESH_TIMER4 & REFRESH_TIMER5

REFRESH_TIMER5.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER5.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER6.d  =>
    !REFRESH_TIMER4 & REFRESH_TIMER6
  # !REFRESH_TIMER5 & REFRESH_TIMER6
  # REFRESH_TIMER4 & REFRESH_TIMER5 & !REFRESH_TIMER6

REFRESH_TIMER6.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER6.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER7.d  =>
    !REFRESH_TIMER6 & REFRESH_TIMER7
  # !REFRESH_TIMER4 & REFRESH_TIMER7
  # !REFRESH_TIMER5 & REFRESH_TIMER7
  # REFRESH_TIMER4 & REFRESH_TIMER5 & REFRESH_TIMER6 & !REFRESH_TIMER7

REFRESH_TIMER7.ar  =>
    REFRESH_TIMER_RESET
  # !CPU_RESET

REFRESH_TIMER7.ck  =>
    !REFRESH_TIMER3
  # !REFRESH_TIMER2
  # !REFRESH_TIMER1
  # !REFRESH_TIMER0

REFRESH_TIMER_RESET.d  =>
    REFRESH_TIMER7

REFRESH_TIMER_RESET.ar  =>
    !CPU_RESET

REFRESH_TIMER_RESET.ck  =>
    CLK_32M

RESET_REQ.d  =>
    CPU_D7

RESET_REQ.ar  =>
    !CPU_RESET

RESET_REQ.ck  =>
    INTC_CS
  # !CPU_INTACK0
  # !CPU_INTACK1
  # CPU_RW

RESET_REQ_OUT.d  =>
    !RESET_REQ

RESET_REQ_OUT.ap  =>
    !CPU_RESET

RESET_REQ_OUT.ck  =>
    CLK_500K

VECTORD0 =>
    CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & !IRQL6A & !IRQL6A_MASK
  # !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !IRQL5A & !IRQL5A_MASK
  # CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & !IRQL4A & !IRQL4A_MASK
  # !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & !IRQL3A & !IRQL3A_MASK

VECTORD1 =>
    CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & IRQL6A_MASK & !IRQL6B & 
      !IRQL6B_MASK
  # CPU_INTACK0 & !CPU_INTACK1 & !CPU_INTACK2 & IRQL6A & !IRQL6B & 
      !IRQL6B_MASK
  # !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL5A_MASK & !IRQL5B & 
      !IRQL5B_MASK
  # !CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL5A & !IRQL5B & 
      !IRQL5B_MASK
  # CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL4A_MASK & !IRQL4B & 
      !IRQL4B_MASK
  # CPU_INTACK0 & CPU_INTACK1 & !CPU_INTACK2 & IRQL4A & !IRQL4B & !IRQL4B_MASK
  # !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & IRQL3A_MASK & !IRQL3B & 
      !IRQL3B_MASK
  # !CPU_INTACK0 & !CPU_INTACK1 & CPU_INTACK2 & IRQL3A & !IRQL3B & 
      !IRQL3B_MASK

VECTORD2 =>
    0 

VECTORD3 =>
    0 

VECTORD4 =>
    CPU_INTACK0

VECTORD5 =>
    CPU_INTACK1

VECTORD6 =>
    CPU_INTACK2

VECTORD7 =>
    0 

dram_access_timer_field =>
    DRAM_ACCESS_TIMER2 , DRAM_ACCESS_TIMER1 , DRAM_ACCESS_TIMER0

interrupt_ack_num =>
    !CPU_INTACK2 , !CPU_INTACK1 , !CPU_INTACK0

refresh_state_timer_field =>
    REFRESH_STATE_TIMER2 , REFRESH_STATE_TIMER1 , REFRESH_STATE_TIMER0


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    CAS0                        67       V        3       0       1     
    CAS1                        68       V        3       0       1     
    CAS2                        69       V        3       0       1     
    CAS3                        70       V        3       0       1     
    CLK_16M                     30       V        -       -       -     
    CLK_16M             d       30       X        1       0       1     
    CLK_16M             ck      30       X        1       0       1     
    CLK_1M                      11       V        -       -       -     
    CLK_1M              d       11       X        1       0       1     
    CLK_1M              ar      11       X        1       0       1     
    CLK_1M              ck      11       X        1       0       1     
    CLK_2M                      101      N        -       -       -     
    CLK_2M              d       101      M        1       0       1     
    CLK_2M              ar      101      M        1       0       1     
    CLK_2M              ck      101      M        1       0       1     
    CLK_32M                     18       V        -       -       -     
    CLK_4M                      100      N        -       -       -     
    CLK_4M              d       100      M        1       0       1     
    CLK_4M              ar      100      M        1       0       1     
    CLK_4M              ck      100      M        1       0       1     
    CLK_500K                    10       V        -       -       -     
    CLK_500K            d       10       X        1       0       1     
    CLK_500K            ar      10       X        1       0       1     
    CLK_500K            ck      10       X        1       0       1     
    CLK_8M                      99       N        -       -       -     
    CLK_8M              d       99       M        1       0       1     
    CLK_8M              ar      99       M        1       0       1     
    CLK_8M              ck      99       M        1       0       1     
    CPU_A1                      0        I        1       -       -     
    CPU_A2                      0        I        1       -       -     
    CPU_AS                      35       V        -       -       -     
    CPU_D0                      36       V        -       -       -     
    CPU_D0              d       36       X        4       0       1     
    CPU_D0              ar      36       X        1       0       1     
    CPU_D0              ck      36       X        1       0       1     
    CPU_D0              oe      36       X        1       0       1     
    CPU_D1                      37       V        -       -       -     
    CPU_D1              d       37       X        8       0       1     
    CPU_D1              ar      37       X        1       0       1     
    CPU_D1              ck      37       X        1       0       1     
    CPU_D1              oe      37       X        1       0       1     
    CPU_D2                      39       V        -       -       -     
    CPU_D2              d       39       X        1       0       1     
    CPU_D2              ar      39       X        1       0       1     
    CPU_D2              ck      39       X        1       0       1     
    CPU_D2              oe      39       X        1       0       1     
    CPU_D3                      40       V        -       -       -     
    CPU_D3              d       40       X        1       0       1     
    CPU_D3              ar      40       X        1       0       1     
    CPU_D3              ck      40       X        1       0       1     
    CPU_D3              oe      40       X        1       0       1     
    CPU_D4                      41       V        -       -       -     
    CPU_D4              d       41       X        1       0       1     
    CPU_D4              ar      41       X        1       0       1     
    CPU_D4              ck      41       X        1       0       1     
    CPU_D4              oe      41       X        1       0       1     
    CPU_D5                      44       V        -       -       -     
    CPU_D5              d       44       X        1       0       1     
    CPU_D5              ar      44       X        1       0       1     
    CPU_D5              ck      44       X        1       0       1     
    CPU_D5              oe      44       X        1       0       1     
    CPU_D6                      45       V        -       -       -     
    CPU_D6              d       45       X        1       0       1     
    CPU_D6              ar      45       X        1       0       1     
    CPU_D6              ck      45       X        1       0       1     
    CPU_D6              oe      45       X        1       0       1     
    CPU_D7                      48       V        -       -       -     
    CPU_D7              d       48       X        1       0       1     
    CPU_D7              ar      48       X        1       0       1     
    CPU_D7              ck      48       X        1       0       1     
    CPU_D7              oe      48       X        1       0       1     
    CPU_FC0                     21       V        -       -       -     
    CPU_FC1                     22       V        -       -       -     
    CPU_FC2                     24       V        -       -       -     
    CPU_HALT                    20       V        1       0       1     
    CPU_INTACK0                 58       V        -       -       -     
    CPU_INTACK1                 57       V        -       -       -     
    CPU_INTACK2                 56       V        -       -       -     
    CPU_LDS                     34       V        -       -       -     
    CPU_RESET                   29       V        -       -       -     
    CPU_RESET           d       29       X        1       0       1     
    CPU_RESET           ar      29       X        2       0       1     
    CPU_RESET           ck      29       X        1       0       1     
    CPU_RESET_IN                17       V        -       -       -     
    CPU_RESET_INV               75       V        1       0       1     
    CPU_RW                      31       V        -       -       -     
    CPU_UDS                     33       V        -       -       -     
    DRAM_ACCESS_TIMER0          123      N        -       -       -     
    DRAM_ACCESS_TIMER0  d       123      M        1       0       1     
    DRAM_ACCESS_TIMER0  ar      123      M        2       0       1     
    DRAM_ACCESS_TIMER0  ck      123      M        1       0       1     
    DRAM_ACCESS_TIMER1          122      N        -       -       -     
    DRAM_ACCESS_TIMER1  d       122      M        2       0       1     
    DRAM_ACCESS_TIMER1  ar      122      M        2       0       1     
    DRAM_ACCESS_TIMER1  ck      122      M        1       0       1     
    DRAM_ACCESS_TIMER2          121      N        -       -       -     
    DRAM_ACCESS_TIMER2  d       121      M        3       0       1     
    DRAM_ACCESS_TIMER2  ar      121      M        2       0       1     
    DRAM_ACCESS_TIMER2  ck      121      M        1       0       1     
    DRAM_CS                     54       V        -       -       -     
    DRAM_DATA_DIR               65       V        1       0       1     
    DRAM_MEM_AB                 64       V        -       -       -     
    DRAM_MEM_AB         d       64       X        1       0       1     
    DRAM_MEM_AB         ap      64       X        2       0       1     
    DRAM_MEM_AB         ck      64       X        1       0       1     
    DRAM_MEM_AB_PRE             115      N        -       -       -     
    DRAM_MEM_AB_PRE     d       115      M        4       0       1     
    DRAM_MEM_AB_PRE     ap      115      M        1       0       1     
    DRAM_MEM_AB_PRE     ck      115      M        1       0       1     
    DRAM_MEM_CAS                114      N        -       -       -     
    DRAM_MEM_CAS        d       114      M        4       0       1     
    DRAM_MEM_CAS        ap      114      M        3       0       1     
    DRAM_MEM_CAS        ck      114      M        1       0       1     
    DRAM_MEM_RAS                113      N        -       -       -     
    DRAM_MEM_RAS        d       113      M        2       0       1     
    DRAM_MEM_RAS        ap      113      M        3       0       1     
    DRAM_MEM_RAS        ck      113      M        1       0       1     
    DRAM_REFRESH_CAS            119      N        -       -       -     
    DRAM_REFRESH_CAS    d       119      M        1       0       1     
    DRAM_REFRESH_CAS    ap      119      M        1       0       1     
    DRAM_REFRESH_CAS    ck      119      M        1       0       1     
    DRAM_REFRESH_CAS_PRE        117      N        -       -       -     
    DRAM_REFRESH_CAS_PREd       117      M        2       0       1     
    DRAM_REFRESH_CAS_PREap      117      M        1       0       1     
    DRAM_REFRESH_CAS_PREck      117      M        1       0       1     
    DRAM_REFRESH_RAS            118      N        -       -       -     
    DRAM_REFRESH_RAS    d       118      M        6       0       1     
    DRAM_REFRESH_RAS    ap      118      M        1       0       1     
    DRAM_REFRESH_RAS    ck      118      M        1       0       1     
    DRAM_RW                     63       V        -       -       -     
    DRAM_RW             d       63       X        1       0       1     
    DRAM_RW             ap      63       X        3       0       1     
    DRAM_RW             ck      63       X        1       0       1     
    DTACK_FROM_INT              52       V        1       0       1     
    DTACK_TIMER_0               85       N        -       -       -     
    DTACK_TIMER_0       d       85       M        1       0       1     
    DTACK_TIMER_0       ar      85       M        4       0       1     
    DTACK_TIMER_0       ck      85       M        1       0       1     
    DTACK_TIMER_1               86       N        -       -       -     
    DTACK_TIMER_1       d       86       M        1       0       1     
    DTACK_TIMER_1       ar      86       M        4       0       1     
    DTACK_TIMER_1       ck      86       M        1       0       1     
    INTC_CS                     55       V        -       -       -     
    INT_ACK                     0        I        1       -       -     
    IPL0                        25       V        32      0       1     
    IPL1                        27       V        32      0       1     
    IPL2                        28       V        128     0       1     
    IRQL3A                      8        V        -       -       -     
    IRQL3A_MASK                 94       N        -       -       -     
    IRQL3A_MASK         d       94       M        1       0       1     
    IRQL3A_MASK         ap      94       M        1       0       1     
    IRQL3A_MASK         ck      94       M        4       0       1     
    IRQL3A_PE                   0        I        2       -       -     
    IRQL3B                      9        V        -       -       -     
    IRQL3B_MASK                 95       N        -       -       -     
    IRQL3B_MASK         d       95       M        1       0       1     
    IRQL3B_MASK         ap      95       M        1       0       1     
    IRQL3B_MASK         ck      95       M        4       0       1     
    IRQL3B_PE                   0        I        3       -       -     
    IRQL3_INT                   0        I        4       -       -     
    IRQL4A                      5        V        -       -       -     
    IRQL4A_MASK                 92       N        -       -       -     
    IRQL4A_MASK         d       92       M        1       0       1     
    IRQL4A_MASK         ap      92       M        1       0       1     
    IRQL4A_MASK         ck      92       M        4       0       1     
    IRQL4A_PE                   0        I        2       -       -     
    IRQL4B                      6        V        -       -       -     
    IRQL4B_MASK                 93       N        -       -       -     
    IRQL4B_MASK         d       93       M        1       0       1     
    IRQL4B_MASK         ap      93       M        1       0       1     
    IRQL4B_MASK         ck      93       M        4       0       1     
    IRQL4B_PE                   0        I        3       -       -     
    IRQL4_INT                   0        I        4       -       -     
    IRQL5A                      2        V        -       -       -     
    IRQL5A_MASK                 90       N        -       -       -     
    IRQL5A_MASK         d       90       M        1       0       1     
    IRQL5A_MASK         ap      90       M        1       0       1     
    IRQL5A_MASK         ck      90       M        4       0       1     
    IRQL5A_PE                   0        I        2       -       -     
    IRQL5B                      4        V        -       -       -     
    IRQL5B_MASK                 91       N        -       -       -     
    IRQL5B_MASK         d       91       M        1       0       1     
    IRQL5B_MASK         ap      91       M        1       0       1     
    IRQL5B_MASK         ck      91       M        4       0       1     
    IRQL5B_PE                   0        I        3       -       -     
    IRQL5_INT                   0        I        4       -       -     
    IRQL6A                      84       V        -       -       -     
    IRQL6A_MASK                 88       N        -       -       -     
    IRQL6A_MASK         d       88       M        1       0       1     
    IRQL6A_MASK         ap      88       M        1       0       1     
    IRQL6A_MASK         ck      88       M        4       0       1     
    IRQL6A_PE                   0        I        2       -       -     
    IRQL6B                      1        V        -       -       -     
    IRQL6B_MASK                 89       N        -       -       -     
    IRQL6B_MASK         d       89       M        1       0       1     
    IRQL6B_MASK         ap      89       M        1       0       1     
    IRQL6B_MASK         ck      89       M        4       0       1     
    IRQL6B_PE                   0        I        3       -       -     
    IRQL6_INT                   0        I        4       -       -     
    IRQL7                       98       N        -       -       -     
    IRQL7               d       98       M        1       0       1     
    IRQL7               ap      98       M        2       0       1     
    IRQL7               ck      98       M        1       0       1     
    IRQL7_ACK                   0        I        1       -       -     
    IRQL7_BUTTON                83       V        -       -       -     
    IRQL7_INT                   0        I        2       -       -     
    IRQL7_MASK                  87       N        -       -       -     
    IRQL7_MASK          d       87       M        1       0       1     
    IRQL7_MASK          ap      87       M        1       0       1     
    IRQL7_MASK          ck      87       M        4       0       1     
    IRQL7_PE                    0        I        2       -       -     
    RAS0                        74       V        2       0       1     
    RAS2                        73       V        2       0       1     
    REFRESH_COMPLETED           112      N        -       -       -     
    REFRESH_COMPLETED   d       112      M        3       0       1     
    REFRESH_COMPLETED   ap      112      M        1       0       1     
    REFRESH_COMPLETED   ck      112      M        1       0       1     
    REFRESH_COUNTER_RESET        116      N        -       -       -     
    REFRESH_COUNTER_RESETd       116      M        3       0       1     
    REFRESH_COUNTER_RESETar      116      M        1       0       1     
    REFRESH_COUNTER_RESETck      116      M        1       0       1     
    REFRESH_REQUESTED_PRE        110      N        -       -       -     
    REFRESH_REQUESTED_PREd       110      M        1       0       1     
    REFRESH_REQUESTED_PREar      110      M        2       0       1     
    REFRESH_REQUESTED_PREck      110      M        1       0       1     
    REFRESH_REQUESTED_SYNC        111      N        -       -       -     
    REFRESH_REQUESTED_SYNCd       111      M        1       0       1     
    REFRESH_REQUESTED_SYNCar      111      M        2       0       1     
    REFRESH_REQUESTED_SYNCck      111      M        1       0       1     
    REFRESH_STATE_TIMER0        126      N        -       -       -     
    REFRESH_STATE_TIMER0d       126      M        1       0       1     
    REFRESH_STATE_TIMER0ar      126      M        2       0       1     
    REFRESH_STATE_TIMER0ck      126      M        1       0       1     
    REFRESH_STATE_TIMER1        125      N        -       -       -     
    REFRESH_STATE_TIMER1d       125      M        2       0       1     
    REFRESH_STATE_TIMER1ar      125      M        2       0       1     
    REFRESH_STATE_TIMER1ck      125      M        1       0       1     
    REFRESH_STATE_TIMER2        124      N        -       -       -     
    REFRESH_STATE_TIMER2d       124      M        3       0       1     
    REFRESH_STATE_TIMER2ar      124      M        2       0       1     
    REFRESH_STATE_TIMER2ck      124      M        1       0       1     
    REFRESH_TIMER0              102      N        -       -       -     
    REFRESH_TIMER0      d       102      M        1       0       1     
    REFRESH_TIMER0      ar      102      M        2       0       1     
    REFRESH_TIMER0      ck      102      M        1       0       1     
    REFRESH_TIMER1              103      N        -       -       -     
    REFRESH_TIMER1      d       103      M        2       0       1     
    REFRESH_TIMER1      ar      103      M        2       0       1     
    REFRESH_TIMER1      ck      103      M        1       0       1     
    REFRESH_TIMER2              104      N        -       -       -     
    REFRESH_TIMER2      d       104      M        3       0       1     
    REFRESH_TIMER2      ar      104      M        2       0       1     
    REFRESH_TIMER2      ck      104      M        1       0       1     
    REFRESH_TIMER3              105      N        -       -       -     
    REFRESH_TIMER3      d       105      M        4       0       1     
    REFRESH_TIMER3      ap      105      M        2       0       1     
    REFRESH_TIMER3      ck      105      M        1       0       1     
    REFRESH_TIMER4              106      N        -       -       -     
    REFRESH_TIMER4      d       106      M        1       0       1     
    REFRESH_TIMER4      ar      106      M        2       0       1     
    REFRESH_TIMER4      ck      106      M        4       0       1     
    REFRESH_TIMER5              107      N        -       -       -     
    REFRESH_TIMER5      d       107      M        2       0       1     
    REFRESH_TIMER5      ar      107      M        2       0       1     
    REFRESH_TIMER5      ck      107      M        4       0       1     
    REFRESH_TIMER6              108      N        -       -       -     
    REFRESH_TIMER6      d       108      M        3       0       1     
    REFRESH_TIMER6      ar      108      M        2       0       1     
    REFRESH_TIMER6      ck      108      M        4       0       1     
    REFRESH_TIMER7              109      N        -       -       -     
    REFRESH_TIMER7      d       109      M        4       0       1     
    REFRESH_TIMER7      ar      109      M        2       0       1     
    REFRESH_TIMER7      ck      109      M        4       0       1     
    REFRESH_TIMER_RESET         120      N        -       -       -     
    REFRESH_TIMER_RESET d       120      M        1       0       1     
    REFRESH_TIMER_RESET ar      120      M        1       0       1     
    REFRESH_TIMER_RESET ck      120      M        1       0       1     
    RESET_REQ                   96       N        -       -       -     
    RESET_REQ           d       96       M        1       0       1     
    RESET_REQ           ar      96       M        1       0       1     
    RESET_REQ           ck      96       M        4       0       1     
    RESET_REQ_OUT               97       N        -       -       -     
    RESET_REQ_OUT       d       97       M        1       0       1     
    RESET_REQ_OUT       ap      97       M        1       0       1     
    RESET_REQ_OUT       ck      97       M        1       0       1     
    VECTORD0                    0        I        4       -       -     
    VECTORD1                    0        I        8       -       -     
    VECTORD2                    0        I        1       -       -     
    VECTORD3                    0        I        1       -       -     
    VECTORD4                    0        I        1       -       -     
    VECTORD5                    0        I        1       -       -     
    VECTORD6                    0        I        1       -       -     
    VECTORD7                    0        I        1       -       -     
    dram_access_timer_field        0        F        -       -       -     
    interrupt_ack_num           0        F        -       -       -     
    refresh_state_timer_field        0        F        -       -       -     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

