;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	ADD 291, 60
	SLT @127, -109
	MOV -17, <-20
	ADD 210, 30
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ @201, 100
	SUB -130, -6
	SUB -130, -6
	MOV 700, -500
	MOV 700, -500
	SUB @1, 2
	SLT 102, 620
	ADD 291, 60
	SUB #10, <462
	SUB <126, 109
	SUB <126, 109
	JMP 126, -100
	MOV @-122, -5
	SLT 102, 620
	JMP 102, @-126
	SUB -130, 4
	SPL -6, @-30
	SUB @1, 2
	SUB <126, 109
	SUB #10, <462
	SUB @2, -1
	SUB #10, <462
	JMZ @201, 100
	SLT @127, -109
	ADD 291, 60
	CMP -130, -6
	JMP 102, @-126
	SUB #10, <462
	SUB #10, <462
	SUB @127, 106
	ADD 291, 60
	SUB @1, 2
	SPL -107, @-21
	MOV -17, <-20
	SPL -6, @-30
	ADD 291, 60
	ADD 291, 60
	ADD 291, 60
	SUB #10, <462
	ADD 291, 60
	ADD 291, 60
	ADD 291, 60
	SUB @1, 2
	SUB -130, -6
