#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 17 18:50:24 2025
# Process ID: 29548
# Current directory: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36944 C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.xpr
# Log file: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/vivado.log
# Journal file: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'GuitarSep.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
GuitarSep_Song_Memory_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.781 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd}
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:Game_SM:1.0 - Game_SM_0
Adding component instance block -- xilinx.com:module_ref:debouncer:1.0 - debouncer_0
Adding component instance block -- xilinx.com:user:MemorySequency:1.0 - MemorySequency_1
Adding component instance block -- xilinx.com:user:ClockDivider:1.0 - ClockDivider_1
Adding component instance block -- xilinx.com:user:axi_led:1.0 - axi_led_0
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_2
Adding component instance block -- xilinx.com:user:Score_display:1.0 - Score_display_0
Adding component instance block -- xilinx.com:user:Song_Memory:1.0 - Song_Memory_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_3
INFO: [xilinx.com:ip:ila:6.2-6] /ila_3: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /ClockDivider_1/clk_in(undef)
Successfully read diagram <GuitarSep> from BD file <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2020.824 ; gain = 147.168
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Song_Memory:1.0 [get_ips  GuitarSep_Song_Memory_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
INFO: [IP_Flow 19-3422] Upgraded GuitarSep_Song_Memory_0_0 (Song_Memory_v1.0 1.0) from revision 9 to revision 10
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips GuitarSep_Song_Memory_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name Song_Memory_v1_0_project -directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.tmp/Song_Memory_v1_0_project c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tomas/escritorio/universidad/sep/proyecto/sep-grupo17/proyecto1/proyecto1.tmp/song_memory_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.824 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_FULL_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_FULL_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_FULL_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_FULL_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_FULL_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI_FULL': References existing memory map 'S00_AXI_FULL'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\ip_repo\Song_Memory_1.0\xilinx.com_user_Song_Memory_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Song_Memory:1.0 [get_ips  GuitarSep_Song_Memory_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
INFO: [IP_Flow 19-3422] Upgraded GuitarSep_Song_Memory_0_0 (Song_Memory_v1.0 1.0) from revision 10 to revision 11
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips GuitarSep_Song_Memory_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/sim/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hdl/GuitarSep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Song_Memory_0 .
Exporting to file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/synth/GuitarSep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep.hwh
Generated Block Design Tcl file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep_bd.tcl
Generated Hardware Definition File C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.hwdef
[Fri Oct 17 18:54:58 2025] Launched GuitarSep_Song_Memory_0_0_synth_1, GuitarSep_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
GuitarSep_Song_Memory_0_0_synth_1: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/GuitarSep_Song_Memory_0_0_synth_1/runme.log
GuitarSep_axi_smc_0_synth_1: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/GuitarSep_axi_smc_0_synth_1/runme.log
synth_1: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/synth_1/runme.log
[Fri Oct 17 18:54:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2286.031 ; gain = 209.906
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2286.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC05A
set_property PROGRAM.FILE {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/GuitarSep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/GuitarSep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/GuitarSep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 4 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_3"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_3"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2025-Oct-17 19:00:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_3"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_3"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2025-Oct-17 19:00:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2025-Oct-17 19:00:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2025-Oct-17 19:00:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2025-Oct-17 19:01:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2025-Oct-17 19:01:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3160.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC05A
set_property PROGRAM.FILE {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/GuitarSep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/GuitarSep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/impl_1/GuitarSep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 4 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_3"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-17 19:05:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-17 19:05:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes GuitarSep_i/axi_smc_M01_AXI_AWVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2025-Oct-17 19:06:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"GuitarSep_i/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2025-Oct-17 19:06:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_1
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
set_property -dict [list CONFIG.C_ATG_MODE {AXI4}] [get_bd_cells axi_traffic_gen_1]
delete_bd_objs [get_bd_nets Game_SM_0_song_selected] [get_bd_nets MemorySequency_1_addr] [get_bd_cells Song_Memory_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Song_Memory:1.0 Song_Memory_0
endgroup
delete_bd_objs [get_bd_cells Song_Memory_0]
create_bd_cell -type module -reference Song_Selector Song_Selector_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
set_property location {4 1022 144} [get_bd_cells Song_Selector_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
set_property location {1 195 343} [get_bd_cells vio_0]
delete_bd_objs [get_bd_nets game_on_0_1]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins Game_SM_0/game_on]
connect_bd_net [get_bd_ports clk] [get_bd_pins vio_0/clk]
startgroup
set_property -dict [list CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
endgroup
create_peripheral xilinx.com user Enable_mod 1.0 -dir C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:Enable_mod:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Enable_mod:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Enable_mod:1.0]
set_property  ip_repo_paths  {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/../ip_repo/Enable_mod_1.0 C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0 C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Song_Selector:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector
ipx::edit_ip_in_project -upgrade true -name edit_Enable_mod_v1_0 -directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/../ip_repo c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project Proyecto1
set_property location {4 1265 281} [get_bd_cells Song_Selector_0]
connect_bd_net [get_bd_pins MemorySequency_1/addr] [get_bd_pins Song_Selector_0/add]
connect_bd_net [get_bd_pins Game_SM_0/song_selected] [get_bd_pins Song_Selector_0/song_sel]
connect_bd_net [get_bd_pins Song_Selector_0/dout] [get_bd_pins ila_0/probe0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property location {5 1573 12} [get_bd_cells dist_mem_gen_0]
set_property location {4 1340 -26} [get_bd_cells dist_mem_gen_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports game_on]
set_property location {2 353 519} [get_bd_cells axi_traffic_gen_1]
set_property location {3 715 657} [get_bd_cells dist_mem_gen_0]
set_property location {6 1612 621} [get_bd_cells dist_mem_gen_0]
ipx::edit_ip_in_project -upgrade true -name Score_display_v1_0_project -directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.tmp/Score_display_v1_0_project c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/project_1/project_1.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tomas/escritorio/universidad/sep/proyecto/sep-grupo17/proyecto1/proyecto1.tmp/score_display_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/project_1/project_1.srcs/sources_1/component.xml' ignored by IP packager.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/project_1/project_1.srcs/sources_1/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\project_1\project_1.srcs\sources_1\xilinx.com_user_Score_display_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'
current_project Proyecto1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Song_Selector:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector
report_ip_status -name ip_status
current_project edit_Enable_mod_v1_0
current_project Proyecto1
upgrade_ip -vlnv xilinx.com:user:Score_display:1.0 [get_ips  GuitarSep_Score_display_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/GuitarSep_Score_display_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded GuitarSep_Score_display_0_0 (LedDisplay_v1_0 1.0) from revision 6 to revision 7
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ptje'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'GuitarSep_Score_display_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'GuitarSep_Score_display_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips GuitarSep_Score_display_0_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
current_project edit_Enable_mod_v1_0
startgroup
current_project Proyecto1
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3 672 477} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.data_width {4} CONFIG.output_options {non_registered}] [get_bd_cells dist_mem_gen_0]
save_bd_design
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
current_project edit_Enable_mod_v1_0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\ip_repo\Enable_mod_1.0\xilinx.com_user_Enable_mod_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Song_Selector:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Enable_mod:1.0 Enable_mod_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Enable_mod_v1_0_project -directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.tmp/Enable_mod_v1_0_project c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tomas/escritorio/universidad/sep/proyecto/sep-grupo17/proyecto1/proyecto1.tmp/enable_mod_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4659.023 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\ip_repo\Enable_mod_1.0\xilinx.com_user_Enable_mod_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ClockDivider:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ClockDivider
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:debouncer:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/debouncer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Game_SM:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Game_SM
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:LedDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/LedDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MemorySequency:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/MemorySequency
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ScoreDisplay:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/ScoreDisplay
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Song_Selector:1.0'. The one found in IP location 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector' will take precedence over the same IP in location c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/mref/Song_Selector
report_ip_status -name ip_status 
upgrade_ip [get_ips  GuitarSep_Enable_mod_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
INFO: [IP_Flow 19-3422] Upgraded GuitarSep_Enable_mod_0_0 (Enable_mod_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips GuitarSep_Enable_mod_0_0] -no_script -sync -force -quiet
set_property -dict [list CONFIG.depth {256}] [get_bd_cells dist_mem_gen_0]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_3
endgroup
set_property location {2 272 543} [get_bd_cells axi_traffic_gen_3]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/addr - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../addr - copia.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/data - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../data - copia.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/mask.coe' provided. It will be converted relative to IP Instance files '../../../../../../../mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/ctrl - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../ctrl - copia.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/addr - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../addr - copia.coe'
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/tomas/escritorio/Universidad/SEP/data - copia.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/tomas/escritorio/Universidad/SEP/addr - copia.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/tomas/escritorio/Universidad/SEP/mask.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/tomas/escritorio/Universidad/SEP/ctrl - copia.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test}] [get_bd_cells axi_traffic_gen_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/data - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../data - copia.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/addr - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../addr - copia.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/mask.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tomas/escritorio/Universidad/SEP/ctrl - copia.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../ctrl - copia.coe'
set_property location {0.5 64 519} [get_bd_cells axi_traffic_gen_3]
set_property location {2 392 545} [get_bd_cells axi_traffic_gen_1]
set_property location {3 644 519} [get_bd_cells Enable_mod_0]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
set_property location {1 70 790} [get_bd_cells axi_traffic_gen_1]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
set_property location {2 337 674} [get_bd_cells axi_traffic_gen_1]
connect_bd_intf_net [get_bd_intf_pins Enable_mod_0/S00_AXI] [get_bd_intf_pins axi_traffic_gen_1/M_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {2 383 693} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins axi_traffic_gen_3/M_AXI_LITE_CH1]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
regenerate_bd_layout
set_property location {5 1381 1046} [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_pins Score_display_0/ptje] [get_bd_pins dist_mem_gen_0/d]
connect_bd_net [get_bd_pins Enable_mod_0/score_addr_out] [get_bd_pins dist_mem_gen_0/a]
connect_bd_net [get_bd_ports reset] [get_bd_pins dist_mem_gen_0/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dist_mem_gen_0/clk(undef)
delete_bd_objs [get_bd_nets reset_0_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins dist_mem_gen_0/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /dist_mem_gen_0/clk(undef)
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_3/s_axi_aclk]
INFO: [BD 5-455] Automation on '/Enable_mod_0/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_4
INFO: [xilinx.com:ip:ila:6.2-6] /ila_4: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_5
INFO: [xilinx.com:ip:ila:6.2-6] /ila_5: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {6 1290 1048} [get_bd_cells ila_5]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_5]
connect_bd_net [get_bd_ports clk] [get_bd_pins ila_5/clk]
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins ila_5/probe0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_6
INFO: [xilinx.com:ip:ila:6.2-6] /ila_6: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {5 1133 348} [get_bd_cells ila_6]
connect_bd_net [get_bd_ports clk] [get_bd_pins ila_6/clk]
connect_bd_intf_net [get_bd_intf_pins ila_6/SLOT_0_AXI] [get_bd_intf_pins axi_traffic_gen_1/M_AXI]
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ila_4/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_cells ila_4]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </Enable_mod_0/S00_AXI/S00_AXI_mem> is not assigned into address space </axi_traffic_gen_1/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is not assigned into address space </axi_traffic_gen_3/Reg1>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    ::xilinx.com_ip_axi_traffic_gen_3.0::post_propagate Line 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /Enable_mod_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Game_SM_0/reset
/MemorySequency_1/reset
/axi_led_0/s00_axi_aresetn
/Score_display_0/reset
/Enable_mod_0/score_addr_ready

validate_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 5451.383 ; gain = 60.188
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
open_bd_design {C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd}
startgroup
make_bd_pins_external  [get_bd_pins Game_SM_0/reset]
endgroup
set_property CONFIG.ASSOCIATED_RESET {reset:reset_0} [get_bd_ports /clk]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_0]
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_0]
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset_0]
connect_bd_net [get_bd_ports reset] [get_bd_pins Game_SM_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins Score_display_0/reset]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
set_property -dict [list CONFIG.C_M_AXI_SUPPORTS_NARROW_BURST {0}] [get_bd_cells axi_traffic_gen_1]
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter C_M_AXI_SUPPORTS_NARROW_BURST on /axi_traffic_gen_1. Parameter does not exist
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </Enable_mod_0/S00_AXI/S00_AXI_mem> is not assigned into address space </axi_traffic_gen_1/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_traffic_gen_1/S_AXI/Reg0> is not assigned into address space </axi_traffic_gen_3/Reg1>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-2121] Port clk associated reset port reset_0 does not exist
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    ::xilinx.com_ip_axi_traffic_gen_3.0::post_propagate Line 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /Enable_mod_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/MemorySequency_1/reset
/axi_led_0/s00_axi_aresetn
/Enable_mod_0/score_addr_ready

validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 5464.340 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_3_M_AXI_LITE_CH1] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells smartconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_2/Reg1' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/axi_traffic_gen_3/M_AXI_LITE_CH1} Slave {/axi_led_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_3/M_AXI_LITE_CH1]
Slave segment '/Enable_mod_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/axi_traffic_gen_1/Data' at <0x7600_0000 [ 64K ]>.
Slave segment '/axi_led_0/S00_AXI/S00_AXI_mem' is being assigned into address space '/axi_traffic_gen_3/Reg1' at <0x7600_0000 [ 64K ]>.
Slave segment '/axi_traffic_gen_1/S_AXI/Reg0' is being assigned into address space '/axi_traffic_gen_3/Reg1' at <0x44A0_0000 [ 64K ]>.
endgroup
set_property location {1 305 675} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
validate_bd_design
WARNING: [BD 41-2121] Port clk associated reset port reset_0 does not exist
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /Enable_mod_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/MemorySequency_1/reset
/Enable_mod_0/score_addr_ready

validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 5464.340 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
reset_run GuitarSep_ila_2_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/GuitarSep_ila_2_0_synth_1

reset_run GuitarSep_axi_smc_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.runs/GuitarSep_axi_smc_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'GuitarSep.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/MemorySequency_1/reset
/Enable_mod_0/score_addr_ready

VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/sim/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hdl/GuitarSep_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Score_display_0 .
Exporting to file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/synth/GuitarSep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x4000001C
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_addr.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00000001
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_data.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00030101
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_ctrl.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'axi_traffic_gen_2'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'axi_traffic_gen_2'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_traffic_gen_2 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_ila_2_0/GuitarSep_ila_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Song_Selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Enable_mod_0 .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x4000001C
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_addr.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00000001
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_data.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00030101
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_ctrl.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'axi_traffic_gen_3'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'axi_traffic_gen_3'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_traffic_gen_3 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_ila_5_0/GuitarSep_ila_5_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_ila_6_0/GuitarSep_ila_6_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_6 .
Exporting to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep.hwh
Generated Block Design Tcl file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep_bd.tcl
Generated Hardware Definition File C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP GuitarSep_axi_traffic_gen_1_0, cache-ID = 35ce4576936db6bc; cache size = 127.365 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP GuitarSep_ila_5_0, cache-ID = 51ec7906c0034242; cache size = 127.365 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
make_bd_pins_external  [get_bd_pins Enable_mod_0/score_addr_ready]
endgroup
delete_bd_objs [get_bd_nets score_addr_ready_0_1] [get_bd_ports score_addr_ready_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_1
endgroup
connect_bd_net [get_bd_pins vio_1/probe_out0] [get_bd_pins Enable_mod_0/score_addr_ready]
connect_bd_net [get_bd_ports clk] [get_bd_pins vio_1/clk]
startgroup
set_property -dict [list CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_1]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2121] Port clk associated reset port reset_0 does not exist
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /Enable_mod_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/MemorySequency_1/reset

validate_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 5464.340 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name Enable_mod_v1_0_project -directory C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.tmp/Enable_mod_v1_0_project c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tomas/escritorio/universidad/sep/proyecto/sep-grupo17/proyecto1/proyecto1.tmp/enable_mod_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Enable_mod_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project Proyecto1
connect_bd_net [get_bd_ports reset] [get_bd_pins MemorySequency_1/reset]
regenerate_bd_layout
current_project Enable_mod_v1_0_project
current_project Proyecto1
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
current_project Enable_mod_v1_0_project
current_project Proyecto1
validate_bd_design
WARNING: [BD 41-2121] Port clk associated reset port reset_0 does not exist
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /axi_smc/M01_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /Enable_mod_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 5464.340 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'GuitarSep.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/sim/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hdl/GuitarSep_wrapper.vhd
Exporting to file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/synth/GuitarSep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x4000001C
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_addr.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00000001
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_data.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00030101
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_ctrl.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'axi_traffic_gen_2'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'axi_traffic_gen_2'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_traffic_gen_2 
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x4000001C
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_addr.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00000001
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_data.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00030101
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_ctrl.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'axi_traffic_gen_3'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'axi_traffic_gen_3'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_traffic_gen_3 
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_1 .
Exporting to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep.hwh
Generated Block Design Tcl file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep_bd.tcl
Generated Hardware Definition File C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_3_M_AXI_LITE_CH1]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/axi_traffic_gen_3/M_AXI_LITE_CH1} Slave {/axi_led_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_3/M_AXI_LITE_CH1]
endgroup
delete_bd_objs [get_bd_cells axi_interconnect_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2121] Port clk associated reset port reset_0 does not exist
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_3/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /Enable_mod_0/S00_AXI(0) and /axi_traffic_gen_1/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_6/SLOT_0_AXI(1) and /axi_traffic_gen_1/M_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 5464.340 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'GuitarSep.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/sim/GuitarSep.vhd
VHDL Output written to : C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hdl/GuitarSep_wrapper.vhd
Exporting to file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/hw_handoff/GuitarSep_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_axi_smc_0/bd_0/synth/GuitarSep_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x4000001C
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_addr.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00000001
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_data.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00030101
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_ctrl.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'axi_traffic_gen_2'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'axi_traffic_gen_2'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_traffic_gen_2 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ip/GuitarSep_ila_2_0/GuitarSep_ila_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x4000001C
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_addr.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00000001
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_data.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: x00030101
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/src/verilog/mem_init_ctrl.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'axi_traffic_gen_3'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'axi_traffic_gen_3'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_traffic_gen_3 
Exporting to file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep.hwh
Generated Block Design Tcl file C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/hw_handoff/GuitarSep_bd.tcl
Generated Hardware Definition File C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/synth/GuitarSep.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
