
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   pc = 1'b0;
   pc_adder_4 = 1'b0;
   pc_cin = 1'b0;
end 
