[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClassVar/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 125
LIB: work
FILE: ${SURELOG_DIR}/tests/ClassVar/dut.sv
n<> u<124> t<Top_level_rule> c<1> l<1:1> el<29:1>
  n<> u<1> t<Null_rule> p<124> s<123> l<1:1>
  n<> u<123> t<Source_text> p<124> c<122> l<1:1> el<28:11>
    n<> u<122> t<Description> p<123> c<121> l<1:1> el<28:11>
      n<> u<121> t<Package_declaration> p<122> c<2> l<1:1> el<28:11>
        n<> u<2> t<PACKAGE> p<121> s<3> l<1:1> el<1:8>
        n<pack> u<3> t<STRING_CONST> p<121> s<18> l<1:9> el<1:13>
        n<> u<18> t<Package_item> p<121> c<17> s<34> l<3:1> el<5:22>
          n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3:1> el<5:22>
            n<> u<16> t<Data_declaration> p<17> c<15> l<3:1> el<5:22>
              n<> u<15> t<Type_declaration> p<16> c<13> l<3:1> el<5:22>
                n<> u<13> t<Data_type> p<15> c<5> s<14> l<3:9> el<5:2>
                  n<> u<5> t<Struct_union> p<13> c<4> s<12> l<3:9> el<3:15>
                    n<> u<4> t<Struct_keyword> p<5> l<3:9> el<3:15>
                  n<> u<12> t<Struct_union_member> p<13> c<8> l<4:4> el<4:17>
                    n<> u<8> t<Data_type_or_void> p<12> c<7> s<11> l<4:4> el<4:10>
                      n<string> u<7> t<Data_type> p<8> c<6> l<4:4> el<4:10>
                        n<string> u<6> t<String_type> p<7> l<4:4> el<4:10>
                    n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<4:11> el<4:16>
                      n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<4:11> el<4:16>
                        n<spath> u<9> t<STRING_CONST> p<10> l<4:11> el<4:16>
                n<uvm_hdl_path_slice> u<14> t<STRING_CONST> p<15> l<5:3> el<5:21>
        n<> u<34> t<Package_item> p<121> c<33> s<119> l<7:1> el<9:9>
          n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<7:1> el<9:9>
            n<> u<32> t<Class_declaration> p<33> c<30> l<7:1> el<9:9>
              n<> u<30> t<CLASS> p<32> s<19> l<7:1> el<7:6>
              n<uvm_hdl_path_concat> u<19> t<STRING_CONST> p<32> s<29> l<7:7> el<7:26>
              n<> u<29> t<Class_item> p<32> c<28> s<31> l<8:4> el<8:32>
                n<> u<28> t<Class_property> p<29> c<27> l<8:4> el<8:32>
                  n<> u<27> t<Data_declaration> p<28> c<26> l<8:4> el<8:32>
                    n<> u<26> t<Variable_declaration> p<27> c<21> l<8:4> el<8:32>
                      n<uvm_hdl_path_slice> u<21> t<Data_type> p<26> c<20> s<25> l<8:4> el<8:22>
                        n<uvm_hdl_path_slice> u<20> t<STRING_CONST> p<21> l<8:4> el<8:22>
                      n<> u<25> t<Variable_decl_assignment_list> p<26> c<24> l<8:23> el<8:31>
                        n<> u<24> t<Variable_decl_assignment> p<25> c<22> l<8:23> el<8:31>
                          n<slices> u<22> t<STRING_CONST> p<24> s<23> l<8:23> el<8:29>
                          n<> u<23> t<Unsized_dimension> p<24> l<8:29> el<8:31>
              n<> u<31> t<ENDCLASS> p<32> l<9:1> el<9:9>
        n<> u<119> t<Package_item> p<121> c<118> s<120> l<11:1> el<26:9>
          n<> u<118> t<Package_or_generate_item_declaration> p<119> c<117> l<11:1> el<26:9>
            n<> u<117> t<Class_declaration> p<118> c<115> l<11:1> el<26:9>
              n<> u<115> t<CLASS> p<117> s<35> l<11:1> el<11:6>
              n<uvm_mem_mam> u<35> t<STRING_CONST> p<117> s<114> l<11:7> el<11:18>
              n<> u<114> t<Class_item> p<117> c<113> s<116> l<13:1> el<24:12>
                n<> u<113> t<Class_method> p<114> c<37> l<13:1> el<24:12>
                  n<> u<37> t<MethodQualifier_ClassItem> p<113> c<36> s<38> l<13:1> el<13:10>
                    n<> u<36> t<ClassItemQualifier_Protected> p<37> l<13:1> el<13:10>
                  n<> u<38> t<MethodQualifier_Virtual> p<113> s<112> l<13:11> el<13:18>
                  n<> u<112> t<Function_declaration> p<113> c<111> l<13:19> el<24:12>
                    n<> u<111> t<Function_body_declaration> p<112> c<40> l<13:28> el<24:12>
                      n<> u<40> t<Function_data_type_or_implicit> p<111> c<39> s<41> l<13:28> el<13:32>
                        n<> u<39> t<Function_data_type> p<40> l<13:28> el<13:32>
                      n<check_reg> u<41> t<STRING_CONST> p<111> s<42> l<13:33> el<13:42>
                      n<> u<42> t<Tf_port_item_list> p<111> s<55> l<13:42> el<13:44>
                      n<> u<55> t<Block_item_declaration> p<111> c<54> s<109> l<14:3> el<14:32>
                        n<> u<54> t<Data_declaration> p<55> c<53> l<14:3> el<14:32>
                          n<> u<53> t<Variable_declaration> p<54> c<44> l<14:3> el<14:32>
                            n<uvm_hdl_path_concat> u<44> t<Data_type> p<53> c<43> s<52> l<14:3> el<14:22>
                              n<uvm_hdl_path_concat> u<43> t<STRING_CONST> p<44> l<14:3> el<14:22>
                            n<> u<52> t<Variable_decl_assignment_list> p<53> c<51> l<14:23> el<14:31>
                              n<> u<51> t<Variable_decl_assignment> p<52> c<45> l<14:23> el<14:31>
                                n<paths> u<45> t<STRING_CONST> p<51> s<50> l<14:23> el<14:28>
                                n<> u<50> t<Variable_dimension> p<51> c<49> l<14:28> el<14:31>
                                  n<> u<49> t<Unpacked_dimension> p<50> c<48> l<14:28> el<14:31>
                                    n<> u<48> t<Constant_expression> p<49> c<47> l<14:29> el<14:30>
                                      n<> u<47> t<Constant_primary> p<48> c<46> l<14:29> el<14:30>
                                        n<> u<46> t<Dollar_keyword> p<47> l<14:29> el<14:30>
                      n<> u<109> t<Function_statement_or_null> p<111> c<108> s<110> l<16:3> el<22:6>
                        n<> u<108> t<Statement> p<109> c<107> l<16:3> el<22:6>
                          n<> u<107> t<Statement_item> p<108> c<106> l<16:3> el<22:6>
                            n<> u<106> t<Loop_statement> p<107> c<105> l<16:3> el<22:6>
                              n<> u<105> t<FOREACH> p<106> s<57> l<16:3> el<16:10>
                              n<> u<57> t<Ps_or_hierarchical_array_identifier> p<106> c<56> s<59> l<16:11> el<16:16>
                                n<paths> u<56> t<STRING_CONST> p<57> l<16:11> el<16:16>
                              n<> u<59> t<Loop_variables> p<106> c<58> s<104> l<16:17> el<16:18>
                                n<p> u<58> t<STRING_CONST> p<59> l<16:17> el<16:18>
                              n<> u<104> t<Statement> p<106> c<103> l<16:21> el<22:6>
                                n<> u<103> t<Statement_item> p<104> c<102> l<16:21> el<22:6>
                                  n<> u<102> t<Seq_block> p<103> c<77> l<16:21> el<22:6>
                                    n<> u<77> t<Block_item_declaration> p<102> c<76> s<97> l<17:5> el<17:39>
                                      n<> u<76> t<Data_declaration> p<77> c<75> l<17:5> el<17:39>
                                        n<> u<75> t<Variable_declaration> p<76> c<61> l<17:5> el<17:39>
                                          n<uvm_hdl_path_concat> u<61> t<Data_type> p<75> c<60> s<74> l<17:5> el<17:24>
                                            n<uvm_hdl_path_concat> u<60> t<STRING_CONST> p<61> l<17:5> el<17:24>
                                          n<> u<74> t<Variable_decl_assignment_list> p<75> c<73> l<17:25> el<17:38>
                                            n<> u<73> t<Variable_decl_assignment> p<74> c<62> l<17:25> el<17:38>
                                              n<path> u<62> t<STRING_CONST> p<73> s<72> l<17:25> el<17:29>
                                              n<> u<72> t<Expression> p<73> c<71> l<17:30> el<17:38>
                                                n<> u<71> t<Primary> p<72> c<70> l<17:30> el<17:38>
                                                  n<> u<70> t<Complex_func_call> p<71> c<63> l<17:30> el<17:38>
                                                    n<paths> u<63> t<STRING_CONST> p<70> s<69> l<17:30> el<17:35>
                                                    n<> u<69> t<Select> p<70> c<68> l<17:35> el<17:38>
                                                      n<> u<68> t<Bit_select> p<69> c<67> l<17:35> el<17:38>
                                                        n<> u<67> t<Expression> p<68> c<66> l<17:36> el<17:37>
                                                          n<> u<66> t<Primary> p<67> c<65> l<17:36> el<17:37>
                                                            n<> u<65> t<Primary_literal> p<66> c<64> l<17:36> el<17:37>
                                                              n<p> u<64> t<STRING_CONST> p<65> l<17:36> el<17:37>
                                    n<> u<97> t<Block_item_declaration> p<102> c<96> s<98> l<18:5> el<18:38>
                                      n<> u<96> t<Data_declaration> p<97> c<95> l<18:5> el<18:38>
                                        n<> u<95> t<Variable_declaration> p<96> c<79> l<18:5> el<18:38>
                                          n<string> u<79> t<Data_type> p<95> c<78> s<94> l<18:5> el<18:11>
                                            n<string> u<78> t<String_type> p<79> l<18:5> el<18:11>
                                          n<> u<94> t<Variable_decl_assignment_list> p<95> c<93> l<18:12> el<18:37>
                                            n<> u<93> t<Variable_decl_assignment> p<94> c<80> l<18:12> el<18:37>
                                              n<p_> u<80> t<STRING_CONST> p<93> s<92> l<18:12> el<18:14>
                                              n<> u<92> t<Expression> p<93> c<91> l<18:17> el<18:37>
                                                n<> u<91> t<Primary> p<92> c<90> l<18:17> el<18:37>
                                                  n<> u<90> t<Complex_func_call> p<91> c<81> l<18:17> el<18:37>
                                                    n<path> u<81> t<STRING_CONST> p<90> s<82> l<18:17> el<18:21>
                                                    n<slices> u<82> t<STRING_CONST> p<90> s<86> l<18:22> el<18:28>
                                                    n<> u<86> t<Constant_expression> p<90> c<85> s<87> l<18:29> el<18:30>
                                                      n<> u<85> t<Constant_primary> p<86> c<84> l<18:29> el<18:30>
                                                        n<> u<84> t<Primary_literal> p<85> c<83> l<18:29> el<18:30>
                                                          n<0> u<83> t<INT_CONST> p<84> l<18:29> el<18:30>
                                                    n<spath> u<87> t<STRING_CONST> p<90> s<89> l<18:32> el<18:37>
                                                    n<> u<89> t<Select> p<90> c<88> l<18:37> el<18:37>
                                                      n<> u<88> t<Bit_select> p<89> l<18:37> el<18:37>
                                    n<// foreach (path.slices[j]) begin> u<98> t<LINE_COMMENT> p<102> s<99> l<19:4> el<19:37>
                                    n<//   string p_ = path.slices[j].path; > u<99> t<LINE_COMMENT> p<102> s<100> l<20:4> el<20:42>
                                    n<// end> u<100> t<LINE_COMMENT> p<102> s<101> l<21:4> el<21:10>
                                    n<> u<101> t<END> p<102> l<22:3> el<22:6>
                      n<> u<110> t<ENDFUNCTION> p<111> l<24:1> el<24:12>
              n<> u<116> t<ENDCLASS> p<117> l<26:1> el<26:9>
        n<> u<120> t<ENDPACKAGE> p<121> l<28:1> el<28:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassVar/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ClassVar/dut.sv:1:1: Compile package "pack".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVar/dut.sv:7:1: Compile class "pack::uvm_hdl_path_concat".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVar/dut.sv:11:1: Compile class "pack::uvm_mem_mam".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          2
Assignment                                             3
Begin                                                  2
BitSelect                                              2
ClassDefn                                              2
ClassTypespec                                          2
Constant                                               4
Design                                                 1
ForeachStmt                                            1
Function                                               1
HierPath                                               1
Identifier                                             5
Package                                                1
Range                                                  2
RefObj                                                 4
RefTypespec                                           10
SourceFile                                             1
StringTypespec                                         2
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
UnsupportedTypespec                                    2
Variable                                               5
VoidTypespec                                           1
------------------------------------------------------------
Total:                                                57
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassVar/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ClassVar/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pack), line:1:9, endln:1:13
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiName:pack
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiName:
    \_Identifier: (uvm_hdl_path_concat), line:7:7, endln:7:26
      |vpiParent:
      \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
      |vpiName:uvm_hdl_path_concat
    |vpiFullName:pack::uvm_hdl_path_concat
    |vpiVariable:
    \_Variable: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
      |vpiParent:
      \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
      |vpiTypespec:
      \_RefTypespec: (pack::uvm_hdl_path_concat::slices), line:8:4, endln:8:22
        |vpiParent:
        \_Variable: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
        |vpiFullName:pack::uvm_hdl_path_concat::slices
        |vpiActual:
        \_ArrayTypespec: , line:8:29, endln:8:31
      |vpiName:slices
      |vpiFullName:pack::uvm_hdl_path_concat::slices
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:1
    |vpiTypespec:
    \_ArrayTypespec: , line:8:29, endln:8:31
      |vpiParent:
      \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
      |vpiArrayType:2
      |vpiElemTypespec:
      \_RefTypespec: (pack::uvm_hdl_path_concat::uvm_hdl_path_slice), line:8:4, endln:8:22
        |vpiParent:
        \_ArrayTypespec: , line:8:29, endln:8:31
        |vpiName:uvm_hdl_path_slice
        |vpiFullName:pack::uvm_hdl_path_concat::uvm_hdl_path_slice
        |vpiActual:
        \_TypedefTypespec: (pack::uvm_hdl_path_slice), line:5:3, endln:5:21
    |vpiImportTypespec:
    \_ArrayTypespec: , line:8:29, endln:8:31
    |vpiImportTypespec:
    \_Variable: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_mem_mam), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:11:1, endln:26:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiName:
    \_Identifier: (uvm_mem_mam), line:11:7, endln:11:18
      |vpiParent:
      \_ClassDefn: (pack::uvm_mem_mam), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:11:1, endln:26:9
      |vpiName:uvm_mem_mam
    |vpiFullName:pack::uvm_mem_mam
    |vpiInternalScope:
    \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
      |vpiParent:
      \_ClassDefn: (pack::uvm_mem_mam), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:11:1, endln:26:9
      |vpiName:
      \_Identifier: (check_reg), line:13:33, endln:13:42
        |vpiParent:
        \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
        |vpiName:check_reg
      |vpiFullName:pack::uvm_mem_mam::check_reg
      |vpiInternalScope:
      \_Begin: (pack::uvm_mem_mam::check_reg)
        |vpiParent:
        \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
        |vpiFullName:pack::uvm_mem_mam::check_reg
        |vpiVariable:
        \_Variable: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
          |vpiParent:
          \_Begin: (pack::uvm_mem_mam::check_reg)
          |vpiTypespec:
          \_RefTypespec: (pack::uvm_mem_mam::check_reg::paths), line:14:3, endln:14:22
            |vpiParent:
            \_Variable: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
            |vpiFullName:pack::uvm_mem_mam::check_reg::paths
            |vpiActual:
            \_ArrayTypespec: , line:14:28, endln:14:31
          |vpiName:paths
          |vpiFullName:pack::uvm_mem_mam::check_reg::paths
        |vpiInternalScope:
        \_ForeachStmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:22:6
          |vpiParent:
          \_Begin: (pack::uvm_mem_mam::check_reg)
          |vpiFullName:pack::uvm_mem_mam::check_reg
          |vpiInternalScope:
          \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
            |vpiParent:
            \_ForeachStmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:22:6
            |vpiFullName:pack::uvm_mem_mam::check_reg
            |vpiVariable:
            \_Variable: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
              |vpiParent:
              \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiTypespec:
              \_RefTypespec: (pack::uvm_mem_mam::check_reg::path::uvm_hdl_path_concat), line:17:5, endln:17:24
                |vpiParent:
                \_Variable: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
                |vpiName:uvm_hdl_path_concat
                |vpiFullName:pack::uvm_mem_mam::check_reg::path::uvm_hdl_path_concat
                |vpiActual:
                \_ClassTypespec: (uvm_hdl_path_concat)
              |vpiName:path
              |vpiFullName:pack::uvm_mem_mam::check_reg::path
            |vpiVariable:
            \_Variable: (pack::uvm_mem_mam::check_reg::p_), line:18:12, endln:18:14
              |vpiParent:
              \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiTypespec:
              \_RefTypespec: (pack::uvm_mem_mam::check_reg::p_), line:18:5, endln:18:11
                |vpiParent:
                \_Variable: (pack::uvm_mem_mam::check_reg::p_), line:18:12, endln:18:14
                |vpiFullName:pack::uvm_mem_mam::check_reg::p_
                |vpiActual:
                \_StringTypespec: , line:18:5, endln:18:11
              |vpiName:p_
              |vpiFullName:pack::uvm_mem_mam::check_reg::p_
            |vpiTypespec:
            \_StringTypespec: , line:18:5, endln:18:11
              |vpiParent:
              \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
            |vpiImportTypespec:
            \_Variable: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
            |vpiImportTypespec:
            \_StringTypespec: , line:18:5, endln:18:11
            |vpiImportTypespec:
            \_Variable: (pack::uvm_mem_mam::check_reg::p_), line:18:12, endln:18:14
            |vpiStmt:
            \_Assignment: , line:17:25, endln:17:38
              |vpiParent:
              \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_BitSelect: (pack::uvm_mem_mam::check_reg::paths), line:17:35, endln:17:38
                |vpiParent:
                \_Assignment: , line:17:25, endln:17:38
                |vpiName:paths
                |vpiFullName:pack::uvm_mem_mam::check_reg::paths
                |vpiActual:
                \_Variable: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
                |vpiIndex:
                \_RefObj: (pack::uvm_mem_mam::check_reg::p), line:17:36, endln:17:37
                  |vpiParent:
                  \_BitSelect: (pack::uvm_mem_mam::check_reg::paths), line:17:35, endln:17:38
                  |vpiName:p
                  |vpiFullName:pack::uvm_mem_mam::check_reg::p
                  |vpiActual:
                  \_Variable: (pack::uvm_mem_mam::check_reg::p), line:16:17, endln:16:18
              |vpiLhs:
              \_Variable: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
            |vpiStmt:
            \_Assignment: , line:18:12, endln:18:37
              |vpiParent:
              \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_HierPath: (path.slices[0].spath), line:18:17, endln:18:37
                |vpiParent:
                \_Assignment: , line:18:12, endln:18:37
                |vpiActual:
                \_RefObj: (path), line:18:17, endln:18:21
                  |vpiParent:
                  \_HierPath: (path.slices[0].spath), line:18:17, endln:18:37
                  |vpiName:path
                  |vpiActual:
                  \_Variable: (pack::uvm_mem_mam::check_reg::path), line:17:25, endln:17:29
                |vpiActual:
                \_BitSelect: (path.slices[0]), line:18:22, endln:18:28
                  |vpiParent:
                  \_HierPath: (path.slices[0].spath), line:18:17, endln:18:37
                  |vpiName:path.slices
                  |vpiFullName:path.slices[0]
                  |vpiActual:
                  \_Variable: (pack::uvm_hdl_path_concat::slices), line:8:23, endln:8:29
                  |vpiIndex:
                  \_Constant: , line:18:29, endln:18:30
                    |vpiParent:
                    \_BitSelect: (path.slices[0]), line:18:22, endln:18:28
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiActual:
                \_RefObj: (pack::uvm_mem_mam::check_reg::spath), line:18:32, endln:18:37
                  |vpiParent:
                  \_HierPath: (path.slices[0].spath), line:18:17, endln:18:37
                  |vpiName:spath
                  |vpiFullName:pack::uvm_mem_mam::check_reg::spath
                  |vpiActual:
                  \_TypespecMember: (spath), line:4:11, endln:4:16
                |vpiName:path.slices[0].spath
              |vpiLhs:
              \_Variable: (pack::uvm_mem_mam::check_reg::p_), line:18:12, endln:18:14
          |vpiImportTypespec:
          \_Variable: (pack::uvm_mem_mam::check_reg::p), line:16:17, endln:16:18
            |vpiParent:
            \_ForeachStmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:22:6
            |vpiTypespec:
            \_RefTypespec: (pack::uvm_mem_mam::check_reg::p)
              |vpiParent:
              \_Variable: (pack::uvm_mem_mam::check_reg::p), line:16:17, endln:16:18
              |vpiFullName:pack::uvm_mem_mam::check_reg::p
              |vpiActual:
              \_UnsupportedTypespec: 
            |vpiName:p
            |vpiFullName:pack::uvm_mem_mam::check_reg::p
          |vpiVariable:
          \_RefObj: (pack::uvm_mem_mam::check_reg::paths), line:16:11, endln:16:16
            |vpiParent:
            \_ForeachStmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:22:6
            |vpiName:paths
            |vpiFullName:pack::uvm_mem_mam::check_reg::paths
            |vpiActual:
            \_Variable: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
          |vpiLoopVars:
          \_Variable: (pack::uvm_mem_mam::check_reg::p), line:16:17, endln:16:18
          |vpiStmt:
          \_Begin: (pack::uvm_mem_mam::check_reg), line:16:21, endln:22:6
        |vpiTypespec:
        \_ArrayTypespec: , line:14:28, endln:14:31
          |vpiParent:
          \_Begin: (pack::uvm_mem_mam::check_reg)
          |vpiArrayType:4
          |vpiElemTypespec:
          \_RefTypespec: (pack::uvm_mem_mam::check_reg::uvm_hdl_path_concat), line:14:3, endln:14:22
            |vpiParent:
            \_ArrayTypespec: , line:14:28, endln:14:31
            |vpiName:uvm_hdl_path_concat
            |vpiFullName:pack::uvm_mem_mam::check_reg::uvm_hdl_path_concat
            |vpiActual:
            \_ClassTypespec: (uvm_hdl_path_concat)
        |vpiTypespec:
        \_UnsupportedTypespec: 
          |vpiParent:
          \_Begin: (pack::uvm_mem_mam::check_reg)
        |vpiImportTypespec:
        \_ArrayTypespec: , line:14:28, endln:14:31
        |vpiImportTypespec:
        \_Variable: (pack::uvm_mem_mam::check_reg::paths), line:14:23, endln:14:28
        |vpiImportTypespec:
        \_UnsupportedTypespec: 
        |vpiStmt:
        \_ForeachStmt: (pack::uvm_mem_mam::check_reg), line:16:3, endln:22:6
      |vpiTypespec:
      \_VoidTypespec: , line:13:28, endln:13:32
        |vpiParent:
        \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
      |vpiImportTypespec:
      \_VoidTypespec: , line:13:28, endln:13:32
      |vpiMethod:1
      |vpiVisibility:2
      |vpiVirtual:1
      |vpiReturn:
      \_RefTypespec: (pack::uvm_mem_mam::check_reg)
        |vpiParent:
        \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
        |vpiFullName:pack::uvm_mem_mam::check_reg
        |vpiActual:
        \_VoidTypespec: , line:13:28, endln:13:32
      |vpiStmt:
      \_Begin: (pack::uvm_mem_mam::check_reg)
    |vpiImportTypespec:
    \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
    |vpiMethod:
    \_Function: (pack::uvm_mem_mam::check_reg), line:13:1, endln:24:12
  |vpiTypespec:
  \_ClassTypespec: (uvm_hdl_path_concat)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiName:uvm_hdl_path_concat
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
  |vpiTypespec:
  \_ClassTypespec: (uvm_mem_mam)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiName:uvm_mem_mam
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_mem_mam), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:11:1, endln:26:9
  |vpiTypespec:
  \_TypedefTypespec: (pack::uvm_hdl_path_slice), line:5:3, endln:5:21
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiName:
    \_Identifier: (pack::uvm_hdl_path_slice), line:5:3, endln:5:21
      |vpiParent:
      \_TypedefTypespec: (pack::uvm_hdl_path_slice), line:5:3, endln:5:21
      |vpiName:pack::uvm_hdl_path_slice
    |vpiTypedefAlias:
    \_RefTypespec: (pack::uvm_hdl_path_slice), line:3:9, endln:5:2
      |vpiParent:
      \_TypedefTypespec: (pack::uvm_hdl_path_slice), line:5:3, endln:5:21
      |vpiFullName:pack::uvm_hdl_path_slice
      |vpiActual:
      \_StructTypespec: , line:3:9, endln:5:2
  |vpiTypespec:
  \_StructTypespec: , line:3:9, endln:5:2
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
    |vpiTypespecMember:
    \_TypespecMember: (spath), line:4:11, endln:4:16
      |vpiParent:
      \_StructTypespec: , line:3:9, endln:5:2
      |vpiName:spath
      |vpiTypespec:
      \_RefTypespec: (pack::spath), line:4:4, endln:4:10
        |vpiParent:
        \_TypespecMember: (spath), line:4:11, endln:4:16
        |vpiFullName:pack::spath
        |vpiActual:
        \_StringTypespec: , line:4:4, endln:4:10
  |vpiTypespec:
  \_StringTypespec: , line:4:4, endln:4:10
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:1:1, endln:28:11
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_hdl_path_concat)
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_mem_mam), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:11:1, endln:26:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_mem_mam)
  |vpiImportTypespec:
  \_TypedefTypespec: (pack::uvm_hdl_path_slice), line:5:3, endln:5:21
  |vpiImportTypespec:
  \_StructTypespec: , line:3:9, endln:5:2
  |vpiImportTypespec:
  \_StringTypespec: , line:4:4, endln:4:10
  |vpiDefName:pack
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_hdl_path_concat), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:7:1, endln:9:9
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_mem_mam), file:${SURELOG_DIR}/tests/ClassVar/dut.sv, line:11:1, endln:26:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
