===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.5123 seconds

  ----Wall Time----  ----Name----
    4.4181 ( 12.1%)  FIR Parser
   17.0768 ( 46.8%)  'firrtl.circuit' Pipeline
    1.5880 (  4.3%)    'firrtl.module' Pipeline
    1.4291 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1589 (  0.4%)      LowerCHIRRTL
    0.1133 (  0.3%)    InferWidths
    0.8295 (  2.3%)    InferResets
    0.0226 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0228 (  0.1%)    PrefixModules
    0.8095 (  2.2%)    LowerFIRRTLTypes
    6.9817 ( 19.1%)    'firrtl.module' Pipeline
    0.9323 (  2.6%)      ExpandWhens
    6.0494 ( 16.6%)      Canonicalizer
    0.4639 (  1.3%)    Inliner
    1.2650 (  3.5%)    IMConstProp
    0.0371 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.5946 ( 12.6%)    'firrtl.module' Pipeline
    4.5946 ( 12.6%)      Canonicalizer
    0.4083 (  1.1%)    CreateSiFiveMetadata
    2.8311 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    9.0691 ( 24.8%)  'hw.module' Pipeline
    0.0977 (  0.3%)    HWCleanup
    1.2085 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.6660 ( 18.3%)    Canonicalizer
    0.0904 (  0.2%)    HWLegalizeModules
    1.0065 (  2.8%)    PrettifyVerilog
    3.1151 (  8.5%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   36.5123 (100.0%)  Total

{
  totalTime: 36.541,
  maxMemory: 619167744
}
