--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2337 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.726ns.
--------------------------------------------------------------------------------
Slack:                  15.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond2/M_ctr_q_0 (FF)
  Destination:          counter/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond2/M_ctr_q_0 to counter/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0
    SLICE_X6Y19.A2       net (fanout=5)        1.755   counter/M_ctr_q_0_0
    SLICE_X6Y19.AMUX     Topaa                 0.449   counter/button_cond2/M_ctr_q[3]
                                                       counter/button_cond2/Mcount_M_ctr_q_lut<0>_INV_0
                                                       counter/button_cond2/Mcount_M_ctr_q_cy<3>
    SLICE_X13Y25.B5      net (fanout=1)        1.195   counter/button_cond2/Result<0>2
    SLICE_X13Y25.B       Tilo                  0.259   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.A5      net (fanout=1)        0.230   counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.CLK     Tas                   0.373   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot1
                                                       counter/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.511ns logic, 3.180ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.678 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y38.SR      net (fanout=6)        1.820   counter/button_cond/M_sync_out_inv
    SLICE_X12Y38.CLK     Tsrck                 0.470   counter/button_cond/M_ctr_q[19]
                                                       counter/button_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.230ns logic, 3.272ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.678 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y38.SR      net (fanout=6)        1.820   counter/button_cond/M_sync_out_inv
    SLICE_X12Y38.CLK     Tsrck                 0.461   counter/button_cond/M_ctr_q[19]
                                                       counter/button_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.221ns logic, 3.272ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  15.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.678 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y38.SR      net (fanout=6)        1.820   counter/button_cond/M_sync_out_inv
    SLICE_X12Y38.CLK     Tsrck                 0.450   counter/button_cond/M_ctr_q[19]
                                                       counter/button_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (1.210ns logic, 3.272ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.678 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y38.SR      net (fanout=6)        1.820   counter/button_cond/M_sync_out_inv
    SLICE_X12Y38.CLK     Tsrck                 0.428   counter/button_cond/M_ctr_q[19]
                                                       counter/button_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.188ns logic, 3.272ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.681 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y37.SR      net (fanout=6)        1.633   counter/button_cond/M_sync_out_inv
    SLICE_X12Y37.CLK     Tsrck                 0.470   counter/button_cond/M_ctr_q[15]
                                                       counter/button_cond/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (1.230ns logic, 3.085ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.681 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y37.SR      net (fanout=6)        1.633   counter/button_cond/M_sync_out_inv
    SLICE_X12Y37.CLK     Tsrck                 0.461   counter/button_cond/M_ctr_q[15]
                                                       counter/button_cond/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (1.221ns logic, 3.085ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.681 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y37.SR      net (fanout=6)        1.633   counter/button_cond/M_sync_out_inv
    SLICE_X12Y37.CLK     Tsrck                 0.450   counter/button_cond/M_ctr_q[15]
                                                       counter/button_cond/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (1.210ns logic, 3.085ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.681 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y37.SR      net (fanout=6)        1.633   counter/button_cond/M_sync_out_inv
    SLICE_X12Y37.CLK     Tsrck                 0.428   counter/button_cond/M_ctr_q[15]
                                                       counter/button_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.188ns logic, 3.085ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  15.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond2/M_ctr_q_7 (FF)
  Destination:          counter/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.590 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond2/M_ctr_q_7 to counter/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.DQ       Tcko                  0.476   counter/button_cond2/M_ctr_q[7]
                                                       counter/button_cond2/M_ctr_q_7
    SLICE_X7Y22.C1       net (fanout=2)        1.184   counter/button_cond2/M_ctr_q[7]
    SLICE_X7Y22.C        Tilo                  0.259   counter/out1_0
                                                       counter/button_cond2/out1
    SLICE_X13Y25.B4      net (fanout=4)        1.389   counter/out_0
    SLICE_X13Y25.B       Tilo                  0.259   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.A5      net (fanout=1)        0.230   counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.CLK     Tas                   0.373   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot1
                                                       counter/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (1.367ns logic, 2.803ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (0.684 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y36.SR      net (fanout=6)        1.440   counter/button_cond/M_sync_out_inv
    SLICE_X12Y36.CLK     Tsrck                 0.470   counter/button_cond/M_ctr_q[11]
                                                       counter/button_cond/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.230ns logic, 2.892ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (0.684 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y36.SR      net (fanout=6)        1.440   counter/button_cond/M_sync_out_inv
    SLICE_X12Y36.CLK     Tsrck                 0.461   counter/button_cond/M_ctr_q[11]
                                                       counter/button_cond/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (1.221ns logic, 2.892ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (0.684 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y36.SR      net (fanout=6)        1.440   counter/button_cond/M_sync_out_inv
    SLICE_X12Y36.CLK     Tsrck                 0.450   counter/button_cond/M_ctr_q[11]
                                                       counter/button_cond/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.210ns logic, 2.892ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (0.684 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y36.SR      net (fanout=6)        1.440   counter/button_cond/M_sync_out_inv
    SLICE_X12Y36.CLK     Tsrck                 0.428   counter/button_cond/M_ctr_q[11]
                                                       counter/button_cond/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (1.188ns logic, 2.892ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 2)
  Clock Path Skew:      -0.092ns (0.686 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X13Y35.A4      net (fanout=6)        1.401   counter/button_cond/M_sync_out_inv
    SLICE_X13Y35.CLK     Tas                   0.373   counter/M_ctr_q[0]
                                                       counter/button_cond/M_ctr_q_0_rstpot1
                                                       counter/button_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (1.133ns logic, 2.853ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.686 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=6)        1.246   counter/button_cond/M_sync_out_inv
    SLICE_X12Y35.CLK     Tsrck                 0.470   counter/button_cond/M_ctr_q[7]
                                                       counter/button_cond/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.230ns logic, 2.698ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond2/M_ctr_q_6 (FF)
  Destination:          counter/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.590 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond2/M_ctr_q_6 to counter/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.CQ       Tcko                  0.476   counter/button_cond2/M_ctr_q[7]
                                                       counter/button_cond2/M_ctr_q_6
    SLICE_X7Y22.C2       net (fanout=2)        0.960   counter/button_cond2/M_ctr_q[6]
    SLICE_X7Y22.C        Tilo                  0.259   counter/out1_0
                                                       counter/button_cond2/out1
    SLICE_X13Y25.B4      net (fanout=4)        1.389   counter/out_0
    SLICE_X13Y25.B       Tilo                  0.259   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.A5      net (fanout=1)        0.230   counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.CLK     Tas                   0.373   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot1
                                                       counter/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.367ns logic, 2.579ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  15.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.686 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=6)        1.246   counter/button_cond/M_sync_out_inv
    SLICE_X12Y35.CLK     Tsrck                 0.461   counter/button_cond/M_ctr_q[7]
                                                       counter/button_cond/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.221ns logic, 2.698ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.686 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=6)        1.246   counter/button_cond/M_sync_out_inv
    SLICE_X12Y35.CLK     Tsrck                 0.450   counter/button_cond/M_ctr_q[7]
                                                       counter/button_cond/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.210ns logic, 2.698ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.686 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=6)        1.246   counter/button_cond/M_sync_out_inv
    SLICE_X12Y35.CLK     Tsrck                 0.428   counter/button_cond/M_ctr_q[7]
                                                       counter/button_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.188ns logic, 2.698ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_cent_q_0 (FF)
  Destination:          counter/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.778 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_cent_q_0 to counter/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   counter/M_cent_q_0
                                                       counter/M_cent_q_0
    SLICE_X11Y49.C6      net (fanout=4)        2.033   counter/M_cent_q_0
    SLICE_X11Y49.C       Tilo                  0.259   M_ctr_q_7
                                                       counter/Maccum_M_ctr_q_cy<2>11
    SLICE_X11Y48.C1      net (fanout=3)        0.716   counter/Maccum_M_ctr_q_cy[2]
    SLICE_X11Y48.CLK     Tas                   0.373   M_ctr_q_6
                                                       counter/Maccum_M_ctr_q_xor<4>11
                                                       counter/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (1.157ns logic, 2.749ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.688 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y34.SR      net (fanout=6)        1.046   counter/button_cond/M_sync_out_inv
    SLICE_X12Y34.CLK     Tsrck                 0.470   counter/button_cond/M_ctr_q[3]
                                                       counter/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (1.230ns logic, 2.498ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_right_q_0 (FF)
  Destination:          counter/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.061ns (0.778 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_right_q_0 to counter/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   counter/M_right_q_0
                                                       counter/M_right_q_0
    SLICE_X11Y49.C3      net (fanout=4)        2.100   counter/M_right_q_0
    SLICE_X11Y49.C       Tilo                  0.259   M_ctr_q_7
                                                       counter/Maccum_M_ctr_q_cy<2>11
    SLICE_X11Y48.C1      net (fanout=3)        0.716   counter/Maccum_M_ctr_q_cy[2]
    SLICE_X11Y48.CLK     Tas                   0.373   M_ctr_q_6
                                                       counter/Maccum_M_ctr_q_xor<4>11
                                                       counter/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.062ns logic, 2.816ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.688 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y34.SR      net (fanout=6)        1.046   counter/button_cond/M_sync_out_inv
    SLICE_X12Y34.CLK     Tsrck                 0.461   counter/button_cond/M_ctr_q[3]
                                                       counter/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.221ns logic, 2.498ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond2/M_ctr_q_15 (FF)
  Destination:          counter/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond2/M_ctr_q_15 to counter/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.DQ       Tcko                  0.476   counter/button_cond2/M_ctr_q[15]
                                                       counter/button_cond2/M_ctr_q_15
    SLICE_X7Y22.D1       net (fanout=2)        0.740   counter/button_cond2/M_ctr_q[15]
    SLICE_X7Y22.D        Tilo                  0.259   counter/out1_0
                                                       counter/button_cond2/out2
    SLICE_X13Y25.B3      net (fanout=4)        1.407   counter/out1_0
    SLICE_X13Y25.B       Tilo                  0.259   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.A5      net (fanout=1)        0.230   counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.CLK     Tas                   0.373   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot1
                                                       counter/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.367ns logic, 2.377ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          counter/button_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.688 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/sync/M_pipe_q_1 to counter/button_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.525   counter/button_cond/M_sync_out
                                                       counter/button_cond/sync/M_pipe_q_1
    SLICE_X14Y27.D4      net (fanout=1)        1.452   counter/button_cond/M_sync_out
    SLICE_X14Y27.D       Tilo                  0.235   counter/button_cond/M_sync_out_inv
                                                       counter/button_cond/M_sync_out_inv1_INV_0
    SLICE_X12Y34.SR      net (fanout=6)        1.046   counter/button_cond/M_sync_out_inv
    SLICE_X12Y34.CLK     Tsrck                 0.450   counter/button_cond/M_ctr_q[3]
                                                       counter/button_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (1.210ns logic, 2.498ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond2/M_ctr_q_17 (FF)
  Destination:          counter/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.590 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond2/M_ctr_q_17 to counter/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.476   counter/button_cond2/M_ctr_q[19]
                                                       counter/button_cond2/M_ctr_q_17
    SLICE_X7Y22.D2       net (fanout=2)        0.722   counter/button_cond2/M_ctr_q[17]
    SLICE_X7Y22.D        Tilo                  0.259   counter/out1_0
                                                       counter/button_cond2/out2
    SLICE_X13Y25.B3      net (fanout=4)        1.407   counter/out1_0
    SLICE_X13Y25.B       Tilo                  0.259   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.A5      net (fanout=1)        0.230   counter/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y25.CLK     Tas                   0.373   counter/M_ctr_q_0_1
                                                       counter/button_cond2/M_ctr_q_0_rstpot1
                                                       counter/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.367ns logic, 2.359ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/M_ctr_q_7 (FF)
  Destination:          counter/button_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/M_ctr_q_7 to counter/button_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.DQ      Tcko                  0.525   counter/button_cond/M_ctr_q[7]
                                                       counter/button_cond/M_ctr_q_7
    SLICE_X13Y35.C3      net (fanout=2)        0.960   counter/button_cond/M_ctr_q[7]
    SLICE_X13Y35.C       Tilo                  0.259   counter/M_ctr_q[0]
                                                       counter/button_cond/out1
    SLICE_X13Y36.D2      net (fanout=4)        0.735   counter/out
    SLICE_X13Y36.D       Tilo                  0.259   counter/M_left_q_0
                                                       counter/M_button_cond_out_inv1
    SLICE_X12Y34.CE      net (fanout=5)        0.742   counter/M_button_cond_out_inv
    SLICE_X12Y34.CLK     Tceck                 0.269   counter/button_cond/M_ctr_q[3]
                                                       counter/button_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (1.312ns logic, 2.437ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/button_cond/M_ctr_q_7 (FF)
  Destination:          counter/button_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/button_cond/M_ctr_q_7 to counter/button_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.DQ      Tcko                  0.525   counter/button_cond/M_ctr_q[7]
                                                       counter/button_cond/M_ctr_q_7
    SLICE_X13Y35.C3      net (fanout=2)        0.960   counter/button_cond/M_ctr_q[7]
    SLICE_X13Y35.C       Tilo                  0.259   counter/M_ctr_q[0]
                                                       counter/button_cond/out1
    SLICE_X13Y36.D2      net (fanout=4)        0.735   counter/out
    SLICE_X13Y36.D       Tilo                  0.259   counter/M_left_q_0
                                                       counter/M_button_cond_out_inv1
    SLICE_X12Y34.CE      net (fanout=5)        0.742   counter/M_button_cond_out_inv
    SLICE_X12Y34.CLK     Tceck                 0.266   counter/button_cond/M_ctr_q[3]
                                                       counter/button_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.309ns logic, 2.437ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_cent_q_0 (FF)
  Destination:          counter/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.778 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_cent_q_0 to counter/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   counter/M_cent_q_0
                                                       counter/M_cent_q_0
    SLICE_X11Y49.C6      net (fanout=4)        2.033   counter/M_cent_q_0
    SLICE_X11Y49.C       Tilo                  0.259   M_ctr_q_7
                                                       counter/Maccum_M_ctr_q_cy<2>11
    SLICE_X11Y48.C1      net (fanout=3)        0.716   counter/Maccum_M_ctr_q_cy[2]
    SLICE_X11Y48.CLK     Tas                   0.264   M_ctr_q_6
                                                       counter/Maccum_M_ctr_q_xor<3>11
                                                       counter/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.048ns logic, 2.749ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/button_cond/M_sync_out/CLK
  Logical resource: counter/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/button_cond/M_sync_out/CLK
  Logical resource: counter/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/button_cond/M_sync_out/CLK
  Logical resource: counter/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[3]/CLK
  Logical resource: counter/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[3]/CLK
  Logical resource: counter/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[3]/CLK
  Logical resource: counter/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[7]/CLK
  Logical resource: counter/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[7]/CLK
  Logical resource: counter/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[7]/CLK
  Logical resource: counter/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[7]/CLK
  Logical resource: counter/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[11]/CLK
  Logical resource: counter/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[11]/CLK
  Logical resource: counter/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[11]/CLK
  Logical resource: counter/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[11]/CLK
  Logical resource: counter/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[15]/CLK
  Logical resource: counter/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[15]/CLK
  Logical resource: counter/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[15]/CLK
  Logical resource: counter/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[15]/CLK
  Logical resource: counter/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[19]/CLK
  Logical resource: counter/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[19]/CLK
  Logical resource: counter/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[19]/CLK
  Logical resource: counter/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/button_cond/M_ctr_q[19]/CLK
  Logical resource: counter/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[3]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[7]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[7]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/edge_ctr/M_ctr_q[7]/CLK
  Logical resource: counter/edge_ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.726|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2337 paths, 0 nets, and 328 connections

Design statistics:
   Minimum period:   4.726ns{1}   (Maximum frequency: 211.595MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 04 19:04:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



