#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-132-g41c6a0e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9587d36010 .scope module, "PowerALU_tb" "PowerALU_tb" 2 3;
 .timescale -12 -12;
v0x7f9587d56df0_0 .var/s "a", 7 0;
v0x7f9587d56f00_0 .net/s "b", 7 0, v0x7f9587d4f280_0;  1 drivers
v0x7f9587d56f90_0 .var "clk", 0 0;
v0x7f9587d57020_0 .var "i", 32 0;
v0x7f9587d570b0_0 .var "opcode", 3 0;
S_0x7f9587d349c0 .scope module, "DUT" "PowerALU" 2 54, 3 2 0, S_0x7f9587d36010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 4 "opcode"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 1 "clk"
v0x7f9587d56370_0 .net "a", 7 0, v0x7f9587d56df0_0;  1 drivers
v0x7f9587d56420_0 .net "addsub2mux", 7 0, L_0x7f9587d5b880;  1 drivers
v0x7f9587d56500_0 .net "addsub_ctrl", 0 0, v0x7f9587d55720_0;  1 drivers
v0x7f9587d56590_0 .net "andornot2mux", 7 0, v0x7f9587d54cc0_0;  1 drivers
v0x7f9587d56660_0 .net "andornot_ctrl", 1 0, v0x7f9587d55800_0;  1 drivers
v0x7f9587d56770_0 .net "b", 7 0, v0x7f9587d4f280_0;  alias, 1 drivers
v0x7f9587d56880_0 .net "clk", 0 0, v0x7f9587d56f90_0;  1 drivers
v0x7f9587d56910_0 .net "compare2mux", 7 0, v0x7f9587d55310_0;  1 drivers
v0x7f9587d569e0_0 .net "compare_ctrl", 3 0, v0x7f9587d55960_0;  1 drivers
v0x7f9587d56af0_0 .net "mux2accu", 7 0, v0x7f9587d56260_0;  1 drivers
v0x7f9587d56bc0_0 .net "mux_ctrl", 1 0, v0x7f9587d559f0_0;  1 drivers
v0x7f9587d56c90_0 .net "opcode", 3 0, v0x7f9587d570b0_0;  1 drivers
v0x7f9587d56d20_0 .net "overflow", 0 0, L_0x7f9587d5b4c0;  1 drivers
S_0x7f9587d336c0 .scope module, "alu_accu" "accumulator" 3 31, 4 3 0, S_0x7f9587d349c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 1 "clk"
v0x7f9587d37590_0 .net "a", 7 0, v0x7f9587d56260_0;  alias, 1 drivers
v0x7f9587d4f1e0_0 .net "clk", 0 0, v0x7f9587d56f90_0;  alias, 1 drivers
v0x7f9587d4f280_0 .var "s", 7 0;
E_0x7f9587d38c00 .event negedge, v0x7f9587d4f1e0_0;
S_0x7f9587d4f390 .scope module, "alu_addsub" "adder_subtractor" 3 27, 5 3 0, S_0x7f9587d349c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /INPUT 1 "op"
L_0x7f9587d57180 .functor XOR 1, L_0x7f9587d57270, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d57310 .functor XOR 1, L_0x7f9587d573c0, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d574a0 .functor XOR 1, L_0x7f9587d57570, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d56800 .functor XOR 1, L_0x7f9587d577b0, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d57890 .functor XOR 1, L_0x7f9587d57a70, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d57b10 .functor XOR 1, L_0x7f9587d57b80, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d57c60 .functor XOR 1, L_0x7f9587d57d50, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d580e0 .functor XOR 1, L_0x7f9587d58190, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d5b4c0 .functor XOR 1, L_0x7f9587d5bfc0, L_0x7f9587d5b5b0, C4<0>, C4<0>;
v0x7f9587d535e0_0 .net *"_s1", 0 0, L_0x7f9587d57180;  1 drivers
v0x7f9587d53680_0 .net *"_s11", 0 0, L_0x7f9587d574a0;  1 drivers
v0x7f9587d53720_0 .net *"_s121", 0 0, L_0x7f9587d5bfc0;  1 drivers
v0x7f9587d537c0_0 .net *"_s14", 0 0, L_0x7f9587d57570;  1 drivers
v0x7f9587d53870_0 .net *"_s16", 0 0, L_0x7f9587d56800;  1 drivers
v0x7f9587d53960_0 .net *"_s19", 0 0, L_0x7f9587d577b0;  1 drivers
v0x7f9587d53a10_0 .net *"_s21", 0 0, L_0x7f9587d57890;  1 drivers
v0x7f9587d53ac0_0 .net *"_s24", 0 0, L_0x7f9587d57a70;  1 drivers
v0x7f9587d53b70_0 .net *"_s26", 0 0, L_0x7f9587d57b10;  1 drivers
v0x7f9587d53c80_0 .net *"_s29", 0 0, L_0x7f9587d57b80;  1 drivers
v0x7f9587d53d30_0 .net *"_s31", 0 0, L_0x7f9587d57c60;  1 drivers
v0x7f9587d53de0_0 .net *"_s34", 0 0, L_0x7f9587d57d50;  1 drivers
v0x7f9587d53e90_0 .net *"_s36", 0 0, L_0x7f9587d580e0;  1 drivers
v0x7f9587d53f40_0 .net *"_s4", 0 0, L_0x7f9587d57270;  1 drivers
v0x7f9587d53ff0_0 .net *"_s40", 0 0, L_0x7f9587d58190;  1 drivers
v0x7f9587d540a0_0 .net *"_s6", 0 0, L_0x7f9587d57310;  1 drivers
v0x7f9587d54150_0 .net *"_s9", 0 0, L_0x7f9587d573c0;  1 drivers
v0x7f9587d542e0_0 .net/s "a", 7 0, v0x7f9587d56df0_0;  alias, 1 drivers
v0x7f9587d54370_0 .net/s "b", 7 0, v0x7f9587d4f280_0;  alias, 1 drivers
v0x7f9587d54430_0 .net "bxor", 7 0, L_0x7f9587d57e30;  1 drivers
v0x7f9587d544c0_0 .net "carry", 6 0, L_0x7f9587d5af00;  1 drivers
v0x7f9587d54550_0 .net "last_cout", 0 0, L_0x7f9587d5b5b0;  1 drivers
v0x7f9587d545e0_0 .net "op", 0 0, v0x7f9587d55720_0;  alias, 1 drivers
v0x7f9587d54670_0 .net "overflow", 0 0, L_0x7f9587d5b4c0;  alias, 1 drivers
v0x7f9587d54700_0 .net/s "s", 7 0, L_0x7f9587d5b880;  alias, 1 drivers
L_0x7f9587d57270 .part v0x7f9587d4f280_0, 0, 1;
L_0x7f9587d573c0 .part v0x7f9587d4f280_0, 1, 1;
L_0x7f9587d57570 .part v0x7f9587d4f280_0, 2, 1;
L_0x7f9587d577b0 .part v0x7f9587d4f280_0, 3, 1;
L_0x7f9587d57a70 .part v0x7f9587d4f280_0, 4, 1;
L_0x7f9587d57b80 .part v0x7f9587d4f280_0, 5, 1;
L_0x7f9587d57d50 .part v0x7f9587d4f280_0, 6, 1;
LS_0x7f9587d57e30_0_0 .concat8 [ 1 1 1 1], L_0x7f9587d57180, L_0x7f9587d57310, L_0x7f9587d574a0, L_0x7f9587d56800;
LS_0x7f9587d57e30_0_4 .concat8 [ 1 1 1 1], L_0x7f9587d57890, L_0x7f9587d57b10, L_0x7f9587d57c60, L_0x7f9587d580e0;
L_0x7f9587d57e30 .concat8 [ 4 4 0 0], LS_0x7f9587d57e30_0_0, LS_0x7f9587d57e30_0_4;
L_0x7f9587d58190 .part v0x7f9587d4f280_0, 7, 1;
L_0x7f9587d58680 .part v0x7f9587d56df0_0, 0, 1;
L_0x7f9587d58720 .part L_0x7f9587d57e30, 0, 1;
L_0x7f9587d58ca0 .part v0x7f9587d56df0_0, 1, 1;
L_0x7f9587d58d40 .part L_0x7f9587d57e30, 1, 1;
L_0x7f9587d58e50 .part L_0x7f9587d5af00, 0, 1;
L_0x7f9587d59350 .part v0x7f9587d56df0_0, 2, 1;
L_0x7f9587d59470 .part L_0x7f9587d57e30, 2, 1;
L_0x7f9587d59590 .part L_0x7f9587d5af00, 1, 1;
L_0x7f9587d59a60 .part v0x7f9587d56df0_0, 3, 1;
L_0x7f9587d59c00 .part L_0x7f9587d57e30, 3, 1;
L_0x7f9587d59d40 .part L_0x7f9587d5af00, 2, 1;
L_0x7f9587d5a180 .part v0x7f9587d56df0_0, 4, 1;
L_0x7f9587d59ca0 .part L_0x7f9587d57e30, 4, 1;
L_0x7f9587d5a2d0 .part L_0x7f9587d5af00, 3, 1;
L_0x7f9587d5a860 .part v0x7f9587d56df0_0, 5, 1;
L_0x7f9587d5a900 .part L_0x7f9587d57e30, 5, 1;
L_0x7f9587d5aa70 .part L_0x7f9587d5af00, 4, 1;
LS_0x7f9587d5af00_0_0 .concat8 [ 1 1 1 1], L_0x7f9587d583a0, L_0x7f9587d58980, L_0x7f9587d59030, L_0x7f9587d59740;
LS_0x7f9587d5af00_0_4 .concat8 [ 1 1 1 0], L_0x7f9587d59e60, L_0x7f9587d5a560, L_0x7f9587d5abe0;
L_0x7f9587d5af00 .concat8 [ 4 3 0 0], LS_0x7f9587d5af00_0_0, LS_0x7f9587d5af00_0_4;
L_0x7f9587d5b280 .part v0x7f9587d56df0_0, 6, 1;
L_0x7f9587d5b320 .part L_0x7f9587d57e30, 6, 1;
L_0x7f9587d5a9a0 .part L_0x7f9587d5af00, 5, 1;
LS_0x7f9587d5b880_0_0 .concat8 [ 1 1 1 1], L_0x7f9587d58330, L_0x7f9587d588d0, L_0x7f9587d58f60, L_0x7f9587d593f0;
LS_0x7f9587d5b880_0_4 .concat8 [ 1 1 1 1], L_0x7f9587d59650, L_0x7f9587d5a220, L_0x7f9587d5a410, L_0x7f9587d5b1a0;
L_0x7f9587d5b880 .concat8 [ 4 4 0 0], LS_0x7f9587d5b880_0_0, LS_0x7f9587d5b880_0_4;
L_0x7f9587d5bc70 .part v0x7f9587d56df0_0, 7, 1;
L_0x7f9587d5bd10 .part L_0x7f9587d57e30, 7, 1;
L_0x7f9587d5bb70 .part L_0x7f9587d5af00, 6, 1;
L_0x7f9587d5bfc0 .part L_0x7f9587d5af00, 6, 1;
S_0x7f9587d4f600 .scope module, "a0" "full_adder" 5 26, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d582c0 .functor XOR 1, L_0x7f9587d58680, L_0x7f9587d58720, C4<0>, C4<0>;
L_0x7f9587d58330 .functor XOR 1, L_0x7f9587d582c0, v0x7f9587d55720_0, C4<0>, C4<0>;
L_0x7f9587d583a0 .functor OR 1, L_0x7f9587d58450, L_0x7f9587d58520, C4<0>, C4<0>;
L_0x7f9587d58450 .functor AND 1, L_0x7f9587d582c0, v0x7f9587d55720_0, C4<1>, C4<1>;
L_0x7f9587d58520 .functor AND 1, L_0x7f9587d58680, L_0x7f9587d58720, C4<1>, C4<1>;
v0x7f9587d4f860_0 .net "a", 0 0, L_0x7f9587d58680;  1 drivers
v0x7f9587d4f8f0_0 .net "b", 0 0, L_0x7f9587d58720;  1 drivers
v0x7f9587d4f990_0 .net "cin", 0 0, v0x7f9587d55720_0;  alias, 1 drivers
v0x7f9587d4fa40_0 .net "cout", 0 0, L_0x7f9587d583a0;  1 drivers
v0x7f9587d4fae0_0 .net "s", 0 0, L_0x7f9587d58330;  1 drivers
v0x7f9587d4fbc0_0 .net "w1", 0 0, L_0x7f9587d582c0;  1 drivers
v0x7f9587d4fc60_0 .net "w2", 0 0, L_0x7f9587d58450;  1 drivers
v0x7f9587d4fd00_0 .net "w3", 0 0, L_0x7f9587d58520;  1 drivers
S_0x7f9587d4fe20 .scope module, "a1" "full_adder" 5 27, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d58860 .functor XOR 1, L_0x7f9587d58ca0, L_0x7f9587d58d40, C4<0>, C4<0>;
L_0x7f9587d588d0 .functor XOR 1, L_0x7f9587d58860, L_0x7f9587d58e50, C4<0>, C4<0>;
L_0x7f9587d58980 .functor OR 1, L_0x7f9587d58a70, L_0x7f9587d58b80, C4<0>, C4<0>;
L_0x7f9587d58a70 .functor AND 1, L_0x7f9587d58860, L_0x7f9587d58e50, C4<1>, C4<1>;
L_0x7f9587d58b80 .functor AND 1, L_0x7f9587d58ca0, L_0x7f9587d58d40, C4<1>, C4<1>;
v0x7f9587d50050_0 .net "a", 0 0, L_0x7f9587d58ca0;  1 drivers
v0x7f9587d500e0_0 .net "b", 0 0, L_0x7f9587d58d40;  1 drivers
v0x7f9587d50180_0 .net "cin", 0 0, L_0x7f9587d58e50;  1 drivers
v0x7f9587d50230_0 .net "cout", 0 0, L_0x7f9587d58980;  1 drivers
v0x7f9587d502d0_0 .net "s", 0 0, L_0x7f9587d588d0;  1 drivers
v0x7f9587d503b0_0 .net "w1", 0 0, L_0x7f9587d58860;  1 drivers
v0x7f9587d50450_0 .net "w2", 0 0, L_0x7f9587d58a70;  1 drivers
v0x7f9587d504f0_0 .net "w3", 0 0, L_0x7f9587d58b80;  1 drivers
S_0x7f9587d50610 .scope module, "a2" "full_adder" 5 28, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d58ef0 .functor XOR 1, L_0x7f9587d59350, L_0x7f9587d59470, C4<0>, C4<0>;
L_0x7f9587d58f60 .functor XOR 1, L_0x7f9587d58ef0, L_0x7f9587d59590, C4<0>, C4<0>;
L_0x7f9587d59030 .functor OR 1, L_0x7f9587d59120, L_0x7f9587d59230, C4<0>, C4<0>;
L_0x7f9587d59120 .functor AND 1, L_0x7f9587d58ef0, L_0x7f9587d59590, C4<1>, C4<1>;
L_0x7f9587d59230 .functor AND 1, L_0x7f9587d59350, L_0x7f9587d59470, C4<1>, C4<1>;
v0x7f9587d50840_0 .net "a", 0 0, L_0x7f9587d59350;  1 drivers
v0x7f9587d508e0_0 .net "b", 0 0, L_0x7f9587d59470;  1 drivers
v0x7f9587d50980_0 .net "cin", 0 0, L_0x7f9587d59590;  1 drivers
v0x7f9587d50a30_0 .net "cout", 0 0, L_0x7f9587d59030;  1 drivers
v0x7f9587d50ad0_0 .net "s", 0 0, L_0x7f9587d58f60;  1 drivers
v0x7f9587d50bb0_0 .net "w1", 0 0, L_0x7f9587d58ef0;  1 drivers
v0x7f9587d50c50_0 .net "w2", 0 0, L_0x7f9587d59120;  1 drivers
v0x7f9587d50cf0_0 .net "w3", 0 0, L_0x7f9587d59230;  1 drivers
S_0x7f9587d50e10 .scope module, "a3" "full_adder" 5 29, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d58de0 .functor XOR 1, L_0x7f9587d59a60, L_0x7f9587d59c00, C4<0>, C4<0>;
L_0x7f9587d593f0 .functor XOR 1, L_0x7f9587d58de0, L_0x7f9587d59d40, C4<0>, C4<0>;
L_0x7f9587d59740 .functor OR 1, L_0x7f9587d59830, L_0x7f9587d59940, C4<0>, C4<0>;
L_0x7f9587d59830 .functor AND 1, L_0x7f9587d58de0, L_0x7f9587d59d40, C4<1>, C4<1>;
L_0x7f9587d59940 .functor AND 1, L_0x7f9587d59a60, L_0x7f9587d59c00, C4<1>, C4<1>;
v0x7f9587d51040_0 .net "a", 0 0, L_0x7f9587d59a60;  1 drivers
v0x7f9587d510d0_0 .net "b", 0 0, L_0x7f9587d59c00;  1 drivers
v0x7f9587d51170_0 .net "cin", 0 0, L_0x7f9587d59d40;  1 drivers
v0x7f9587d51220_0 .net "cout", 0 0, L_0x7f9587d59740;  1 drivers
v0x7f9587d512c0_0 .net "s", 0 0, L_0x7f9587d593f0;  1 drivers
v0x7f9587d513a0_0 .net "w1", 0 0, L_0x7f9587d58de0;  1 drivers
v0x7f9587d51440_0 .net "w2", 0 0, L_0x7f9587d59830;  1 drivers
v0x7f9587d514e0_0 .net "w3", 0 0, L_0x7f9587d59940;  1 drivers
S_0x7f9587d51600 .scope module, "a4" "full_adder" 5 30, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d56e80 .functor XOR 1, L_0x7f9587d5a180, L_0x7f9587d59ca0, C4<0>, C4<0>;
L_0x7f9587d59650 .functor XOR 1, L_0x7f9587d56e80, L_0x7f9587d5a2d0, C4<0>, C4<0>;
L_0x7f9587d59e60 .functor OR 1, L_0x7f9587d59f50, L_0x7f9587d5a060, C4<0>, C4<0>;
L_0x7f9587d59f50 .functor AND 1, L_0x7f9587d56e80, L_0x7f9587d5a2d0, C4<1>, C4<1>;
L_0x7f9587d5a060 .functor AND 1, L_0x7f9587d5a180, L_0x7f9587d59ca0, C4<1>, C4<1>;
v0x7f9587d51870_0 .net "a", 0 0, L_0x7f9587d5a180;  1 drivers
v0x7f9587d51900_0 .net "b", 0 0, L_0x7f9587d59ca0;  1 drivers
v0x7f9587d519a0_0 .net "cin", 0 0, L_0x7f9587d5a2d0;  1 drivers
v0x7f9587d51a30_0 .net "cout", 0 0, L_0x7f9587d59e60;  1 drivers
v0x7f9587d51ad0_0 .net "s", 0 0, L_0x7f9587d59650;  1 drivers
v0x7f9587d51bb0_0 .net "w1", 0 0, L_0x7f9587d56e80;  1 drivers
v0x7f9587d51c50_0 .net "w2", 0 0, L_0x7f9587d59f50;  1 drivers
v0x7f9587d51cf0_0 .net "w3", 0 0, L_0x7f9587d5a060;  1 drivers
S_0x7f9587d51e10 .scope module, "a5" "full_adder" 5 31, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d5a4b0 .functor XOR 1, L_0x7f9587d5a860, L_0x7f9587d5a900, C4<0>, C4<0>;
L_0x7f9587d5a220 .functor XOR 1, L_0x7f9587d5a4b0, L_0x7f9587d5aa70, C4<0>, C4<0>;
L_0x7f9587d5a560 .functor OR 1, L_0x7f9587d5a630, L_0x7f9587d5a740, C4<0>, C4<0>;
L_0x7f9587d5a630 .functor AND 1, L_0x7f9587d5a4b0, L_0x7f9587d5aa70, C4<1>, C4<1>;
L_0x7f9587d5a740 .functor AND 1, L_0x7f9587d5a860, L_0x7f9587d5a900, C4<1>, C4<1>;
v0x7f9587d52040_0 .net "a", 0 0, L_0x7f9587d5a860;  1 drivers
v0x7f9587d520d0_0 .net "b", 0 0, L_0x7f9587d5a900;  1 drivers
v0x7f9587d52170_0 .net "cin", 0 0, L_0x7f9587d5aa70;  1 drivers
v0x7f9587d52220_0 .net "cout", 0 0, L_0x7f9587d5a560;  1 drivers
v0x7f9587d522c0_0 .net "s", 0 0, L_0x7f9587d5a220;  1 drivers
v0x7f9587d523a0_0 .net "w1", 0 0, L_0x7f9587d5a4b0;  1 drivers
v0x7f9587d52440_0 .net "w2", 0 0, L_0x7f9587d5a630;  1 drivers
v0x7f9587d524e0_0 .net "w3", 0 0, L_0x7f9587d5a740;  1 drivers
S_0x7f9587d52600 .scope module, "a6" "full_adder" 5 32, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d5ab10 .functor XOR 1, L_0x7f9587d5b280, L_0x7f9587d5b320, C4<0>, C4<0>;
L_0x7f9587d5a410 .functor XOR 1, L_0x7f9587d5ab10, L_0x7f9587d5a9a0, C4<0>, C4<0>;
L_0x7f9587d5abe0 .functor OR 1, L_0x7f9587d5acd0, L_0x7f9587d5ade0, C4<0>, C4<0>;
L_0x7f9587d5acd0 .functor AND 1, L_0x7f9587d5ab10, L_0x7f9587d5a9a0, C4<1>, C4<1>;
L_0x7f9587d5ade0 .functor AND 1, L_0x7f9587d5b280, L_0x7f9587d5b320, C4<1>, C4<1>;
v0x7f9587d52830_0 .net "a", 0 0, L_0x7f9587d5b280;  1 drivers
v0x7f9587d528c0_0 .net "b", 0 0, L_0x7f9587d5b320;  1 drivers
v0x7f9587d52960_0 .net "cin", 0 0, L_0x7f9587d5a9a0;  1 drivers
v0x7f9587d52a10_0 .net "cout", 0 0, L_0x7f9587d5abe0;  1 drivers
v0x7f9587d52ab0_0 .net "s", 0 0, L_0x7f9587d5a410;  1 drivers
v0x7f9587d52b90_0 .net "w1", 0 0, L_0x7f9587d5ab10;  1 drivers
v0x7f9587d52c30_0 .net "w2", 0 0, L_0x7f9587d5acd0;  1 drivers
v0x7f9587d52cd0_0 .net "w3", 0 0, L_0x7f9587d5ade0;  1 drivers
S_0x7f9587d52df0 .scope module, "a7" "full_adder" 5 33, 6 1 0, S_0x7f9587d4f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9587d59510 .functor XOR 1, L_0x7f9587d5bc70, L_0x7f9587d5bd10, C4<0>, C4<0>;
L_0x7f9587d5b1a0 .functor XOR 1, L_0x7f9587d59510, L_0x7f9587d5bb70, C4<0>, C4<0>;
L_0x7f9587d5b5b0 .functor OR 1, L_0x7f9587d5b660, L_0x7f9587d5b750, C4<0>, C4<0>;
L_0x7f9587d5b660 .functor AND 1, L_0x7f9587d59510, L_0x7f9587d5bb70, C4<1>, C4<1>;
L_0x7f9587d5b750 .functor AND 1, L_0x7f9587d5bc70, L_0x7f9587d5bd10, C4<1>, C4<1>;
v0x7f9587d53020_0 .net "a", 0 0, L_0x7f9587d5bc70;  1 drivers
v0x7f9587d530b0_0 .net "b", 0 0, L_0x7f9587d5bd10;  1 drivers
v0x7f9587d53150_0 .net "cin", 0 0, L_0x7f9587d5bb70;  1 drivers
v0x7f9587d53200_0 .net "cout", 0 0, L_0x7f9587d5b5b0;  alias, 1 drivers
v0x7f9587d532a0_0 .net "s", 0 0, L_0x7f9587d5b1a0;  1 drivers
v0x7f9587d53380_0 .net "w1", 0 0, L_0x7f9587d59510;  1 drivers
v0x7f9587d53420_0 .net "w2", 0 0, L_0x7f9587d5b660;  1 drivers
v0x7f9587d534c0_0 .net "w3", 0 0, L_0x7f9587d5b750;  1 drivers
S_0x7f9587d54810 .scope module, "alu_andornot" "andornot" 3 26, 7 13 0, S_0x7f9587d349c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 2 "ctrl"
v0x7f9587d54a90_0 .net "a", 7 0, v0x7f9587d56df0_0;  alias, 1 drivers
v0x7f9587d54b50_0 .net "b", 7 0, v0x7f9587d4f280_0;  alias, 1 drivers
v0x7f9587d54c20_0 .net "ctrl", 1 0, v0x7f9587d55800_0;  alias, 1 drivers
v0x7f9587d54cc0_0 .var "s", 7 0;
E_0x7f9587d54a40 .event edge, v0x7f9587d4f280_0, v0x7f9587d542e0_0, v0x7f9587d54c20_0;
S_0x7f9587d54dd0 .scope module, "alu_compare" "compare" 3 25, 8 17 0, S_0x7f9587d349c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 4 "ctrl"
v0x7f9587d55040_0 .net/s "a", 7 0, v0x7f9587d56df0_0;  alias, 1 drivers
v0x7f9587d55130_0 .net/s "b", 7 0, v0x7f9587d4f280_0;  alias, 1 drivers
v0x7f9587d551d0_0 .net "ctrl", 3 0, v0x7f9587d55960_0;  alias, 1 drivers
o0x10b84ab08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9587d55270_0 .net "overflow", 0 0, o0x10b84ab08;  0 drivers
v0x7f9587d55310_0 .var "s", 7 0;
E_0x7f9587d54fe0 .event edge, v0x7f9587d4f280_0, v0x7f9587d542e0_0, v0x7f9587d551d0_0;
S_0x7f9587d55440 .scope module, "alu_control" "control" 3 29, 9 2 0, S_0x7f9587d349c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "compare_ctrl"
    .port_info 2 /OUTPUT 2 "andornot_ctrl"
    .port_info 3 /OUTPUT 1 "addsub_ctrl"
    .port_info 4 /OUTPUT 2 "mux_ctrl"
    .port_info 5 /INPUT 1 "clk"
v0x7f9587d55720_0 .var "addsub_ctrl", 0 0;
v0x7f9587d55800_0 .var "andornot_ctrl", 1 0;
v0x7f9587d55890_0 .net "clk", 0 0, v0x7f9587d56f90_0;  alias, 1 drivers
v0x7f9587d55960_0 .var "compare_ctrl", 3 0;
v0x7f9587d559f0_0 .var "mux_ctrl", 1 0;
v0x7f9587d55ac0_0 .net "opcode", 3 0, v0x7f9587d570b0_0;  alias, 1 drivers
E_0x7f9587d556f0 .event edge, v0x7f9587d4f1e0_0;
S_0x7f9587d55c00 .scope module, "alu_mux" "mux" 3 30, 10 11 0, S_0x7f9587d349c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 2 "ctrl"
    .port_info 2 /INPUT 8 "compare_in"
    .port_info 3 /INPUT 8 "andornot_in"
    .port_info 4 /INPUT 8 "addsub_in"
    .port_info 5 /INPUT 1 "overflow"
v0x7f9587d55ea0_0 .net "addsub_in", 7 0, L_0x7f9587d5b880;  alias, 1 drivers
v0x7f9587d55f60_0 .net "andornot_in", 7 0, v0x7f9587d54cc0_0;  alias, 1 drivers
v0x7f9587d56010_0 .net "compare_in", 7 0, v0x7f9587d55310_0;  alias, 1 drivers
v0x7f9587d560e0_0 .net "ctrl", 1 0, v0x7f9587d559f0_0;  alias, 1 drivers
v0x7f9587d56190_0 .net "overflow", 0 0, L_0x7f9587d5b4c0;  alias, 1 drivers
v0x7f9587d56260_0 .var "s", 7 0;
E_0x7f9587d55e40/0 .event edge, v0x7f9587d54670_0, v0x7f9587d54700_0, v0x7f9587d54cc0_0, v0x7f9587d55310_0;
E_0x7f9587d55e40/1 .event edge, v0x7f9587d559f0_0;
E_0x7f9587d55e40 .event/or E_0x7f9587d55e40/0, E_0x7f9587d55e40/1;
    .scope S_0x7f9587d54dd0;
T_0 ;
    %wait E_0x7f9587d54fe0;
    %load/vec4 v0x7f9587d551d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7f9587d55040_0;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7f9587d55040_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7f9587d55040_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x7f9587d55040_0;
    %pad/s 32;
    %cmp/s;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7f9587d55040_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f9587d55040_0;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7f9587d55040_0;
    %load/vec4 v0x7f9587d55130_0;
    %or;
    %inv;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7f9587d55040_0;
    %load/vec4 v0x7f9587d55130_0;
    %xor;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7f9587d55040_0;
    %load/vec4 v0x7f9587d55130_0;
    %xnor;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7f9587d55130_0;
    %load/vec4 v0x7f9587d55040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7f9587d55040_0;
    %load/vec4 v0x7f9587d55130_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7f9587d55040_0;
    %load/vec4 v0x7f9587d55130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7f9587d55310_0, 0, 8;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9587d54810;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9587d54cc0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7f9587d54810;
T_2 ;
    %wait E_0x7f9587d54a40;
    %load/vec4 v0x7f9587d54c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9587d54cc0_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7f9587d54a90_0;
    %load/vec4 v0x7f9587d54b50_0;
    %and;
    %store/vec4 v0x7f9587d54cc0_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7f9587d54a90_0;
    %load/vec4 v0x7f9587d54b50_0;
    %or;
    %store/vec4 v0x7f9587d54cc0_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7f9587d54a90_0;
    %inv;
    %store/vec4 v0x7f9587d54cc0_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7f9587d54a90_0;
    %load/vec4 v0x7f9587d54b50_0;
    %and;
    %store/vec4 v0x7f9587d54cc0_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9587d55440;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9587d55960_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9587d55800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9587d55720_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9587d559f0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7f9587d55440;
T_4 ;
    %wait E_0x7f9587d556f0;
    %load/vec4 v0x7f9587d55ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9587d55720_0, 0;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9587d55720_0, 0;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d55800_0, 0;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f9587d55800_0, 0;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9587d55800_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f9587d55960_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9587d55800_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9587d55ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9587d559f0_0, 0;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9587d55c00;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9587d56260_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7f9587d55c00;
T_6 ;
    %wait E_0x7f9587d55e40;
    %load/vec4 v0x7f9587d560e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9587d56260_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7f9587d56010_0;
    %assign/vec4 v0x7f9587d56260_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7f9587d55f60_0;
    %assign/vec4 v0x7f9587d56260_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f9587d55ea0_0;
    %assign/vec4 v0x7f9587d56260_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9587d336c0;
T_7 ;
    %wait E_0x7f9587d38c00;
    %load/vec4 v0x7f9587d37590_0;
    %assign/vec4 v0x7f9587d4f280_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9587d36010;
T_8 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7f9587d57020_0, 0, 33;
T_8.0 ;
    %load/vec4 v0x7f9587d57020_0;
    %cmpi/u 40, 0, 33;
    %jmp/0xz T_8.1, 5;
    %delay 25, 0;
    %load/vec4 v0x7f9587d56f90_0;
    %inv;
    %store/vec4 v0x7f9587d56f90_0, 0, 1;
    %load/vec4 v0x7f9587d57020_0;
    %pushi/vec4 1, 0, 33;
    %add;
    %store/vec4 v0x7f9587d57020_0, 0, 33;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f9587d36010;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "PowerALU.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9587d349c0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7f9587d57020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9587d56f90_0, 0;
    %delay 13, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 200, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9587d570b0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f9587d56df0_0, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "PowerALU_Ryan_Thompson_tb.v";
    "PowerALU_Ryan_Thompson.v";
    "accumulator.v";
    "adder_subtractor.v";
    "full_adder.v";
    "andornot.v";
    "compare.v";
    "control.v";
    "mux.v";
