
==============================================================================
XRT Build Version: 2.7.766 (2020.1_PU1)
       Build Date: 2020-08-17 16:52:05
          Hash ID: 19bc791a7d9b54ecc23644649c3ea2c2ea31821c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.7.766
   Kernels:                K_scale, modular_multiplication, K_mulWise, K_mulConst, K_mov, K_ntt, K_lift, K_add, K_apply_galois
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          2f77343a-ec0d-4f9c-9777-80a3db329eb3
   UUID (IINTF):           862c7020a250293e32036f19956669e5
   Sections:               DEBUG_DATA, DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, 
                           IP_LAYOUT, CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          xilinx_u50_gen3x16_xdma_201920_3
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 300 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: K_scale

Definition
----------
   Signature: K_scale (ap_int<32>* in1, ap_int<32>* in2, ap_int<32>* out, int which)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_scale_1
   Base Address: 0x70000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          which
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: modular_multiplication

Definition
----------
   Signature: modular_multiplication (ap_int<32> x, ap_int<32> y, ap_uint<32> p, unsigned int idx_p)

Ports
-----
   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        modular_multiplication_1
   Base Address: 0x80000

   Argument:          x
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          y
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          p
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          idx_p
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: K_mulWise

Definition
----------
   Signature: K_mulWise (ap_int<32>* poly1, ap_int<32>* poly2, ap_int<32>* out, int inv)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_mulWise_1
   Base Address: 0x50000

   Argument:          poly1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          poly2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          inv
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: K_mulConst

Definition
----------
   Signature: K_mulConst (ap_int<32>* in, ap_int<32>* out, int constant, int inv)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_mulConst_1
   Base Address: 0x40000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          constant
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inv
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: K_mov

Definition
----------
   Signature: K_mov (ap_int<32>* in, ap_int<32>* out)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_mov_1
   Base Address: 0x30000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)
Kernel: K_ntt

Definition
----------
   Signature: K_ntt (ap_int<32>* in, ap_int<32>* out, int mode, int which_poly)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_ntt_1
   Base Address: 0x60000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          mode
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          which_poly
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: K_lift

Definition
----------
   Signature: K_lift (ap_int<32>* in, ap_int<32>* out, int which)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_lift_1
   Base Address: 0x20000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          which
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: K_add

Definition
----------
   Signature: K_add (ap_int<32>* poly1, ap_int<32>* poly2, ap_int<32>* out, int inv)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_add_1
   Base Address: 0x0

   Argument:          poly1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          poly2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          out
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          inv
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: K_apply_galois

Definition
----------
   Signature: K_apply_galois (ap_int<32>* in, int r, ap_int<32>* out)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        K_apply_galois_1
   Base Address: 0x10000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          r
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x24
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_HBM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ --target hw_emu --link --config common-config.ini --config binary_container_1-link.ini -obinary_container_1.xclbin binary_container_1.build/K_ntt.xo binary_container_1.build/K_add.xo binary_container_1.build/K_apply_galois.xo binary_container_1.build/K_lift.xo binary_container_1.build/K_mov.xo binary_container_1.build/K_mulConst.xo binary_container_1.build/K_mulWise.xo binary_container_1.build/K_scale.xo binary_container_1.build/modular_multiplication.xo 
   Options:       --target hw_emu
                  --link
                  --config common-config.ini
                  --config binary_container_1-link.ini
                  -obinary_container_1.xclbin binary_container_1.build/K_ntt.xo binary_container_1.build/K_add.xo binary_container_1.build/K_apply_galois.xo binary_container_1.build/K_lift.xo binary_container_1.build/K_mov.xo binary_container_1.build/K_mulConst.xo binary_container_1.build/K_mulWise.xo binary_container_1.build/K_scale.xo binary_container_1.build/modular_multiplication.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
