pwd
# /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle
cd src
vlib work
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Arch_Alu of alu
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/banc_registr.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity banc_registr
# -- Compiling architecture Archi_Reg of banc_registr
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/ext_signe.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ext_signe
# -- Compiling architecture extender of ext_signe
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/multip2v1.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multip2v1
# -- Compiling architecture mult of multip2v1
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/multip4v1.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multip4v1
# -- Compiling architecture mult of multip4v1
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/registre32.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registre32
# -- Compiling architecture reg of registre32
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/registre32Ld.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registre32Ld
# -- Compiling architecture reg of registre32Ld
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture ContrIntVect of vic
