LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

entity full_adder is
 port ( 	A, B, CarryIn  : in STD_LOGIC;
			Sum, CarryOut  : out STD_LOGIC
			);
end full_adder;


architecture full_adder_arch of full_adder is

signal x1,x2,x3 : STD_LOGIC;

begin

Sum <= (A xor B) xor CarryIn;
CarryOut <= (A and B) or ((A xor B) and CarryIn);

end full_adder_arch;
