#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018ce0eb63e0 .scope module, "traffic_light" "traffic_light" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /OUTPUT 2 "out_state";
    .port_info 3 /INPUT 1 "btn";
P_0000018ce0fe9a40 .param/l "GREEN" 1 2 8, +C4<00000000000000000000000000000010>;
P_0000018ce0fe9a78 .param/l "RED" 1 2 8, +C4<00000000000000000000000000000000>;
P_0000018ce0fe9ab0 .param/l "YELLOW1" 1 2 8, +C4<00000000000000000000000000000001>;
P_0000018ce0fe9ae8 .param/l "YELLOW2" 1 2 8, +C4<00000000000000000000000000000011>;
L_0000018ce0fead80 .functor BUFZ 2, v0000018ce0f0bca0_0, C4<00>, C4<00>, C4<00>;
o0000018ce0ebf108 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ce0eb67a0_0 .net "btn", 0 0, o0000018ce0ebf108;  0 drivers
o0000018ce0ebefe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ce0eb4200_0 .net "clk", 0 0, o0000018ce0ebefe8;  0 drivers
v0000018ce0eb42a0_0 .net "clk_1Hz", 0 0, v0000018ce0feb380_0;  1 drivers
v0000018ce0eb4340_0 .var "cnt", 5 0;
v0000018ce0eb43e0_0 .var "cnt1", 1 0;
v0000018ce0eb4480_0 .var "next_state", 1 0;
v0000018ce0f0c380_0 .net "out_state", 1 0, L_0000018ce0fead80;  1 drivers
o0000018ce0ebf048 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ce0f0c100_0 .net "res", 0 0, o0000018ce0ebf048;  0 drivers
v0000018ce0f0bca0_0 .var "state", 1 0;
E_0000018ce0feaa30 .event anyedge, v0000018ce0f0bca0_0, v0000018ce0eb4340_0, v0000018ce0eb43e0_0;
E_0000018ce0fea1f0/0 .event negedge, v0000018ce0eb6700_0;
E_0000018ce0fea1f0/1 .event posedge, v0000018ce0feb380_0;
E_0000018ce0fea1f0 .event/or E_0000018ce0fea1f0/0, E_0000018ce0fea1f0/1;
E_0000018ce0fe9c30 .event posedge, v0000018ce0feb380_0, v0000018ce0eb67a0_0;
S_0000018ce0eb6570 .scope module, "one_second" "timer" 2 16, 3 1 0, S_0000018ce0eb63e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50MHz";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /OUTPUT 1 "clk_1Hz";
P_0000018ce0fe9cf0 .param/l "bit" 0 3 1, +C4<00000000000000000000000000000101>;
v0000018ce0feb380_0 .var "clk_1Hz", 0 0;
v0000018ce0e82b20_0 .net "clk_50MHz", 0 0, o0000018ce0ebefe8;  alias, 0 drivers
v0000018ce0feb420_0 .var "cnt", 5 0;
v0000018ce0eb6700_0 .net "res", 0 0, o0000018ce0ebf048;  alias, 0 drivers
E_0000018ce0fea8f0/0 .event negedge, v0000018ce0eb6700_0;
E_0000018ce0fea8f0/1 .event posedge, v0000018ce0e82b20_0;
E_0000018ce0fea8f0 .event/or E_0000018ce0fea8f0/0, E_0000018ce0fea8f0/1;
    .scope S_0000018ce0eb6570;
T_0 ;
    %wait E_0000018ce0fea8f0;
    %load/vec4 v0000018ce0eb6700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018ce0feb420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ce0feb380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018ce0feb420_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018ce0feb420_0, 0;
    %load/vec4 v0000018ce0feb380_0;
    %inv;
    %assign/vec4 v0000018ce0feb380_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018ce0feb420_0;
    %addi 1, 0, 6;
    %store/vec4 v0000018ce0feb420_0, 0, 6;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018ce0eb63e0;
T_1 ;
    %wait E_0000018ce0fea1f0;
    %load/vec4 v0000018ce0f0c100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018ce0eb4340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018ce0f0bca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v0000018ce0f0bca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_1.8, 4;
    %flag_mov 10, 4;
    %load/vec4 v0000018ce0f0bca0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 10;
T_1.8;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.5;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0000018ce0f0bca0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.9, 4;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %pushi/vec4 21, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018ce0eb4340_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000018ce0eb4340_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000018ce0eb4340_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018ce0eb63e0;
T_2 ;
    %wait E_0000018ce0fe9c30;
    %load/vec4 v0000018ce0eb67a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000018ce0f0bca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000018ce0eb43e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018ce0eb43e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ce0eb43e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018ce0eb63e0;
T_3 ;
    %wait E_0000018ce0fea1f0;
    %load/vec4 v0000018ce0f0c100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ce0f0bca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018ce0eb4480_0;
    %assign/vec4 v0000018ce0f0bca0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018ce0eb63e0;
T_4 ;
    %wait E_0000018ce0feaa30;
    %load/vec4 v0000018ce0f0bca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ce0eb4480_0, 0, 2;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000018ce0eb43e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ce0eb4480_0, 0, 2;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce0eb4480_0, 0, 2;
T_4.8 ;
T_4.6 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %pad/s 2;
    %store/vec4 v0000018ce0eb4480_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %pad/s 2;
    %store/vec4 v0000018ce0eb4480_0, 0, 2;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000018ce0eb4340_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %pad/s 2;
    %store/vec4 v0000018ce0eb4480_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "traffic_light.v";
    "./timer.v";
