

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Nov 11 23:14:27 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   666600|   666600|      6666|          -|          -|   100|    no    |
        | + Loop 1.1      |     6664|     6664|        34|          -|          -|   196|    no    |
        |  ++ Loop 1.1.1  |       32|       32|         8|          -|          -|     4|    no    |
        |- Loop 2         |      784|      784|         1|          -|          -|   784|    no    |
        |- Loop 3         |  1230880|  1230880|      1570|          -|          -|   784|    no    |
        | + Loop 3.1      |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 4         |     2020|     2020|       202|          -|          -|    10|    no    |
        | + Loop 4.1      |      200|      200|         2|          -|          -|   100|    no    |
        |- Loop 5         |    15700|    15700|      1570|          -|          -|    10|    no    |
        | + Loop 5.1      |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 6         |     1568|     1568|         2|          -|          -|   784|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / (exitcond4)
	5  / (!exitcond4)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / (exitcond10)
	12  / (!exitcond10)
13 --> 
	14  / (!exitcond3)
	16  / (exitcond3)
14 --> 
	13  / (exitcond6)
	15  / (!exitcond6)
15 --> 
	14  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond5)
	28  / (exitcond5)
26 --> 
	25  / (exitcond8)
	27  / (!exitcond8)
27 --> 
	26  / true
28 --> 
	29  / (!exitcond7)
	31  / (exitcond7)
29 --> 
	28  / (exitcond9)
	30  / (!exitcond9)
30 --> 
	29  / true
31 --> 
	32  / (!exitcond)
32 --> 
	31  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_25 [1/1] 0.00ns
:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_35 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !215

ST_1: stg_36 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !221

ST_1: stg_37 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: X [1/1] 2.71ns
:5  %X = alloca [78400 x float], align 4

ST_1: Y_assign [1/1] 2.71ns
:6  %Y_assign = alloca [1000 x float], align 4

ST_1: tsf_mat [1/1] 2.71ns
:7  %tsf_mat = alloca [7840 x float], align 4

ST_1: pca_sorted_idx [1/1] 2.71ns
:8  %pca_sorted_idx = alloca [784 x i32], align 4

ST_1: S [1/1] 2.61ns
:9  %S = alloca [614656 x float], align 4

ST_1: U [1/1] 2.61ns
:10  %U = alloca [614656 x float], align 4

ST_1: V [1/1] 2.61ns
:11  %V = alloca [614656 x float], align 4

ST_1: XXT [1/1] 2.61ns
:12  %XXT = alloca [614656 x float], align 4

ST_1: mean [1/1] 2.71ns
:13  %mean = alloca [784 x float], align 16

ST_1: stg_47 [1/1] 1.57ns
:14  br label %.loopexit5


 <State 2>: 3.54ns
ST_2: test [1/1] 0.00ns
.loopexit5:0  %test = phi i7 [ 0, %0 ], [ %test_1, %.preheader42 ]

ST_2: exitcond1 [1/1] 1.97ns
.loopexit5:1  %exitcond1 = icmp eq i7 %test, -28

ST_2: empty_26 [1/1] 0.00ns
.loopexit5:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: test_1 [1/1] 1.72ns
.loopexit5:3  %test_1 = add i7 %test, 1

ST_2: stg_52 [1/1] 1.57ns
.loopexit5:4  br i1 %exitcond1, label %.preheader11, label %.preheader42.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader42.preheader:0  %tmp_cast = zext i7 %test to i17

ST_2: stg_54 [1/1] 1.57ns
.preheader42.preheader:1  br label %.preheader42


 <State 3>: 4.38ns
ST_3: i [1/1] 0.00ns
.preheader42:0  %i = phi i8 [ 0, %.preheader42.preheader ], [ %i_2, %2 ]

ST_3: exitcond2 [1/1] 2.00ns
.preheader42:1  %exitcond2 = icmp eq i8 %i, -60

ST_3: empty_27 [1/1] 0.00ns
.preheader42:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)

ST_3: i_2 [1/1] 1.72ns
.preheader42:3  %i_2 = add i8 %i, 1

ST_3: stg_59 [1/1] 0.00ns
.preheader42:4  br i1 %exitcond2, label %.loopexit5, label %1

ST_3: tmp_V [1/1] 4.38ns
:0  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_3: tmp_46 [1/1] 0.00ns
:1  %tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)

ST_3: stg_62 [1/1] 1.57ns
:2  br label %2


 <State 4>: 6.08ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i3 [ 0, %1 ], [ %j_1, %3 ]

ST_4: j_cast [1/1] 0.00ns
:1  %j_cast = zext i3 %j to i10

ST_4: exitcond4 [1/1] 1.62ns
:2  %exitcond4 = icmp eq i3 %j, -4

ST_4: empty_28 [1/1] 0.00ns
:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: j_1 [1/1] 0.80ns
:4  %j_1 = add i3 %j, 1

ST_4: stg_68 [1/1] 0.00ns
:5  br i1 %exitcond4, label %.preheader42, label %3

ST_4: tmp [1/1] 0.00ns
:0  %tmp = trunc i3 %j to i2

ST_4: Lo_assign [1/1] 0.00ns
:1  %Lo_assign = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp, i3 0)

ST_4: Hi_assign [1/1] 0.00ns
:2  %Hi_assign = or i5 %Lo_assign, 7

ST_4: tmp_42 [1/1] 1.91ns
:3  %tmp_42 = icmp ugt i5 %Lo_assign, %Hi_assign

ST_4: tmp_43 [1/1] 0.00ns
:4  %tmp_43 = zext i5 %Lo_assign to i6

ST_4: tmp_44 [1/1] 0.00ns
:5  %tmp_44 = zext i5 %Hi_assign to i6

ST_4: tmp_45 [1/1] 0.00ns (grouped into LUT with out node tmp_60)
:6  %tmp_45 = call i32 @llvm.part.select.i32(i32 %tmp_V, i32 31, i32 0)

ST_4: tmp_47 [1/1] 1.72ns
:7  %tmp_47 = sub i6 %tmp_43, %tmp_44

ST_4: tmp_50 [1/1] 0.00ns (grouped into LUT with out node tmp_60)
:8  %tmp_50 = xor i6 %tmp_43, 31

ST_4: tmp_51 [1/1] 1.72ns
:9  %tmp_51 = sub i6 %tmp_44, %tmp_43

ST_4: tmp_52 [1/1] 0.00ns (grouped into LUT with out node tmp_56)
:10  %tmp_52 = select i1 %tmp_42, i6 %tmp_47, i6 %tmp_51

ST_4: tmp_53 [1/1] 0.00ns (grouped into LUT with out node tmp_60)
:11  %tmp_53 = select i1 %tmp_42, i32 %tmp_45, i32 %tmp_V

ST_4: tmp_54 [1/1] 0.00ns (grouped into LUT with out node tmp_60)
:12  %tmp_54 = select i1 %tmp_42, i6 %tmp_50, i6 %tmp_43

ST_4: tmp_56 [1/1] 1.72ns (out node of the LUT)
:13  %tmp_56 = sub i6 31, %tmp_52

ST_4: tmp_57 [1/1] 0.00ns (grouped into LUT with out node tmp_60)
:14  %tmp_57 = zext i6 %tmp_54 to i32

ST_4: tmp_58 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:15  %tmp_58 = zext i6 %tmp_56 to i32

ST_4: tmp_60 [1/1] 2.80ns (out node of the LUT)
:16  %tmp_60 = lshr i32 %tmp_53, %tmp_57

ST_4: tmp_61 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:17  %tmp_61 = lshr i32 -1, %tmp_58

ST_4: p_Result_s [1/1] 1.37ns (out node of the LUT)
:18  %p_Result_s = and i32 %tmp_60, %tmp_61

ST_4: tmp_49 [1/1] 1.84ns
:20  %tmp_49 = add i10 %tmp_46, %j_cast


 <State 5>: 8.46ns
ST_5: tmp_48 [6/6] 6.41ns
:19  %tmp_48 = uitofp i32 %p_Result_s to float

ST_5: tmp_50_cast [1/1] 0.00ns
:21  %tmp_50_cast = zext i10 %tmp_49 to i17

ST_5: tmp_62 [1/1] 6.38ns
:22  %tmp_62 = mul i17 100, %tmp_50_cast

ST_5: tmp_63 [1/1] 2.08ns
:23  %tmp_63 = add i17 %tmp_cast, %tmp_62


 <State 6>: 6.41ns
ST_6: tmp_48 [5/6] 6.41ns
:19  %tmp_48 = uitofp i32 %p_Result_s to float


 <State 7>: 6.41ns
ST_7: tmp_48 [4/6] 6.41ns
:19  %tmp_48 = uitofp i32 %p_Result_s to float


 <State 8>: 6.41ns
ST_8: tmp_48 [3/6] 6.41ns
:19  %tmp_48 = uitofp i32 %p_Result_s to float


 <State 9>: 6.41ns
ST_9: tmp_48 [2/6] 6.41ns
:19  %tmp_48 = uitofp i32 %p_Result_s to float


 <State 10>: 6.41ns
ST_10: tmp_48 [1/6] 6.41ns
:19  %tmp_48 = uitofp i32 %p_Result_s to float


 <State 11>: 2.71ns
ST_11: tmp_69_cast [1/1] 0.00ns
:24  %tmp_69_cast = zext i17 %tmp_63 to i64

ST_11: X_addr [1/1] 0.00ns
:25  %X_addr = getelementptr [78400 x float]* %X, i64 0, i64 %tmp_69_cast

ST_11: stg_100 [1/1] 2.71ns
:26  store float %tmp_48, float* %X_addr, align 4

ST_11: stg_101 [1/1] 0.00ns
:27  br label %2


 <State 12>: 3.64ns
ST_12: i_0_i [1/1] 0.00ns
.preheader11:0  %i_0_i = phi i10 [ %i_1, %4 ], [ 0, %.loopexit5 ]

ST_12: i_0_i_cast8 [1/1] 0.00ns
.preheader11:1  %i_0_i_cast8 = zext i10 %i_0_i to i32

ST_12: exitcond10 [1/1] 2.07ns
.preheader11:2  %exitcond10 = icmp eq i10 %i_0_i, -240

ST_12: empty_29 [1/1] 0.00ns
.preheader11:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_12: i_1 [1/1] 1.84ns
.preheader11:4  %i_1 = add i10 %i_0_i, 1

ST_12: stg_107 [1/1] 1.57ns
.preheader11:5  br i1 %exitcond10, label %PCA.exit, label %4

ST_12: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i10 %i_0_i to i64

ST_12: pca_sorted_idx_addr [1/1] 0.00ns
:1  %pca_sorted_idx_addr = getelementptr [784 x i32]* %pca_sorted_idx, i64 0, i64 %tmp_s

ST_12: stg_110 [1/1] 2.71ns
:2  store i32 %i_0_i_cast8, i32* %pca_sorted_idx_addr, align 4

ST_12: stg_111 [1/1] 0.00ns
:3  br label %.preheader11


 <State 13>: 3.64ns
ST_13: i1 [1/1] 0.00ns
PCA.exit:0  %i1 = phi i10 [ 0, %.preheader11 ], [ %i_3, %.preheader41 ]

ST_13: phi_mul [1/1] 0.00ns
PCA.exit:1  %phi_mul = phi i20 [ 0, %.preheader11 ], [ %next_mul, %.preheader41 ]

ST_13: next_mul [1/1] 2.08ns
PCA.exit:2  %next_mul = add i20 %phi_mul, 784

ST_13: exitcond3 [1/1] 2.07ns
PCA.exit:3  %exitcond3 = icmp eq i10 %i1, -240

ST_13: empty_30 [1/1] 0.00ns
PCA.exit:4  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_13: i_3 [1/1] 1.84ns
PCA.exit:5  %i_3 = add i10 %i1, 1

ST_13: stg_118 [1/1] 1.57ns
PCA.exit:6  br i1 %exitcond3, label %6, label %.preheader41

ST_13: stg_119 [2/2] 0.00ns
:0  call fastcc void @dut_normalize([78400 x float]* %X, [784 x float]* %mean)


 <State 14>: 4.69ns
ST_14: j2 [1/1] 0.00ns
.preheader41:0  %j2 = phi i10 [ %j_2, %5 ], [ 0, %PCA.exit ]

ST_14: exitcond6 [1/1] 2.07ns
.preheader41:1  %exitcond6 = icmp eq i10 %j2, -240

ST_14: empty_31 [1/1] 0.00ns
.preheader41:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_14: j_2 [1/1] 1.84ns
.preheader41:3  %j_2 = add i10 %j2, 1

ST_14: stg_124 [1/1] 0.00ns
.preheader41:4  br i1 %exitcond6, label %PCA.exit, label %5

ST_14: tmp_52_cast [1/1] 0.00ns
:0  %tmp_52_cast = zext i10 %j2 to i20

ST_14: tmp_59 [1/1] 2.08ns
:1  %tmp_59 = add i20 %phi_mul, %tmp_52_cast

ST_14: tmp_71_cast [1/1] 0.00ns
:2  %tmp_71_cast = zext i20 %tmp_59 to i64

ST_14: S_addr [1/1] 0.00ns
:3  %S_addr = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_71_cast

ST_14: U_addr [1/1] 0.00ns
:4  %U_addr = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_71_cast

ST_14: V_addr [1/1] 0.00ns
:5  %V_addr = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_71_cast

ST_14: XXT_addr [1/1] 0.00ns
:6  %XXT_addr = getelementptr [614656 x float]* %XXT, i64 0, i64 %tmp_71_cast

ST_14: stg_132 [2/2] 2.61ns
:7  store float 0.000000e+00, float* %S_addr, align 4

ST_14: stg_133 [2/2] 2.61ns
:8  store float 0.000000e+00, float* %U_addr, align 4

ST_14: stg_134 [2/2] 2.61ns
:9  store float 0.000000e+00, float* %V_addr, align 4

ST_14: stg_135 [2/2] 2.61ns
:10  store float 0.000000e+00, float* %XXT_addr, align 4


 <State 15>: 2.61ns
ST_15: stg_136 [1/2] 2.61ns
:7  store float 0.000000e+00, float* %S_addr, align 4

ST_15: stg_137 [1/2] 2.61ns
:8  store float 0.000000e+00, float* %U_addr, align 4

ST_15: stg_138 [1/2] 2.61ns
:9  store float 0.000000e+00, float* %V_addr, align 4

ST_15: stg_139 [1/2] 2.61ns
:10  store float 0.000000e+00, float* %XXT_addr, align 4

ST_15: stg_140 [1/1] 0.00ns
:11  br label %.preheader41


 <State 16>: 0.00ns
ST_16: stg_141 [1/2] 0.00ns
:0  call fastcc void @dut_normalize([78400 x float]* %X, [784 x float]* %mean)


 <State 17>: 0.00ns
ST_17: stg_142 [2/2] 0.00ns
:1  call fastcc void @dut_cov([78400 x float]* %X, [614656 x float]* %XXT)


 <State 18>: 0.00ns
ST_18: stg_143 [1/2] 0.00ns
:1  call fastcc void @dut_cov([78400 x float]* %X, [614656 x float]* %XXT)


 <State 19>: 0.00ns
ST_19: stg_144 [2/2] 0.00ns
:2  call fastcc void @dut_svd_basic([614656 x float]* %XXT, [614656 x float]* %S, [614656 x float]* %U, [614656 x float]* %V)


 <State 20>: 0.00ns
ST_20: stg_145 [1/2] 0.00ns
:2  call fastcc void @dut_svd_basic([614656 x float]* %XXT, [614656 x float]* %S, [614656 x float]* %U, [614656 x float]* %V)


 <State 21>: 0.00ns
ST_21: stg_146 [2/2] 0.00ns
:3  call fastcc void @dut_rank([784 x i32]* %pca_sorted_idx, [7840 x float]* %tsf_mat, [614656 x float]* %S, [614656 x float]* %U)


 <State 22>: 0.00ns
ST_22: stg_147 [1/2] 0.00ns
:3  call fastcc void @dut_rank([784 x i32]* %pca_sorted_idx, [7840 x float]* %tsf_mat, [614656 x float]* %S, [614656 x float]* %U)


 <State 23>: 0.00ns
ST_23: stg_148 [2/2] 0.00ns
:4  call fastcc void @dut_matrix_multiply_alt2([7840 x float]* %tsf_mat, [78400 x float]* %X, [1000 x float]* %Y_assign)


 <State 24>: 1.57ns
ST_24: stg_149 [1/2] 0.00ns
:4  call fastcc void @dut_matrix_multiply_alt2([7840 x float]* %tsf_mat, [78400 x float]* %X, [1000 x float]* %Y_assign)

ST_24: stg_150 [1/1] 1.57ns
:5  br label %.loopexit


 <State 25>: 3.45ns
ST_25: i3 [1/1] 0.00ns
.loopexit:0  %i3 = phi i4 [ 0, %6 ], [ %i_4, %.preheader40 ]

ST_25: phi_mul1 [1/1] 0.00ns
.loopexit:1  %phi_mul1 = phi i10 [ 0, %6 ], [ %next_mul2, %.preheader40 ]

ST_25: next_mul2 [1/1] 1.84ns
.loopexit:2  %next_mul2 = add i10 %phi_mul1, 100

ST_25: exitcond5 [1/1] 1.88ns
.loopexit:3  %exitcond5 = icmp eq i4 %i3, -6

ST_25: empty_32 [1/1] 0.00ns
.loopexit:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_25: i_4 [1/1] 0.80ns
.loopexit:5  %i_4 = add i4 %i3, 1

ST_25: stg_157 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond5, label %.preheader39, label %.preheader40


 <State 26>: 4.55ns
ST_26: j4 [1/1] 0.00ns
.preheader40:0  %j4 = phi i7 [ %j_3, %7 ], [ 0, %.loopexit ]

ST_26: exitcond8 [1/1] 1.97ns
.preheader40:1  %exitcond8 = icmp eq i7 %j4, -28

ST_26: empty_33 [1/1] 0.00ns
.preheader40:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_26: j_3 [1/1] 1.72ns
.preheader40:3  %j_3 = add i7 %j4, 1

ST_26: stg_162 [1/1] 0.00ns
.preheader40:4  br i1 %exitcond8, label %.loopexit, label %7

ST_26: tmp_54_cast [1/1] 0.00ns
:0  %tmp_54_cast = zext i7 %j4 to i10

ST_26: tmp_64 [1/1] 1.84ns
:1  %tmp_64 = add i10 %phi_mul1, %tmp_54_cast

ST_26: tmp_73_cast [1/1] 0.00ns
:2  %tmp_73_cast = zext i10 %tmp_64 to i64

ST_26: Y_assign_addr [1/1] 0.00ns
:3  %Y_assign_addr = getelementptr [1000 x float]* %Y_assign, i64 0, i64 %tmp_73_cast

ST_26: tmp_65 [2/2] 2.71ns
:4  %tmp_65 = load float* %Y_assign_addr, align 4


 <State 27>: 7.08ns
ST_27: tmp_65 [1/2] 2.71ns
:4  %tmp_65 = load float* %Y_assign_addr, align 4

ST_27: stg_169 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_65)

ST_27: stg_170 [1/1] 0.00ns
:6  br label %.preheader40


 <State 28>: 3.45ns
ST_28: i5 [1/1] 0.00ns
.preheader39:0  %i5 = phi i4 [ 0, %.loopexit ], [ %i_6, %.preheader38 ]

ST_28: phi_mul3 [1/1] 0.00ns
.preheader39:1  %phi_mul3 = phi i13 [ 0, %.loopexit ], [ %next_mul4, %.preheader38 ]

ST_28: next_mul4 [1/1] 1.96ns
.preheader39:2  %next_mul4 = add i13 %phi_mul3, 784

ST_28: exitcond7 [1/1] 1.88ns
.preheader39:3  %exitcond7 = icmp eq i4 %i5, -6

ST_28: empty_34 [1/1] 0.00ns
.preheader39:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_28: i_6 [1/1] 0.80ns
.preheader39:5  %i_6 = add i4 %i5, 1

ST_28: stg_177 [1/1] 1.57ns
.preheader39:6  br i1 %exitcond7, label %.preheader, label %.preheader38


 <State 29>: 4.67ns
ST_29: j6 [1/1] 0.00ns
.preheader38:0  %j6 = phi i10 [ %j_4, %8 ], [ 0, %.preheader39 ]

ST_29: exitcond9 [1/1] 2.07ns
.preheader38:1  %exitcond9 = icmp eq i10 %j6, -240

ST_29: empty_35 [1/1] 0.00ns
.preheader38:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_29: j_4 [1/1] 1.84ns
.preheader38:3  %j_4 = add i10 %j6, 1

ST_29: stg_182 [1/1] 0.00ns
.preheader38:4  br i1 %exitcond9, label %.preheader39, label %8

ST_29: tmp_56_cast [1/1] 0.00ns
:0  %tmp_56_cast = zext i10 %j6 to i13

ST_29: tmp_67 [1/1] 1.96ns
:1  %tmp_67 = add i13 %phi_mul3, %tmp_56_cast

ST_29: tmp_76_cast [1/1] 0.00ns
:2  %tmp_76_cast = zext i13 %tmp_67 to i64

ST_29: tsf_mat_addr [1/1] 0.00ns
:3  %tsf_mat_addr = getelementptr [7840 x float]* %tsf_mat, i64 0, i64 %tmp_76_cast

ST_29: tmp_68 [2/2] 2.71ns
:4  %tmp_68 = load float* %tsf_mat_addr, align 4


 <State 30>: 7.08ns
ST_30: tmp_68 [1/2] 2.71ns
:4  %tmp_68 = load float* %tsf_mat_addr, align 4

ST_30: stg_189 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_68)

ST_30: stg_190 [1/1] 0.00ns
:6  br label %.preheader38


 <State 31>: 2.71ns
ST_31: i7 [1/1] 0.00ns
.preheader:0  %i7 = phi i10 [ %i_5, %9 ], [ 0, %.preheader39 ]

ST_31: exitcond [1/1] 2.07ns
.preheader:1  %exitcond = icmp eq i10 %i7, -240

ST_31: empty_36 [1/1] 0.00ns
.preheader:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_31: i_5 [1/1] 1.84ns
.preheader:3  %i_5 = add i10 %i7, 1

ST_31: stg_195 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %10, label %9

ST_31: tmp_55 [1/1] 0.00ns
:0  %tmp_55 = zext i10 %i7 to i64

ST_31: mean_addr [1/1] 0.00ns
:1  %mean_addr = getelementptr inbounds [784 x float]* %mean, i64 0, i64 %tmp_55

ST_31: tmp_66 [2/2] 2.71ns
:2  %tmp_66 = load float* %mean_addr, align 4

ST_31: stg_199 [1/1] 0.00ns
:0  ret void


 <State 32>: 7.08ns
ST_32: tmp_66 [1/2] 2.71ns
:2  %tmp_66 = load float* %mean_addr, align 4

ST_32: stg_201 [1/1] 4.38ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_66)

ST_32: stg_202 [1/1] 0.00ns
:4  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 000000000000000000000000000000000]
empty_25            (specinterface    ) [ 000000000000000000000000000000000]
stg_35              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_36              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_37              (spectopmodule    ) [ 000000000000000000000000000000000]
X                   (alloca           ) [ 001111111111111111111111100000000]
Y_assign            (alloca           ) [ 001111111111111111111111111100000]
tsf_mat             (alloca           ) [ 001111111111111111111111111111100]
pca_sorted_idx      (alloca           ) [ 001111111111111111111110000000000]
S                   (alloca           ) [ 001111111111111111111110000000000]
U                   (alloca           ) [ 001111111111111111111110000000000]
V                   (alloca           ) [ 001111111111111111111000000000000]
XXT                 (alloca           ) [ 001111111111111111111000000000000]
mean                (alloca           ) [ 001111111111111111111111111111111]
stg_47              (br               ) [ 011111111111000000000000000000000]
test                (phi              ) [ 001000000000000000000000000000000]
exitcond1           (icmp             ) [ 001111111111000000000000000000000]
empty_26            (speclooptripcount) [ 000000000000000000000000000000000]
test_1              (add              ) [ 011111111111000000000000000000000]
stg_52              (br               ) [ 001111111111100000000000000000000]
tmp_cast            (zext             ) [ 000111111111000000000000000000000]
stg_54              (br               ) [ 001111111111000000000000000000000]
i                   (phi              ) [ 000100000000000000000000000000000]
exitcond2           (icmp             ) [ 001111111111000000000000000000000]
empty_27            (speclooptripcount) [ 000000000000000000000000000000000]
i_2                 (add              ) [ 001111111111000000000000000000000]
stg_59              (br               ) [ 011111111111000000000000000000000]
tmp_V               (read             ) [ 000011111111000000000000000000000]
tmp_46              (bitconcatenate   ) [ 000011111111000000000000000000000]
stg_62              (br               ) [ 001111111111000000000000000000000]
j                   (phi              ) [ 000010000000000000000000000000000]
j_cast              (zext             ) [ 000000000000000000000000000000000]
exitcond4           (icmp             ) [ 001111111111000000000000000000000]
empty_28            (speclooptripcount) [ 000000000000000000000000000000000]
j_1                 (add              ) [ 001111111111000000000000000000000]
stg_68              (br               ) [ 001111111111000000000000000000000]
tmp                 (trunc            ) [ 000000000000000000000000000000000]
Lo_assign           (bitconcatenate   ) [ 000000000000000000000000000000000]
Hi_assign           (or               ) [ 000000000000000000000000000000000]
tmp_42              (icmp             ) [ 000000000000000000000000000000000]
tmp_43              (zext             ) [ 000000000000000000000000000000000]
tmp_44              (zext             ) [ 000000000000000000000000000000000]
tmp_45              (partselect       ) [ 000000000000000000000000000000000]
tmp_47              (sub              ) [ 000000000000000000000000000000000]
tmp_50              (xor              ) [ 000000000000000000000000000000000]
tmp_51              (sub              ) [ 000000000000000000000000000000000]
tmp_52              (select           ) [ 000000000000000000000000000000000]
tmp_53              (select           ) [ 000000000000000000000000000000000]
tmp_54              (select           ) [ 000000000000000000000000000000000]
tmp_56              (sub              ) [ 000000000000000000000000000000000]
tmp_57              (zext             ) [ 000000000000000000000000000000000]
tmp_58              (zext             ) [ 000000000000000000000000000000000]
tmp_60              (lshr             ) [ 000000000000000000000000000000000]
tmp_61              (lshr             ) [ 000000000000000000000000000000000]
p_Result_s          (and              ) [ 000001111110000000000000000000000]
tmp_49              (add              ) [ 000001000000000000000000000000000]
tmp_50_cast         (zext             ) [ 000000000000000000000000000000000]
tmp_62              (mul              ) [ 000000000000000000000000000000000]
tmp_63              (add              ) [ 000000111111000000000000000000000]
tmp_48              (uitofp           ) [ 000000000001000000000000000000000]
tmp_69_cast         (zext             ) [ 000000000000000000000000000000000]
X_addr              (getelementptr    ) [ 000000000000000000000000000000000]
stg_100             (store            ) [ 000000000000000000000000000000000]
stg_101             (br               ) [ 001111111111000000000000000000000]
i_0_i               (phi              ) [ 000000000000100000000000000000000]
i_0_i_cast8         (zext             ) [ 000000000000000000000000000000000]
exitcond10          (icmp             ) [ 000000000000100000000000000000000]
empty_29            (speclooptripcount) [ 000000000000000000000000000000000]
i_1                 (add              ) [ 001000000000100000000000000000000]
stg_107             (br               ) [ 000000000000111100000000000000000]
tmp_s               (zext             ) [ 000000000000000000000000000000000]
pca_sorted_idx_addr (getelementptr    ) [ 000000000000000000000000000000000]
stg_110             (store            ) [ 000000000000000000000000000000000]
stg_111             (br               ) [ 001000000000100000000000000000000]
i1                  (phi              ) [ 000000000000010000000000000000000]
phi_mul             (phi              ) [ 000000000000011100000000000000000]
next_mul            (add              ) [ 000000000000111100000000000000000]
exitcond3           (icmp             ) [ 000000000000011100000000000000000]
empty_30            (speclooptripcount) [ 000000000000000000000000000000000]
i_3                 (add              ) [ 000000000000111100000000000000000]
stg_118             (br               ) [ 000000000000011100000000000000000]
j2                  (phi              ) [ 000000000000001000000000000000000]
exitcond6           (icmp             ) [ 000000000000011100000000000000000]
empty_31            (speclooptripcount) [ 000000000000000000000000000000000]
j_2                 (add              ) [ 000000000000011100000000000000000]
stg_124             (br               ) [ 000000000000111100000000000000000]
tmp_52_cast         (zext             ) [ 000000000000000000000000000000000]
tmp_59              (add              ) [ 000000000000000000000000000000000]
tmp_71_cast         (zext             ) [ 000000000000000000000000000000000]
S_addr              (getelementptr    ) [ 000000000000000100000000000000000]
U_addr              (getelementptr    ) [ 000000000000000100000000000000000]
V_addr              (getelementptr    ) [ 000000000000000100000000000000000]
XXT_addr            (getelementptr    ) [ 000000000000000100000000000000000]
stg_136             (store            ) [ 000000000000000000000000000000000]
stg_137             (store            ) [ 000000000000000000000000000000000]
stg_138             (store            ) [ 000000000000000000000000000000000]
stg_139             (store            ) [ 000000000000000000000000000000000]
stg_140             (br               ) [ 000000000000011100000000000000000]
stg_141             (call             ) [ 000000000000000000000000000000000]
stg_143             (call             ) [ 000000000000000000000000000000000]
stg_145             (call             ) [ 000000000000000000000000000000000]
stg_147             (call             ) [ 000000000000000000000000000000000]
stg_149             (call             ) [ 000000000000000000000000000000000]
stg_150             (br               ) [ 000000000000000000000000111100000]
i3                  (phi              ) [ 000000000000000000000000010000000]
phi_mul1            (phi              ) [ 000000000000000000000000011100000]
next_mul2           (add              ) [ 000000000000000000000000111100000]
exitcond5           (icmp             ) [ 000000000000000000000000011100000]
empty_32            (speclooptripcount) [ 000000000000000000000000000000000]
i_4                 (add              ) [ 000000000000000000000000111100000]
stg_157             (br               ) [ 000000000000000000000000011111100]
j4                  (phi              ) [ 000000000000000000000000001000000]
exitcond8           (icmp             ) [ 000000000000000000000000011100000]
empty_33            (speclooptripcount) [ 000000000000000000000000000000000]
j_3                 (add              ) [ 000000000000000000000000011100000]
stg_162             (br               ) [ 000000000000000000000000111100000]
tmp_54_cast         (zext             ) [ 000000000000000000000000000000000]
tmp_64              (add              ) [ 000000000000000000000000000000000]
tmp_73_cast         (zext             ) [ 000000000000000000000000000000000]
Y_assign_addr       (getelementptr    ) [ 000000000000000000000000000100000]
tmp_65              (load             ) [ 000000000000000000000000000000000]
stg_169             (write            ) [ 000000000000000000000000000000000]
stg_170             (br               ) [ 000000000000000000000000011100000]
i5                  (phi              ) [ 000000000000000000000000000010000]
phi_mul3            (phi              ) [ 000000000000000000000000000011100]
next_mul4           (add              ) [ 000000000000000000000000010011100]
exitcond7           (icmp             ) [ 000000000000000000000000000011100]
empty_34            (speclooptripcount) [ 000000000000000000000000000000000]
i_6                 (add              ) [ 000000000000000000000000010011100]
stg_177             (br               ) [ 000000000000000000000000000011111]
j6                  (phi              ) [ 000000000000000000000000000001000]
exitcond9           (icmp             ) [ 000000000000000000000000000011100]
empty_35            (speclooptripcount) [ 000000000000000000000000000000000]
j_4                 (add              ) [ 000000000000000000000000000011100]
stg_182             (br               ) [ 000000000000000000000000010011100]
tmp_56_cast         (zext             ) [ 000000000000000000000000000000000]
tmp_67              (add              ) [ 000000000000000000000000000000000]
tmp_76_cast         (zext             ) [ 000000000000000000000000000000000]
tsf_mat_addr        (getelementptr    ) [ 000000000000000000000000000000100]
tmp_68              (load             ) [ 000000000000000000000000000000000]
stg_189             (write            ) [ 000000000000000000000000000000000]
stg_190             (br               ) [ 000000000000000000000000000011100]
i7                  (phi              ) [ 000000000000000000000000000000010]
exitcond            (icmp             ) [ 000000000000000000000000000000011]
empty_36            (speclooptripcount) [ 000000000000000000000000000000000]
i_5                 (add              ) [ 000000000000000000000000000010011]
stg_195             (br               ) [ 000000000000000000000000000000000]
tmp_55              (zext             ) [ 000000000000000000000000000000000]
mean_addr           (getelementptr    ) [ 000000000000000000000000000000001]
stg_199             (ret              ) [ 000000000000000000000000000000000]
tmp_66              (load             ) [ 000000000000000000000000000000000]
stg_201             (write            ) [ 000000000000000000000000000000000]
stg_202             (br               ) [ 000000000000000000000000000010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_normalize"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_cov"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_svd_basic"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_rank"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_matrix_multiply_alt2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="X_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Y_assign_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Y_assign/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tsf_mat_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tsf_mat/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pca_sorted_idx_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_sorted_idx/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="S_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="S/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="U_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="XXT_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="XXT/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mean_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_V_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_169/27 stg_189/30 stg_201/32 "/>
</bind>
</comp>

<comp id="161" class="1004" name="X_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="17" slack="0"/>
<pin id="165" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="stg_100_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="pca_sorted_idx_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_sorted_idx_addr/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="stg_110_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_110/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="S_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="20" slack="0"/>
<pin id="187" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/14 "/>
</bind>
</comp>

<comp id="189" class="1004" name="U_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="20" slack="0"/>
<pin id="193" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/14 "/>
</bind>
</comp>

<comp id="195" class="1004" name="V_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="20" slack="0"/>
<pin id="199" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/14 "/>
</bind>
</comp>

<comp id="201" class="1004" name="XXT_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="20" slack="0"/>
<pin id="205" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="XXT_addr/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_132/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="20" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_133/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="20" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_134/14 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="20" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_135/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="Y_assign_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_assign_addr/26 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_65/26 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tsf_mat_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="13" slack="0"/>
<pin id="247" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tsf_mat_addr/29 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_68/29 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mean_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/31 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_66/31 "/>
</bind>
</comp>

<comp id="267" class="1005" name="test_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="1"/>
<pin id="269" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="test (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="test_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="test/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_0_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="1"/>
<pin id="302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_0_i_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="1"/>
<pin id="313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i1_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="10" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="322" class="1005" name="phi_mul_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="1"/>
<pin id="324" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="phi_mul_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="20" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="j2_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/14 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i3_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="i3_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="4" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/25 "/>
</bind>
</comp>

<comp id="356" class="1005" name="phi_mul1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="1"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="phi_mul1_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="10" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/25 "/>
</bind>
</comp>

<comp id="368" class="1005" name="j4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="j4_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/26 "/>
</bind>
</comp>

<comp id="379" class="1005" name="i5_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="i5_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="4" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/28 "/>
</bind>
</comp>

<comp id="390" class="1005" name="phi_mul3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="1"/>
<pin id="392" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="phi_mul3_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="13" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/28 "/>
</bind>
</comp>

<comp id="402" class="1005" name="j6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="j6_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/29 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i7_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="1"/>
<pin id="415" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="i7_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="1" slack="1"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/31 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_dut_svd_basic_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="430" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_144/19 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_dut_cov_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_142/17 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_dut_normalize_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_119/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_dut_matrix_multiply_alt2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_148/23 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_dut_rank_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="457" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_146/21 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="exitcond1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="test_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="test_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="exitcond2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_46_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="j_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="j_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="Lo_assign_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="Hi_assign_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_42_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_43_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_44_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_45_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="1" slack="0"/>
<pin id="551" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_47_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_50_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_51_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_52_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="6" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_53_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="1"/>
<pin id="585" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_54_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_56_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_57_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_58_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_60_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="6" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_61_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Result_s_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_49_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="1"/>
<pin id="630" dir="0" index="1" bw="3" slack="0"/>
<pin id="631" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_50_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="1"/>
<pin id="635" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_62_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_63_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="3"/>
<pin id="644" dir="0" index="1" bw="17" slack="0"/>
<pin id="645" dir="1" index="2" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_69_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="17" slack="6"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/11 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i_0_i_cast8_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast8/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="exitcond10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="i_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_s_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="next_mul_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="20" slack="0"/>
<pin id="675" dir="0" index="1" bw="11" slack="0"/>
<pin id="676" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="exitcond3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="9" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="i_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="exitcond6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="j_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_52_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/14 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_59_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="20" slack="1"/>
<pin id="709" dir="0" index="1" bw="10" slack="0"/>
<pin id="710" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_71_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="20" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="next_mul2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/25 "/>
</bind>
</comp>

<comp id="727" class="1004" name="exitcond5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="4" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/25 "/>
</bind>
</comp>

<comp id="733" class="1004" name="i_4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/25 "/>
</bind>
</comp>

<comp id="739" class="1004" name="exitcond8_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="6" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/26 "/>
</bind>
</comp>

<comp id="745" class="1004" name="j_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/26 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_54_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/26 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_64_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="1"/>
<pin id="757" dir="0" index="1" bw="7" slack="0"/>
<pin id="758" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/26 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_73_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="10" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/26 "/>
</bind>
</comp>

<comp id="766" class="1004" name="next_mul4_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="13" slack="0"/>
<pin id="768" dir="0" index="1" bw="11" slack="0"/>
<pin id="769" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/28 "/>
</bind>
</comp>

<comp id="772" class="1004" name="exitcond7_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="4" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/28 "/>
</bind>
</comp>

<comp id="778" class="1004" name="i_6_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/28 "/>
</bind>
</comp>

<comp id="784" class="1004" name="exitcond9_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="10" slack="0"/>
<pin id="786" dir="0" index="1" bw="9" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/29 "/>
</bind>
</comp>

<comp id="790" class="1004" name="j_4_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/29 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_56_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="10" slack="0"/>
<pin id="798" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/29 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_67_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="1"/>
<pin id="802" dir="0" index="1" bw="10" slack="0"/>
<pin id="803" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/29 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_76_cast_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="13" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/29 "/>
</bind>
</comp>

<comp id="811" class="1004" name="exitcond_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="0"/>
<pin id="813" dir="0" index="1" bw="9" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/31 "/>
</bind>
</comp>

<comp id="817" class="1004" name="i_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/31 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_55_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/31 "/>
</bind>
</comp>

<comp id="831" class="1005" name="test_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="test_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_cast_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="17" slack="3"/>
<pin id="838" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="844" class="1005" name="i_2_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_V_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_46_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="1"/>
<pin id="857" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="863" class="1005" name="j_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="0"/>
<pin id="865" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_Result_s_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_49_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="1"/>
<pin id="875" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_63_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="17" slack="6"/>
<pin id="880" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_48_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="891" class="1005" name="i_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="0"/>
<pin id="893" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="next_mul_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="20" slack="0"/>
<pin id="898" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="904" class="1005" name="i_3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="10" slack="0"/>
<pin id="906" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="912" class="1005" name="j_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="10" slack="0"/>
<pin id="914" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="S_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="20" slack="1"/>
<pin id="919" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="U_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="20" slack="1"/>
<pin id="924" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="V_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="20" slack="1"/>
<pin id="929" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="V_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="XXT_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="20" slack="1"/>
<pin id="934" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="XXT_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="next_mul2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="0"/>
<pin id="939" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="i_4_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="953" class="1005" name="j_3_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="7" slack="0"/>
<pin id="955" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="Y_assign_addr_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="1"/>
<pin id="960" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Y_assign_addr "/>
</bind>
</comp>

<comp id="963" class="1005" name="next_mul4_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="13" slack="0"/>
<pin id="965" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="971" class="1005" name="i_6_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="0"/>
<pin id="973" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="979" class="1005" name="j_4_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tsf_mat_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="13" slack="1"/>
<pin id="986" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tsf_mat_addr "/>
</bind>
</comp>

<comp id="992" class="1005" name="i_5_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="10" slack="0"/>
<pin id="994" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="997" class="1005" name="mean_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="1"/>
<pin id="999" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="106" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="70" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="86" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="212"><net_src comp="183" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="86" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="218"><net_src comp="189" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="86" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="224"><net_src comp="195" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="86" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="230"><net_src comp="201" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="237" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="249" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="261" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="96" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="96" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="108" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="72" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="431"><net_src comp="90" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="94" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="466"><net_src comp="271" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="271" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="271" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="282" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="282" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="44" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="282" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="293" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="293" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="50" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="293" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="293" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="518" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="518" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="526" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="60" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="62" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="554"><net_src comp="8" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="538" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="542" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="538" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="64" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="542" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="538" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="532" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="555" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="567" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="532" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="546" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="532" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="561" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="538" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="64" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="573" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="588" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="596" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="581" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="602" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="606" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="610" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="498" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="68" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="654"><net_src comp="304" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="660"><net_src comp="304" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="74" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="304" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="78" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="304" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="677"><net_src comp="326" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="82" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="315" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="74" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="315" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="78" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="338" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="74" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="338" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="78" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="338" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="322" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="703" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="725"><net_src comp="360" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="98" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="349" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="100" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="349" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="104" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="372" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="26" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="372" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="32" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="372" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="356" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="770"><net_src comp="394" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="110" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="383" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="100" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="383" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="104" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="406" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="74" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="406" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="78" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="406" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="390" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="796" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="815"><net_src comp="417" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="74" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="417" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="78" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="417" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="834"><net_src comp="468" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="839"><net_src comp="474" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="847"><net_src comp="484" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="852"><net_src comp="148" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="858"><net_src comp="490" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="866"><net_src comp="508" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="871"><net_src comp="622" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="876"><net_src comp="628" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="881"><net_src comp="642" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="886"><net_src comp="459" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="894"><net_src comp="662" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="899"><net_src comp="673" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="907"><net_src comp="685" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="915"><net_src comp="697" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="920"><net_src comp="183" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="925"><net_src comp="189" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="930"><net_src comp="195" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="935"><net_src comp="201" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="940"><net_src comp="721" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="948"><net_src comp="733" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="956"><net_src comp="745" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="961"><net_src comp="231" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="966"><net_src comp="766" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="974"><net_src comp="778" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="982"><net_src comp="790" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="987"><net_src comp="243" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="995"><net_src comp="817" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1000"><net_src comp="255" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {27 30 32 }
 - Input state : 
	Port: dut : strm_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		test_1 : 1
		stg_52 : 2
		tmp_cast : 1
	State 3
		exitcond2 : 1
		i_2 : 1
		stg_59 : 2
		tmp_46 : 1
	State 4
		j_cast : 1
		exitcond4 : 1
		j_1 : 1
		stg_68 : 2
		tmp : 1
		Lo_assign : 2
		Hi_assign : 3
		tmp_42 : 3
		tmp_43 : 3
		tmp_44 : 3
		tmp_47 : 4
		tmp_50 : 4
		tmp_51 : 4
		tmp_52 : 5
		tmp_53 : 4
		tmp_54 : 4
		tmp_56 : 6
		tmp_57 : 5
		tmp_58 : 7
		tmp_60 : 6
		tmp_61 : 8
		p_Result_s : 9
		tmp_49 : 2
	State 5
		tmp_62 : 1
		tmp_63 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		X_addr : 1
		stg_100 : 2
	State 12
		i_0_i_cast8 : 1
		exitcond10 : 1
		i_1 : 1
		stg_107 : 2
		tmp_s : 1
		pca_sorted_idx_addr : 2
		stg_110 : 3
	State 13
		next_mul : 1
		exitcond3 : 1
		i_3 : 1
		stg_118 : 2
	State 14
		exitcond6 : 1
		j_2 : 1
		stg_124 : 2
		tmp_52_cast : 1
		tmp_59 : 2
		tmp_71_cast : 3
		S_addr : 4
		U_addr : 4
		V_addr : 4
		XXT_addr : 4
		stg_132 : 5
		stg_133 : 5
		stg_134 : 5
		stg_135 : 5
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		next_mul2 : 1
		exitcond5 : 1
		i_4 : 1
		stg_157 : 2
	State 26
		exitcond8 : 1
		j_3 : 1
		stg_162 : 2
		tmp_54_cast : 1
		tmp_64 : 2
		tmp_73_cast : 3
		Y_assign_addr : 4
		tmp_65 : 5
	State 27
		stg_169 : 1
	State 28
		next_mul4 : 1
		exitcond7 : 1
		i_6 : 1
		stg_177 : 2
	State 29
		exitcond9 : 1
		j_4 : 1
		stg_182 : 2
		tmp_56_cast : 1
		tmp_67 : 2
		tmp_76_cast : 3
		tsf_mat_addr : 4
		tmp_68 : 5
	State 30
		stg_189 : 1
	State 31
		exitcond : 1
		i_5 : 1
		stg_195 : 2
		tmp_55 : 1
		mean_addr : 2
		tmp_66 : 3
	State 32
		stg_201 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_dut_svd_basic_fu_424      |   6144  |    78   | 124.457 |  11993  |  15679  |
|          |          grp_dut_cov_fu_432         |   2304  |    8    |  18.852 |   1883  |   2320  |
|   call   |       grp_dut_normalize_fu_438      |    0    |    2    |  7.855  |   1306  |   1599  |
|          | grp_dut_matrix_multiply_alt2_fu_444 |    2    |    8    |  12.568 |   687   |   991   |
|          |         grp_dut_rank_fu_451         |    0    |    2    |  10.997 |   517   |   460   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|  uitofp  |              grp_fu_459             |    0    |    0    |    0    |   340   |   554   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            test_1_fu_468            |    0    |    0    |    0    |    0    |    7    |
|          |              i_2_fu_484             |    0    |    0    |    0    |    0    |    8    |
|          |              j_1_fu_508             |    0    |    0    |    0    |    0    |    3    |
|          |            tmp_49_fu_628            |    0    |    0    |    0    |    0    |    10   |
|          |            tmp_63_fu_642            |    0    |    0    |    0    |    0    |    17   |
|          |              i_1_fu_662             |    0    |    0    |    0    |    0    |    10   |
|          |           next_mul_fu_673           |    0    |    0    |    0    |    0    |    20   |
|          |              i_3_fu_685             |    0    |    0    |    0    |    0    |    10   |
|          |              j_2_fu_697             |    0    |    0    |    0    |    0    |    10   |
|    add   |            tmp_59_fu_707            |    0    |    0    |    0    |    0    |    20   |
|          |           next_mul2_fu_721          |    0    |    0    |    0    |    0    |    10   |
|          |              i_4_fu_733             |    0    |    0    |    0    |    0    |    4    |
|          |              j_3_fu_745             |    0    |    0    |    0    |    0    |    7    |
|          |            tmp_64_fu_755            |    0    |    0    |    0    |    0    |    10   |
|          |           next_mul4_fu_766          |    0    |    0    |    0    |    0    |    13   |
|          |              i_6_fu_778             |    0    |    0    |    0    |    0    |    4    |
|          |              j_4_fu_790             |    0    |    0    |    0    |    0    |    10   |
|          |            tmp_67_fu_800            |    0    |    0    |    0    |    0    |    13   |
|          |              i_5_fu_817             |    0    |    0    |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |            tmp_60_fu_610            |    0    |    0    |    0    |    0    |    88   |
|          |            tmp_61_fu_616            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_52_fu_573            |    0    |    0    |    0    |    0    |    6    |
|  select  |            tmp_53_fu_581            |    0    |    0    |    0    |    0    |    32   |
|          |            tmp_54_fu_588            |    0    |    0    |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    and   |          p_Result_s_fu_622          |    0    |    0    |    0    |    0    |    44   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |           exitcond1_fu_462          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond2_fu_478          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond4_fu_502          |    0    |    0    |    0    |    0    |    2    |
|          |            tmp_42_fu_532            |    0    |    0    |    0    |    0    |    2    |
|          |          exitcond10_fu_656          |    0    |    0    |    0    |    0    |    4    |
|   icmp   |           exitcond3_fu_679          |    0    |    0    |    0    |    0    |    4    |
|          |           exitcond6_fu_691          |    0    |    0    |    0    |    0    |    4    |
|          |           exitcond5_fu_727          |    0    |    0    |    0    |    0    |    2    |
|          |           exitcond8_fu_739          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond7_fu_772          |    0    |    0    |    0    |    0    |    2    |
|          |           exitcond9_fu_784          |    0    |    0    |    0    |    0    |    4    |
|          |           exitcond_fu_811           |    0    |    0    |    0    |    0    |    4    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_47_fu_555            |    0    |    0    |    0    |    0    |    5    |
|    sub   |            tmp_51_fu_567            |    0    |    0    |    0    |    0    |    5    |
|          |            tmp_56_fu_596            |    0    |    0    |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    xor   |            tmp_50_fu_561            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    mul   |            tmp_62_fu_636            |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   read   |          tmp_V_read_fu_148          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   write  |           grp_write_fu_154          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_cast_fu_474           |    0    |    0    |    0    |    0    |    0    |
|          |            j_cast_fu_498            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_43_fu_538            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_44_fu_542            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_57_fu_602            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_58_fu_606            |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_50_cast_fu_633         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_69_cast_fu_647         |    0    |    0    |    0    |    0    |    0    |
|   zext   |          i_0_i_cast8_fu_651         |    0    |    0    |    0    |    0    |    0    |
|          |             tmp_s_fu_668            |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_52_cast_fu_703         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_71_cast_fu_713         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_54_cast_fu_751         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_73_cast_fu_761         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_56_cast_fu_796         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_76_cast_fu_806         |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_55_fu_823            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|            tmp_46_fu_490            |    0    |    0    |    0    |    0    |    0    |
|          |           Lo_assign_fu_518          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |              tmp_fu_514             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    or    |           Hi_assign_fu_526          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|partselect|            tmp_45_fu_546            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |   8450  |    99   | 174.729 |  16726  |  22044  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|       S      |  2048  |   64   |    0   |
|       U      |  2048  |   64   |    0   |
|       V      |  2048  |   64   |    0   |
|       X      |   256  |    0   |    0   |
|      XXT     |  2048  |   64   |    0   |
|   Y_assign   |    2   |    0   |    0   |
|     mean     |    2   |    0   |    0   |
|pca_sorted_idx|    2   |    0   |    0   |
|    tsf_mat   |   16   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |  8470  |   256  |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    S_addr_reg_917   |   20   |
|    U_addr_reg_922   |   20   |
|    V_addr_reg_927   |   20   |
|   XXT_addr_reg_932  |   20   |
|Y_assign_addr_reg_958|   10   |
|      i1_reg_311     |   10   |
|      i3_reg_345     |    4   |
|      i5_reg_379     |    4   |
|      i7_reg_413     |   10   |
|    i_0_i_reg_300    |   10   |
|     i_1_reg_891     |   10   |
|     i_2_reg_844     |    8   |
|     i_3_reg_904     |   10   |
|     i_4_reg_945     |    4   |
|     i_5_reg_992     |   10   |
|     i_6_reg_971     |    4   |
|      i_reg_278      |    8   |
|      j2_reg_334     |   10   |
|      j4_reg_368     |    7   |
|      j6_reg_402     |   10   |
|     j_1_reg_863     |    3   |
|     j_2_reg_912     |   10   |
|     j_3_reg_953     |    7   |
|     j_4_reg_979     |   10   |
|      j_reg_289      |    3   |
|  mean_addr_reg_997  |   10   |
|  next_mul2_reg_937  |   10   |
|  next_mul4_reg_963  |   13   |
|   next_mul_reg_896  |   20   |
|  p_Result_s_reg_868 |   32   |
|   phi_mul1_reg_356  |   10   |
|   phi_mul3_reg_390  |   13   |
|   phi_mul_reg_322   |   20   |
|    test_1_reg_831   |    7   |
|     test_reg_267    |    7   |
|    tmp_46_reg_855   |   10   |
|    tmp_48_reg_883   |   32   |
|    tmp_49_reg_873   |   10   |
|    tmp_63_reg_878   |   17   |
|    tmp_V_reg_849    |   32   |
|   tmp_cast_reg_836  |   17   |
| tsf_mat_addr_reg_984|   13   |
+---------------------+--------+
|        Total        |   515  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_154 |  p2  |   3  |  32  |   96   ||    32   |
| grp_access_fu_207 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_213 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_219 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_225 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_237 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_249 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_261 |  p0  |   2  |  10  |   20   ||    10   |
|  phi_mul_reg_322  |  p0  |   2  |  20  |   40   ||    20   |
|  phi_mul1_reg_356 |  p0  |   2  |  10  |   20   ||    10   |
|  phi_mul3_reg_390 |  p0  |   2  |  13  |   26   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   408  ||  17.281 ||   188   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  8450  |   99   |   174  |  16726 |  22044 |
|   Memory  |  8470  |    -   |    -   |   256  |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   188  |
|  Register |    -   |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  16920 |   99   |   192  |  17497 |  22232 |
+-----------+--------+--------+--------+--------+--------+
