// Seed: 3261680427
module module_0;
  wire id_1;
  wire id_2;
  id_3(
      1, 1'b0
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    input logic id_5,
    input tri id_6,
    input tri0 id_7,
    output tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    output wor id_11,
    input wor id_12,
    output logic id_13,
    input supply1 id_14,
    input tri0 id_15,
    output tri1 id_16,
    input uwire id_17,
    output supply1 id_18,
    input wand id_19
);
  always id_13 <= id_5;
  module_0 modCall_1 ();
  tri id_21;
  id_22(
      .id_0(1'h0)
  );
  wire id_23;
  wor  id_24, id_25 = 1;
  assign id_18 = id_17 & id_21;
  wire id_26;
  wand id_27 = 1;
  int  id_28;
  xor primCall (id_0, id_10, id_12, id_14, id_15, id_17, id_19, id_2, id_5, id_6, id_7);
endmodule
