<stg><name>equation_matrix</name>


<trans_list>

<trans id="2345" from="1" to="2">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="2" to="3">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="3" to="4">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="4" to="5">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="5" to="6">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="6" to="7">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="7" to="8">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="8" to="9">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="9" to="10">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="10" to="11">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="11" to="12">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="12" to="13">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="13" to="14">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="14" to="15">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="15" to="16">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="16" to="17">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="17" to="18">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="18" to="19">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="19" to="20">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="20" to="21">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="21" to="22">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="22" to="23">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="23" to="24">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="24" to="25">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="25" to="26">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="26" to="27">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="27" to="28">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="28" to="29">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="29" to="30">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="30" to="31">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="31" to="32">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="32" to="33">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="33" to="34">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="34" to="35">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="35" to="36">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="36" to="37">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="37" to="38">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="38" to="39">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="39" to="40">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="40" to="41">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="41" to="42">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="42" to="43">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="43" to="44">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="44" to="45">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="45" to="46">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="46" to="47">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="47" to="48">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="48" to="49">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="49" to="50">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="50" to="51">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="51" to="52">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="52" to="53">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="53" to="54">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="54" to="55">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="55" to="56">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="56" to="57">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="57" to="58">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="58" to="59">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="59" to="60">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="60" to="61">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="61" to="62">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="62" to="63">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="63" to="64">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="64" to="65">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="65" to="66">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="66" to="67">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="67" to="68">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="68" to="69">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="69" to="70">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="70" to="71">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="71" to="72">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="72" to="73">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="73" to="74">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="74" to="75">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="75" to="76">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="76" to="77">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="77" to="78">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="78" to="79">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="79" to="80">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="80" to="81">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="81" to="82">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="82" to="83">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="83" to="84">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="84" to="85">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="85" to="86">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="86" to="87">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="87" to="88">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="88" to="100">
<condition id="231">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="88" to="89">
<condition id="243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="89" to="90">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="90" to="91">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="91" to="92">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="92" to="93">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="93" to="94">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="94" to="95">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="95" to="96">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="96" to="97">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="97" to="98">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="98" to="99">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="99" to="88">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:5  %dataOut_V = alloca [160 x i32], align 4

]]></Node>
<StgValue><ssdm name="dataOut_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:166  %dataOut_last = alloca [160 x i1], align 1

]]></Node>
<StgValue><ssdm name="dataOut_last"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:172  %empty = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:172  %empty = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:173  %input_data_val = extractvalue { float, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="input_data_val"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:174  %d_assign = fpext float %input_data_val to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:175  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:176  %tmp_10 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:177  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:178  %p_Result_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:180  %tmp_31 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:185  %tmp_9 = icmp eq i63 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:179  %tmp_4 = zext i11 %p_Result_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:181  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:182  %p_Result_4 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:183  %man_V_1 = sub i54 0, %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:184  %man_V_2 = select i1 %tmp_13, i54 %man_V_1, i54 %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:186  %F2 = sub i12 1075, %tmp_4

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:187  %tmp_1 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:188  %tmp_3 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:189  %tmp_5 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:190  %sh_amt = select i1 %tmp_1, i12 %tmp_3, i12 %tmp_5

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:192  %tmp_6 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:193  %tmp_53 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:195  %tmp_60 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:196  %icmp = icmp eq i7 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:217  %empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:191  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:194  %tmp_8 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:197  %tmp_s = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:198  %tmp_11 = ashr i54 %man_V_2, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:199  %tmp_61 = trunc i54 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:200  %storemerge = select i1 %tmp_13, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:202  %sel_tmp1 = xor i1 %tmp_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:203  %sel_tmp2 = and i1 %tmp_6, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:204  %sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_53, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:205  %sel_tmp6_demorgan = or i1 %tmp_9, %tmp_6

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:206  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:207  %sel_tmp7 = and i1 %tmp_1, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:208  %sel_tmp8 = xor i1 %tmp_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:209  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:210  %sel_tmp = select i1 %sel_tmp9, i32 %storemerge, i32 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:211  %sel_tmp4 = and i1 %sel_tmp7, %tmp_8

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:212  %sel_tmp5 = select i1 %sel_tmp4, i32 %tmp_61, i32 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:213  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_1

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:214  %sel_tmp10 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:215  %sel_tmp11 = and i1 %icmp, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:217  %empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:218  %input_data_val4 = extractvalue { float, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="input_data_val4"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:219  %d_assign_1 = fpext float %input_data_val4 to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:220  %ireg_V_1 = bitcast double %d_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:221  %tmp_62 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:222  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:223  %p_Result_1_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:225  %tmp_64 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:230  %tmp_9_1 = icmp eq i63 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="157" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="sel_tmp11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:201  %tmp_12 = shl i32 %tmp_53, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:216  %dataIn_V_load_4 = select i1 %sel_tmp11, i32 %tmp_12, i32 %sel_tmp5

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:224  %tmp_4_1 = zext i11 %p_Result_1_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:226  %tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_64)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:227  %p_Result_10_1 = zext i53 %tmp_2 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:228  %man_V_1_1 = sub i54 0, %p_Result_10_1

]]></Node>
<StgValue><ssdm name="man_V_1_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:229  %man_V_2_1 = select i1 %tmp_63, i54 %man_V_1_1, i54 %p_Result_10_1

]]></Node>
<StgValue><ssdm name="man_V_2_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:231  %F2_1 = sub i12 1075, %tmp_4_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:232  %tmp_1_1 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:233  %tmp_3_1 = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:234  %tmp_5_1 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:235  %sh_amt_1 = select i1 %tmp_1_1, i12 %tmp_3_1, i12 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:237  %tmp_6_1 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:238  %tmp_65 = trunc i54 %man_V_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:240  %tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:241  %icmp1 = icmp eq i7 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:6  %dataOut_V_addr = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dataOut_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:236  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:239  %tmp_11_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:242  %tmp_17_1 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:243  %tmp_18_1 = ashr i54 %man_V_2_1, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:244  %tmp_67 = trunc i54 %tmp_18_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:245  %storemerge_1 = select i1 %tmp_63, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:247  %sel_tmp12 = xor i1 %tmp_9_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:248  %sel_tmp13 = and i1 %tmp_6_1, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:249  %sel_tmp14 = select i1 %sel_tmp13, i32 %tmp_65, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:250  %sel_tmp30_demorgan = or i1 %tmp_9_1, %tmp_6_1

]]></Node>
<StgValue><ssdm name="sel_tmp30_demorgan"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:251  %sel_tmp15 = xor i1 %sel_tmp30_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:252  %sel_tmp16 = and i1 %tmp_1_1, %sel_tmp15

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:253  %sel_tmp17 = xor i1 %tmp_11_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:254  %sel_tmp18 = and i1 %sel_tmp16, %sel_tmp17

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:255  %sel_tmp19 = select i1 %sel_tmp18, i32 %storemerge_1, i32 %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:256  %sel_tmp20 = and i1 %sel_tmp16, %tmp_11_1

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:257  %sel_tmp21 = select i1 %sel_tmp20, i32 %tmp_67, i32 %sel_tmp19

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:258  %sel_tmp45_demorgan = or i1 %sel_tmp30_demorgan, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sel_tmp45_demorgan"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:259  %sel_tmp22 = xor i1 %sel_tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:260  %sel_tmp23 = and i1 %icmp1, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:262  %empty_16 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1612  store i32 %dataIn_V_load_4, i32* %dataOut_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1644  %OP1_V_31_cast = sext i32 %dataIn_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_31_cast"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1645  %p_Val2_2 = mul i48 %OP1_V_31_cast, %OP1_V_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1646  %tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:38  %dataOut_V_addr_33 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_33"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="sel_tmp23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:246  %tmp_20_1 = shl i32 %tmp_65, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:261  %dataIn_V_load_4_1 = select i1 %sel_tmp23, i32 %tmp_20_1, i32 %sel_tmp21

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:262  %empty_16 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:263  %input_data_val6 = extractvalue { float, i1 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="input_data_val6"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:264  %d_assign_2 = fpext float %input_data_val6 to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:265  %ireg_V_2 = bitcast double %d_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:266  %tmp_68 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:267  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:268  %p_Result_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:270  %tmp_70 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:275  %tmp_9_2 = icmp eq i63 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1647  store i32 %tmp_47, i32* %dataOut_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1772  %OP1_V_cast = sext i32 %tmp_47 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1773  %p_Val2_3 = mul i48 %OP1_V_cast, %OP1_V_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1774  %tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:70  %dataOut_V_addr_65 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_65"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:269  %tmp_4_2 = zext i11 %p_Result_1_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:271  %tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:272  %p_Result_10_2 = zext i53 %tmp_7 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_2"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:273  %man_V_1_2 = sub i54 0, %p_Result_10_2

]]></Node>
<StgValue><ssdm name="man_V_1_2"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:274  %man_V_2_2 = select i1 %tmp_69, i54 %man_V_1_2, i54 %p_Result_10_2

]]></Node>
<StgValue><ssdm name="man_V_2_2"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:276  %F2_2 = sub i12 1075, %tmp_4_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:277  %tmp_1_2 = icmp sgt i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:278  %tmp_3_2 = add i12 -16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:279  %tmp_5_2 = sub i12 16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:280  %sh_amt_2 = select i1 %tmp_1_2, i12 %tmp_3_2, i12 %tmp_5_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:282  %tmp_6_2 = icmp eq i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:283  %tmp_71 = trunc i54 %man_V_2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:285  %tmp_72 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:286  %icmp2 = icmp eq i7 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:307  %empty_17 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1648  %OP1_V_4_1_cast = sext i32 %dataIn_V_load_4_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_1_cast"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1649  %p_Val2_2_1 = mul i48 %OP1_V_4_1_cast, %OP1_V_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1650  %tmp_16_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1775  store i32 %tmp_48, i32* %dataOut_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1900  %OP1_V_32_cast = sext i32 %tmp_48 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_32_cast"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1901  %p_Val2_4 = mul i48 %OP1_V_32_cast, %OP1_V_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1902  %tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:102  %dataOut_V_addr_97 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_97"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:281  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:284  %tmp_11_2 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:287  %tmp_17_2 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:288  %tmp_18_2 = ashr i54 %man_V_2_2, %tmp_17_2

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:289  %tmp_73 = trunc i54 %tmp_18_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:290  %storemerge_2 = select i1 %tmp_69, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_2"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:292  %sel_tmp24 = xor i1 %tmp_9_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:293  %sel_tmp25 = and i1 %tmp_6_2, %sel_tmp24

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:294  %sel_tmp26 = select i1 %sel_tmp25, i32 %tmp_71, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:295  %sel_tmp54_demorgan = or i1 %tmp_9_2, %tmp_6_2

]]></Node>
<StgValue><ssdm name="sel_tmp54_demorgan"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:296  %sel_tmp27 = xor i1 %sel_tmp54_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:297  %sel_tmp28 = and i1 %tmp_1_2, %sel_tmp27

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:298  %sel_tmp29 = xor i1 %tmp_11_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:299  %sel_tmp30 = and i1 %sel_tmp28, %sel_tmp29

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:300  %sel_tmp31 = select i1 %sel_tmp30, i32 %storemerge_2, i32 %sel_tmp26

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:301  %sel_tmp32 = and i1 %sel_tmp28, %tmp_11_2

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:302  %sel_tmp33 = select i1 %sel_tmp32, i32 %tmp_73, i32 %sel_tmp31

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:303  %sel_tmp69_demorgan = or i1 %sel_tmp54_demorgan, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sel_tmp69_demorgan"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:304  %sel_tmp34 = xor i1 %sel_tmp69_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:305  %sel_tmp35 = and i1 %icmp2, %sel_tmp34

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:307  %empty_17 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:308  %input_data_val8 = extractvalue { float, i1 } %empty_17, 0

]]></Node>
<StgValue><ssdm name="input_data_val8"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:309  %d_assign_3 = fpext float %input_data_val8 to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:310  %ireg_V_3 = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:311  %tmp_74 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:312  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:313  %p_Result_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:315  %tmp_76 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:320  %tmp_9_3 = icmp eq i63 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1776  %OP1_V_cast_47 = sext i32 %tmp_16_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast_47"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1777  %p_Val2_3_1 = mul i48 %OP1_V_cast_47, %OP1_V_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_1"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1778  %tmp_23_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1903  store i32 %tmp_49, i32* %dataOut_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2028  %OP1_V_33_cast = sext i32 %tmp_49 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_33_cast"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2029  %p_Val2_5 = mul i48 %OP1_V_33_cast, %OP1_V_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2030  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:7  %dataOut_V_addr_1 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:134  %dataOut_V_addr_129 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_129"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="sel_tmp35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:291  %tmp_20_2 = shl i32 %tmp_71, %sh_amt_2_cast

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:306  %dataIn_V_load_4_2 = select i1 %sel_tmp35, i32 %tmp_20_2, i32 %sel_tmp33

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_2"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:314  %tmp_4_3 = zext i11 %p_Result_1_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:316  %tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_76)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:317  %p_Result_10_3 = zext i53 %tmp_14 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_3"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:318  %man_V_1_3 = sub i54 0, %p_Result_10_3

]]></Node>
<StgValue><ssdm name="man_V_1_3"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:319  %man_V_2_3 = select i1 %tmp_75, i54 %man_V_1_3, i54 %p_Result_10_3

]]></Node>
<StgValue><ssdm name="man_V_2_3"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:321  %F2_3 = sub i12 1075, %tmp_4_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:322  %tmp_1_3 = icmp sgt i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:323  %tmp_3_3 = add i12 -16, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:324  %tmp_5_3 = sub i12 16, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:325  %sh_amt_3 = select i1 %tmp_1_3, i12 %tmp_3_3, i12 %tmp_5_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:327  %tmp_6_3 = icmp eq i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:328  %tmp_77 = trunc i54 %man_V_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:330  %tmp_78 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:331  %icmp3 = icmp eq i7 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1613  store i32 %dataIn_V_load_4_1, i32* %dataOut_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1904  %OP1_V_1_1_cast = sext i32 %tmp_23_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1905  %p_Val2_4_1 = mul i48 %OP1_V_1_1_cast, %OP1_V_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1906  %tmp_26_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2031  store i32 %tmp_50, i32* %dataOut_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:39  %dataOut_V_addr_34 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_34"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:71  %dataOut_V_addr_66 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_66"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:326  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:329  %tmp_11_3 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:332  %tmp_17_3 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:333  %tmp_18_3 = ashr i54 %man_V_2_3, %tmp_17_3

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:334  %tmp_79 = trunc i54 %tmp_18_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:335  %storemerge_3 = select i1 %tmp_75, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_3"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:337  %sel_tmp36 = xor i1 %tmp_9_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:338  %sel_tmp37 = and i1 %tmp_6_3, %sel_tmp36

]]></Node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:339  %sel_tmp38 = select i1 %sel_tmp37, i32 %tmp_77, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:340  %sel_tmp78_demorgan = or i1 %tmp_9_3, %tmp_6_3

]]></Node>
<StgValue><ssdm name="sel_tmp78_demorgan"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:341  %sel_tmp39 = xor i1 %sel_tmp78_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:342  %sel_tmp40 = and i1 %tmp_1_3, %sel_tmp39

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:343  %sel_tmp41 = xor i1 %tmp_11_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:344  %sel_tmp42 = and i1 %sel_tmp40, %sel_tmp41

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:345  %sel_tmp43 = select i1 %sel_tmp42, i32 %storemerge_3, i32 %sel_tmp38

]]></Node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:346  %sel_tmp44 = and i1 %sel_tmp40, %tmp_11_3

]]></Node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:347  %sel_tmp45 = select i1 %sel_tmp44, i32 %tmp_79, i32 %sel_tmp43

]]></Node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:348  %sel_tmp93_demorgan = or i1 %sel_tmp78_demorgan, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sel_tmp93_demorgan"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:349  %sel_tmp46 = xor i1 %sel_tmp93_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:350  %sel_tmp47 = and i1 %icmp3, %sel_tmp46

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:352  %empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1651  store i32 %tmp_16_1, i32* %dataOut_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1652  %OP1_V_4_2_cast = sext i32 %dataIn_V_load_4_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_2_cast"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1653  %p_Val2_2_2 = mul i48 %OP1_V_4_2_cast, %OP1_V_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_2"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1654  %tmp_16_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1779  store i32 %tmp_23_1, i32* %dataOut_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2032  %OP1_V_2_1_cast = sext i32 %tmp_26_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2033  %p_Val2_5_1 = mul i48 %OP1_V_2_1_cast, %OP1_V_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2034  %tmp_29_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:103  %dataOut_V_addr_98 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_98"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:135  %dataOut_V_addr_130 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_130"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="sel_tmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:336  %tmp_20_3 = shl i32 %tmp_77, %sh_amt_3_cast

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:351  %dataIn_V_load_4_3 = select i1 %sel_tmp47, i32 %tmp_20_3, i32 %sel_tmp45

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_3"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:352  %empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:353  %input_data_val1 = extractvalue { float, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="input_data_val1"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:354  %d_assign_4 = fpext float %input_data_val1 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:355  %ireg_V_4 = bitcast double %d_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:356  %tmp_80 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:357  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:358  %p_Result_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:360  %tmp_82 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:365  %tmp_9_4 = icmp eq i63 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1780  %OP1_V_1_cast = sext i32 %tmp_16_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1781  %p_Val2_3_2 = mul i48 %OP1_V_1_cast, %OP1_V_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_2"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1782  %tmp_23_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1907  store i32 %tmp_26_1, i32* %dataOut_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2035  store i32 %tmp_29_1, i32* %dataOut_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:8  %dataOut_V_addr_2 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_2"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:40  %dataOut_V_addr_35 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_35"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:359  %tmp_4_4 = zext i11 %p_Result_1_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:361  %tmp_15 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_82)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:362  %p_Result_10_4 = zext i53 %tmp_15 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_4"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:363  %man_V_1_4 = sub i54 0, %p_Result_10_4

]]></Node>
<StgValue><ssdm name="man_V_1_4"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:364  %man_V_2_4 = select i1 %tmp_81, i54 %man_V_1_4, i54 %p_Result_10_4

]]></Node>
<StgValue><ssdm name="man_V_2_4"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:366  %F2_4 = sub i12 1075, %tmp_4_4

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:367  %tmp_1_4 = icmp sgt i12 %F2_4, 16

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:368  %tmp_3_4 = add i12 -16, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:369  %tmp_5_4 = sub i12 16, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:370  %sh_amt_4 = select i1 %tmp_1_4, i12 %tmp_3_4, i12 %tmp_5_4

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:372  %tmp_6_4 = icmp eq i12 %F2_4, 16

]]></Node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:373  %tmp_83 = trunc i54 %man_V_2_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:375  %tmp_84 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:376  %icmp4 = icmp eq i7 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:397  %empty_19 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1614  store i32 %dataIn_V_load_4_2, i32* %dataOut_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1655  store i32 %tmp_16_2, i32* %dataOut_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1656  %OP1_V_4_3_cast = sext i32 %dataIn_V_load_4_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_3_cast"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1657  %p_Val2_2_3 = mul i48 %OP1_V_4_3_cast, %OP1_V_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_3"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1658  %tmp_16_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1908  %OP1_V_1_2_cast = sext i32 %tmp_23_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1909  %p_Val2_4_2 = mul i48 %OP1_V_1_2_cast, %OP1_V_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1910  %tmp_26_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:72  %dataOut_V_addr_67 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_67"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:104  %dataOut_V_addr_99 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_99"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:371  %sh_amt_4_cast = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_cast"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:374  %tmp_11_4 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:377  %tmp_17_4 = zext i32 %sh_amt_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:378  %tmp_18_4 = ashr i54 %man_V_2_4, %tmp_17_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:379  %tmp_85 = trunc i54 %tmp_18_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:380  %storemerge_4 = select i1 %tmp_81, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_4"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:382  %sel_tmp48 = xor i1 %tmp_9_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:383  %sel_tmp49 = and i1 %tmp_6_4, %sel_tmp48

]]></Node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:384  %sel_tmp50 = select i1 %sel_tmp49, i32 %tmp_83, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:385  %sel_tmp102_demorgan = or i1 %tmp_9_4, %tmp_6_4

]]></Node>
<StgValue><ssdm name="sel_tmp102_demorgan"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:386  %sel_tmp51 = xor i1 %sel_tmp102_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:387  %sel_tmp52 = and i1 %tmp_1_4, %sel_tmp51

]]></Node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:388  %sel_tmp53 = xor i1 %tmp_11_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:389  %sel_tmp54 = and i1 %sel_tmp52, %sel_tmp53

]]></Node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:390  %sel_tmp55 = select i1 %sel_tmp54, i32 %storemerge_4, i32 %sel_tmp50

]]></Node>
<StgValue><ssdm name="sel_tmp55"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:391  %sel_tmp56 = and i1 %sel_tmp52, %tmp_11_4

]]></Node>
<StgValue><ssdm name="sel_tmp56"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:392  %sel_tmp57 = select i1 %sel_tmp56, i32 %tmp_85, i32 %sel_tmp55

]]></Node>
<StgValue><ssdm name="sel_tmp57"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:393  %sel_tmp117_demorgan = or i1 %sel_tmp102_demorgan, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sel_tmp117_demorgan"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:394  %sel_tmp58 = xor i1 %sel_tmp117_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:395  %sel_tmp59 = and i1 %icmp4, %sel_tmp58

]]></Node>
<StgValue><ssdm name="sel_tmp59"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:397  %empty_19 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:398  %input_data_val2 = extractvalue { float, i1 } %empty_19, 0

]]></Node>
<StgValue><ssdm name="input_data_val2"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:399  %d_assign_5 = fpext float %input_data_val2 to double

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:400  %ireg_V_5 = bitcast double %d_assign_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:401  %tmp_86 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:402  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:403  %p_Result_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:405  %tmp_88 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:410  %tmp_9_5 = icmp eq i63 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1783  store i32 %tmp_23_2, i32* %dataOut_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1784  %OP1_V_3_cast = sext i32 %tmp_16_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1785  %p_Val2_3_3 = mul i48 %OP1_V_3_cast, %OP1_V_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_3"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1786  %tmp_23_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1911  store i32 %tmp_26_2, i32* %dataOut_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2036  %OP1_V_2_2_cast = sext i32 %tmp_26_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2037  %p_Val2_5_2 = mul i48 %OP1_V_2_2_cast, %OP1_V_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2038  %tmp_29_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:9  %dataOut_V_addr_3 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_3"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:136  %dataOut_V_addr_131 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_131"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="sel_tmp59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:381  %tmp_20_4 = shl i32 %tmp_83, %sh_amt_4_cast

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:396  %dataIn_V_load_4_4 = select i1 %sel_tmp59, i32 %tmp_20_4, i32 %sel_tmp57

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_4"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:404  %tmp_4_5 = zext i11 %p_Result_1_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:406  %tmp_16 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_88)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:407  %p_Result_10_5 = zext i53 %tmp_16 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_5"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:408  %man_V_1_5 = sub i54 0, %p_Result_10_5

]]></Node>
<StgValue><ssdm name="man_V_1_5"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:409  %man_V_2_5 = select i1 %tmp_87, i54 %man_V_1_5, i54 %p_Result_10_5

]]></Node>
<StgValue><ssdm name="man_V_2_5"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:411  %F2_5 = sub i12 1075, %tmp_4_5

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:412  %tmp_1_5 = icmp sgt i12 %F2_5, 16

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:413  %tmp_3_5 = add i12 -16, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:414  %tmp_5_5 = sub i12 16, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:415  %sh_amt_5 = select i1 %tmp_1_5, i12 %tmp_3_5, i12 %tmp_5_5

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:417  %tmp_6_5 = icmp eq i12 %F2_5, 16

]]></Node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:418  %tmp_89 = trunc i54 %man_V_2_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:420  %tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:421  %icmp5 = icmp eq i7 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1615  store i32 %dataIn_V_load_4_3, i32* %dataOut_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1912  %OP1_V_1_3_cast = sext i32 %tmp_23_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_3_cast"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1913  %p_Val2_4_3 = mul i48 %OP1_V_1_3_cast, %OP1_V_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1914  %tmp_26_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2039  store i32 %tmp_29_2, i32* %dataOut_V_addr_131, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:41  %dataOut_V_addr_36 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_36"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:73  %dataOut_V_addr_68 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_68"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:416  %sh_amt_5_cast = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_cast"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:419  %tmp_11_5 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:422  %tmp_17_5 = zext i32 %sh_amt_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:423  %tmp_18_5 = ashr i54 %man_V_2_5, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:424  %tmp_91 = trunc i54 %tmp_18_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:425  %storemerge_5 = select i1 %tmp_87, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_5"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:427  %sel_tmp60 = xor i1 %tmp_9_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:428  %sel_tmp61 = and i1 %tmp_6_5, %sel_tmp60

]]></Node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:429  %sel_tmp62 = select i1 %sel_tmp61, i32 %tmp_89, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp62"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:430  %sel_tmp126_demorgan = or i1 %tmp_9_5, %tmp_6_5

]]></Node>
<StgValue><ssdm name="sel_tmp126_demorgan"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:431  %sel_tmp63 = xor i1 %sel_tmp126_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp63"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:432  %sel_tmp64 = and i1 %tmp_1_5, %sel_tmp63

]]></Node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:433  %sel_tmp65 = xor i1 %tmp_11_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:434  %sel_tmp66 = and i1 %sel_tmp64, %sel_tmp65

]]></Node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:435  %sel_tmp67 = select i1 %sel_tmp66, i32 %storemerge_5, i32 %sel_tmp62

]]></Node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:436  %sel_tmp68 = and i1 %sel_tmp64, %tmp_11_5

]]></Node>
<StgValue><ssdm name="sel_tmp68"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:437  %sel_tmp69 = select i1 %sel_tmp68, i32 %tmp_91, i32 %sel_tmp67

]]></Node>
<StgValue><ssdm name="sel_tmp69"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:438  %sel_tmp141_demorgan = or i1 %sel_tmp126_demorgan, %tmp_1_5

]]></Node>
<StgValue><ssdm name="sel_tmp141_demorgan"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:439  %sel_tmp70 = xor i1 %sel_tmp141_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp70"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:440  %sel_tmp71 = and i1 %icmp5, %sel_tmp70

]]></Node>
<StgValue><ssdm name="sel_tmp71"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:442  %empty_20 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1659  store i32 %tmp_16_3, i32* %dataOut_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1660  %OP1_V_4_4_cast = sext i32 %dataIn_V_load_4_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_4_cast"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1661  %p_Val2_2_4 = mul i48 %OP1_V_4_4_cast, %OP1_V_4_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_4"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1662  %tmp_16_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1787  store i32 %tmp_23_3, i32* %dataOut_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2040  %OP1_V_2_3_cast = sext i32 %tmp_26_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_3_cast"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2041  %p_Val2_5_3 = mul i48 %OP1_V_2_3_cast, %OP1_V_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2042  %tmp_29_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:105  %dataOut_V_addr_100 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_100"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:137  %dataOut_V_addr_132 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_132"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="sel_tmp71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:426  %tmp_20_5 = shl i32 %tmp_89, %sh_amt_5_cast

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:441  %dataIn_V_load_4_5 = select i1 %sel_tmp71, i32 %tmp_20_5, i32 %sel_tmp69

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_5"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:442  %empty_20 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:443  %input_data_val3 = extractvalue { float, i1 } %empty_20, 0

]]></Node>
<StgValue><ssdm name="input_data_val3"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:444  %d_assign_6 = fpext float %input_data_val3 to double

]]></Node>
<StgValue><ssdm name="d_assign_6"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:445  %ireg_V_6 = bitcast double %d_assign_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:446  %tmp_92 = trunc i64 %ireg_V_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:447  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:448  %p_Result_1_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:450  %tmp_94 = trunc i64 %ireg_V_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:455  %tmp_9_6 = icmp eq i63 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1788  %OP1_V_4_cast_48 = sext i32 %tmp_16_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast_48"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1789  %p_Val2_3_4 = mul i48 %OP1_V_4_cast_48, %OP1_V_4_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_4"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1790  %tmp_23_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1915  store i32 %tmp_26_3, i32* %dataOut_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2043  store i32 %tmp_29_3, i32* %dataOut_V_addr_132, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:10  %dataOut_V_addr_4 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_4"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:42  %dataOut_V_addr_37 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_37"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:449  %tmp_4_6 = zext i11 %p_Result_1_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:451  %tmp_17 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_94)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:452  %p_Result_10_6 = zext i53 %tmp_17 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_6"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:453  %man_V_1_6 = sub i54 0, %p_Result_10_6

]]></Node>
<StgValue><ssdm name="man_V_1_6"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:454  %man_V_2_6 = select i1 %tmp_93, i54 %man_V_1_6, i54 %p_Result_10_6

]]></Node>
<StgValue><ssdm name="man_V_2_6"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:456  %F2_6 = sub i12 1075, %tmp_4_6

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:457  %tmp_1_6 = icmp sgt i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:458  %tmp_3_6 = add i12 -16, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:459  %tmp_5_6 = sub i12 16, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:460  %sh_amt_6 = select i1 %tmp_1_6, i12 %tmp_3_6, i12 %tmp_5_6

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:462  %tmp_6_6 = icmp eq i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:463  %tmp_95 = trunc i54 %man_V_2_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:465  %tmp_96 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:466  %icmp6 = icmp eq i7 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:487  %empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1616  store i32 %dataIn_V_load_4_4, i32* %dataOut_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1663  store i32 %tmp_16_4, i32* %dataOut_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1664  %OP1_V_4_5_cast = sext i32 %dataIn_V_load_4_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_5_cast"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1665  %p_Val2_2_5 = mul i48 %OP1_V_4_5_cast, %OP1_V_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_5"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1666  %tmp_16_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1916  %OP1_V_1_4_cast = sext i32 %tmp_23_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_4_cast"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1917  %p_Val2_4_4 = mul i48 %OP1_V_1_4_cast, %OP1_V_4_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_4"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1918  %tmp_26_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:74  %dataOut_V_addr_69 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_69"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:106  %dataOut_V_addr_101 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_101"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:461  %sh_amt_6_cast = sext i12 %sh_amt_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:464  %tmp_11_6 = icmp ult i12 %sh_amt_6, 54

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:467  %tmp_17_6 = zext i32 %sh_amt_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:468  %tmp_18_6 = ashr i54 %man_V_2_6, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:469  %tmp_97 = trunc i54 %tmp_18_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:470  %storemerge_6 = select i1 %tmp_93, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_6"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:472  %sel_tmp72 = xor i1 %tmp_9_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp72"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:473  %sel_tmp73 = and i1 %tmp_6_6, %sel_tmp72

]]></Node>
<StgValue><ssdm name="sel_tmp73"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:474  %sel_tmp74 = select i1 %sel_tmp73, i32 %tmp_95, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp74"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:475  %sel_tmp150_demorgan = or i1 %tmp_9_6, %tmp_6_6

]]></Node>
<StgValue><ssdm name="sel_tmp150_demorgan"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:476  %sel_tmp75 = xor i1 %sel_tmp150_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp75"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:477  %sel_tmp76 = and i1 %tmp_1_6, %sel_tmp75

]]></Node>
<StgValue><ssdm name="sel_tmp76"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:478  %sel_tmp77 = xor i1 %tmp_11_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp77"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:479  %sel_tmp78 = and i1 %sel_tmp76, %sel_tmp77

]]></Node>
<StgValue><ssdm name="sel_tmp78"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:480  %sel_tmp79 = select i1 %sel_tmp78, i32 %storemerge_6, i32 %sel_tmp74

]]></Node>
<StgValue><ssdm name="sel_tmp79"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:481  %sel_tmp80 = and i1 %sel_tmp76, %tmp_11_6

]]></Node>
<StgValue><ssdm name="sel_tmp80"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:482  %sel_tmp81 = select i1 %sel_tmp80, i32 %tmp_97, i32 %sel_tmp79

]]></Node>
<StgValue><ssdm name="sel_tmp81"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:483  %sel_tmp165_demorgan = or i1 %sel_tmp150_demorgan, %tmp_1_6

]]></Node>
<StgValue><ssdm name="sel_tmp165_demorgan"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:484  %sel_tmp82 = xor i1 %sel_tmp165_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp82"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:485  %sel_tmp83 = and i1 %icmp6, %sel_tmp82

]]></Node>
<StgValue><ssdm name="sel_tmp83"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:487  %empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:488  %input_data_val5 = extractvalue { float, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="input_data_val5"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:489  %d_assign_7 = fpext float %input_data_val5 to double

]]></Node>
<StgValue><ssdm name="d_assign_7"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:490  %ireg_V_7 = bitcast double %d_assign_7 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_7"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:491  %tmp_98 = trunc i64 %ireg_V_7 to i63

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:492  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:493  %p_Result_1_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:495  %tmp_100 = trunc i64 %ireg_V_7 to i52

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:500  %tmp_9_7 = icmp eq i63 %tmp_98, 0

]]></Node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1791  store i32 %tmp_23_4, i32* %dataOut_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1792  %OP1_V_5_cast = sext i32 %tmp_16_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1793  %p_Val2_3_5 = mul i48 %OP1_V_5_cast, %OP1_V_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_5"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1794  %tmp_23_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1919  store i32 %tmp_26_4, i32* %dataOut_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2044  %OP1_V_2_4_cast = sext i32 %tmp_26_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_4_cast"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2045  %p_Val2_5_4 = mul i48 %OP1_V_2_4_cast, %OP1_V_4_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_4"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2046  %tmp_29_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:11  %dataOut_V_addr_5 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_5"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:138  %dataOut_V_addr_133 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_133"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="sel_tmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:471  %tmp_20_6 = shl i32 %tmp_95, %sh_amt_6_cast

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:486  %dataIn_V_load_4_6 = select i1 %sel_tmp83, i32 %tmp_20_6, i32 %sel_tmp81

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_6"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:494  %tmp_4_7 = zext i11 %p_Result_1_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:496  %tmp_18 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_100)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:497  %p_Result_10_7 = zext i53 %tmp_18 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_7"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:498  %man_V_1_7 = sub i54 0, %p_Result_10_7

]]></Node>
<StgValue><ssdm name="man_V_1_7"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:499  %man_V_2_7 = select i1 %tmp_99, i54 %man_V_1_7, i54 %p_Result_10_7

]]></Node>
<StgValue><ssdm name="man_V_2_7"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:501  %F2_7 = sub i12 1075, %tmp_4_7

]]></Node>
<StgValue><ssdm name="F2_7"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:502  %tmp_1_7 = icmp sgt i12 %F2_7, 16

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:503  %tmp_3_7 = add i12 -16, %F2_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:504  %tmp_5_7 = sub i12 16, %F2_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:505  %sh_amt_7 = select i1 %tmp_1_7, i12 %tmp_3_7, i12 %tmp_5_7

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:507  %tmp_6_7 = icmp eq i12 %F2_7, 16

]]></Node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:508  %tmp_101 = trunc i54 %man_V_2_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:510  %tmp_102 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:511  %icmp7 = icmp eq i7 %tmp_102, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1617  store i32 %dataIn_V_load_4_5, i32* %dataOut_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1920  %OP1_V_1_5_cast = sext i32 %tmp_23_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_5_cast"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1921  %p_Val2_4_5 = mul i48 %OP1_V_1_5_cast, %OP1_V_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_5"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1922  %tmp_26_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2047  store i32 %tmp_29_4, i32* %dataOut_V_addr_133, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:43  %dataOut_V_addr_38 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_38"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:75  %dataOut_V_addr_70 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_70"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:506  %sh_amt_7_cast = sext i12 %sh_amt_7 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:509  %tmp_11_7 = icmp ult i12 %sh_amt_7, 54

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:512  %tmp_17_7 = zext i32 %sh_amt_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:513  %tmp_18_7 = ashr i54 %man_V_2_7, %tmp_17_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:514  %tmp_103 = trunc i54 %tmp_18_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:515  %storemerge_7 = select i1 %tmp_99, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_7"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:517  %sel_tmp84 = xor i1 %tmp_9_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp84"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:518  %sel_tmp85 = and i1 %tmp_6_7, %sel_tmp84

]]></Node>
<StgValue><ssdm name="sel_tmp85"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:519  %sel_tmp86 = select i1 %sel_tmp85, i32 %tmp_101, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp86"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:520  %sel_tmp174_demorgan = or i1 %tmp_9_7, %tmp_6_7

]]></Node>
<StgValue><ssdm name="sel_tmp174_demorgan"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:521  %sel_tmp87 = xor i1 %sel_tmp174_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp87"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:522  %sel_tmp88 = and i1 %tmp_1_7, %sel_tmp87

]]></Node>
<StgValue><ssdm name="sel_tmp88"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:523  %sel_tmp89 = xor i1 %tmp_11_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp89"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:524  %sel_tmp90 = and i1 %sel_tmp88, %sel_tmp89

]]></Node>
<StgValue><ssdm name="sel_tmp90"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:525  %sel_tmp91 = select i1 %sel_tmp90, i32 %storemerge_7, i32 %sel_tmp86

]]></Node>
<StgValue><ssdm name="sel_tmp91"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:526  %sel_tmp92 = and i1 %sel_tmp88, %tmp_11_7

]]></Node>
<StgValue><ssdm name="sel_tmp92"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:527  %sel_tmp93 = select i1 %sel_tmp92, i32 %tmp_103, i32 %sel_tmp91

]]></Node>
<StgValue><ssdm name="sel_tmp93"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:528  %sel_tmp189_demorgan = or i1 %sel_tmp174_demorgan, %tmp_1_7

]]></Node>
<StgValue><ssdm name="sel_tmp189_demorgan"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:529  %sel_tmp94 = xor i1 %sel_tmp189_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp94"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:530  %sel_tmp95 = and i1 %icmp7, %sel_tmp94

]]></Node>
<StgValue><ssdm name="sel_tmp95"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:532  %empty_22 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1667  store i32 %tmp_16_5, i32* %dataOut_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1668  %OP1_V_4_6_cast = sext i32 %dataIn_V_load_4_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_6_cast"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1669  %p_Val2_2_6 = mul i48 %OP1_V_4_6_cast, %OP1_V_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_6"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1670  %tmp_16_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1795  store i32 %tmp_23_5, i32* %dataOut_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2048  %OP1_V_2_5_cast = sext i32 %tmp_26_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_5_cast"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2049  %p_Val2_5_5 = mul i48 %OP1_V_2_5_cast, %OP1_V_4_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_5"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2050  %tmp_29_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:107  %dataOut_V_addr_102 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_102"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:139  %dataOut_V_addr_134 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_134"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="sel_tmp95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:516  %tmp_20_7 = shl i32 %tmp_101, %sh_amt_7_cast

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:531  %dataIn_V_load_4_7 = select i1 %sel_tmp95, i32 %tmp_20_7, i32 %sel_tmp93

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_7"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:532  %empty_22 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:533  %input_data_val7 = extractvalue { float, i1 } %empty_22, 0

]]></Node>
<StgValue><ssdm name="input_data_val7"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:534  %d_assign_8 = fpext float %input_data_val7 to double

]]></Node>
<StgValue><ssdm name="d_assign_8"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:535  %ireg_V_8 = bitcast double %d_assign_8 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_8"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:536  %tmp_104 = trunc i64 %ireg_V_8 to i63

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:537  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:538  %p_Result_1_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:540  %tmp_106 = trunc i64 %ireg_V_8 to i52

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:545  %tmp_9_8 = icmp eq i63 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1796  %OP1_V_6_cast = sext i32 %tmp_16_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1797  %p_Val2_3_6 = mul i48 %OP1_V_6_cast, %OP1_V_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_6"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1798  %tmp_23_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1923  store i32 %tmp_26_5, i32* %dataOut_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2051  store i32 %tmp_29_5, i32* %dataOut_V_addr_134, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:12  %dataOut_V_addr_6 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_6"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:44  %dataOut_V_addr_39 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_39"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:539  %tmp_4_8 = zext i11 %p_Result_1_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:541  %tmp_19 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:542  %p_Result_10_8 = zext i53 %tmp_19 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_8"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:543  %man_V_1_8 = sub i54 0, %p_Result_10_8

]]></Node>
<StgValue><ssdm name="man_V_1_8"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:544  %man_V_2_8 = select i1 %tmp_105, i54 %man_V_1_8, i54 %p_Result_10_8

]]></Node>
<StgValue><ssdm name="man_V_2_8"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:546  %F2_8 = sub i12 1075, %tmp_4_8

]]></Node>
<StgValue><ssdm name="F2_8"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:547  %tmp_1_8 = icmp sgt i12 %F2_8, 16

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:548  %tmp_3_8 = add i12 -16, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:549  %tmp_5_8 = sub i12 16, %F2_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:550  %sh_amt_8 = select i1 %tmp_1_8, i12 %tmp_3_8, i12 %tmp_5_8

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:552  %tmp_6_8 = icmp eq i12 %F2_8, 16

]]></Node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:553  %tmp_107 = trunc i54 %man_V_2_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:555  %tmp_108 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_8, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:556  %icmp8 = icmp eq i7 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:577  %empty_23 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1618  store i32 %dataIn_V_load_4_6, i32* %dataOut_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1671  store i32 %tmp_16_6, i32* %dataOut_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1672  %OP1_V_4_7_cast = sext i32 %dataIn_V_load_4_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_7_cast"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1673  %p_Val2_2_7 = mul i48 %OP1_V_4_7_cast, %OP1_V_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_7"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1674  %tmp_16_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>

<operation id="641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1924  %OP1_V_1_6_cast = sext i32 %tmp_23_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_6_cast"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1925  %p_Val2_4_6 = mul i48 %OP1_V_1_6_cast, %OP1_V_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_6"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1926  %tmp_26_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:76  %dataOut_V_addr_71 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_71"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:108  %dataOut_V_addr_103 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_103"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:551  %sh_amt_8_cast = sext i12 %sh_amt_8 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_8_cast"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:554  %tmp_11_8 = icmp ult i12 %sh_amt_8, 54

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:557  %tmp_17_8 = zext i32 %sh_amt_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:558  %tmp_18_8 = ashr i54 %man_V_2_8, %tmp_17_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:559  %tmp_109 = trunc i54 %tmp_18_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:560  %storemerge_8 = select i1 %tmp_105, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_8"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:562  %sel_tmp96 = xor i1 %tmp_9_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp96"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:563  %sel_tmp97 = and i1 %tmp_6_8, %sel_tmp96

]]></Node>
<StgValue><ssdm name="sel_tmp97"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:564  %sel_tmp98 = select i1 %sel_tmp97, i32 %tmp_107, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp98"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:565  %sel_tmp198_demorgan = or i1 %tmp_9_8, %tmp_6_8

]]></Node>
<StgValue><ssdm name="sel_tmp198_demorgan"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:566  %sel_tmp99 = xor i1 %sel_tmp198_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp99"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:567  %sel_tmp100 = and i1 %tmp_1_8, %sel_tmp99

]]></Node>
<StgValue><ssdm name="sel_tmp100"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:568  %sel_tmp101 = xor i1 %tmp_11_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp101"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:569  %sel_tmp102 = and i1 %sel_tmp100, %sel_tmp101

]]></Node>
<StgValue><ssdm name="sel_tmp102"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:570  %sel_tmp103 = select i1 %sel_tmp102, i32 %storemerge_8, i32 %sel_tmp98

]]></Node>
<StgValue><ssdm name="sel_tmp103"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:571  %sel_tmp104 = and i1 %sel_tmp100, %tmp_11_8

]]></Node>
<StgValue><ssdm name="sel_tmp104"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:572  %sel_tmp105 = select i1 %sel_tmp104, i32 %tmp_109, i32 %sel_tmp103

]]></Node>
<StgValue><ssdm name="sel_tmp105"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:573  %sel_tmp213_demorgan = or i1 %sel_tmp198_demorgan, %tmp_1_8

]]></Node>
<StgValue><ssdm name="sel_tmp213_demorgan"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:574  %sel_tmp106 = xor i1 %sel_tmp213_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp106"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:575  %sel_tmp107 = and i1 %icmp8, %sel_tmp106

]]></Node>
<StgValue><ssdm name="sel_tmp107"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:577  %empty_23 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:578  %input_data_val9 = extractvalue { float, i1 } %empty_23, 0

]]></Node>
<StgValue><ssdm name="input_data_val9"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:579  %d_assign_9 = fpext float %input_data_val9 to double

]]></Node>
<StgValue><ssdm name="d_assign_9"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:580  %ireg_V_9 = bitcast double %d_assign_9 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_9"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:581  %tmp_110 = trunc i64 %ireg_V_9 to i63

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:582  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:583  %p_Result_1_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_9, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_9"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:585  %tmp_112 = trunc i64 %ireg_V_9 to i52

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:590  %tmp_9_9 = icmp eq i63 %tmp_110, 0

]]></Node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1799  store i32 %tmp_23_6, i32* %dataOut_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1800  %OP1_V_7_cast = sext i32 %tmp_16_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1801  %p_Val2_3_7 = mul i48 %OP1_V_7_cast, %OP1_V_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_7"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1802  %tmp_23_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1927  store i32 %tmp_26_6, i32* %dataOut_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2052  %OP1_V_2_6_cast = sext i32 %tmp_26_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_6_cast"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2053  %p_Val2_5_6 = mul i48 %OP1_V_2_6_cast, %OP1_V_4_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_6"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2054  %tmp_29_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="683" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:13  %dataOut_V_addr_7 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_7"/></StgValue>
</operation>

<operation id="684" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:140  %dataOut_V_addr_135 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_135"/></StgValue>
</operation>

<operation id="685" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="sel_tmp107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:561  %tmp_20_8 = shl i32 %tmp_107, %sh_amt_8_cast

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="686" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:576  %dataIn_V_load_4_8 = select i1 %sel_tmp107, i32 %tmp_20_8, i32 %sel_tmp105

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_8"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:584  %tmp_4_9 = zext i11 %p_Result_1_9 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:586  %tmp_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_112)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:587  %p_Result_10_9 = zext i53 %tmp_20 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_9"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:588  %man_V_1_9 = sub i54 0, %p_Result_10_9

]]></Node>
<StgValue><ssdm name="man_V_1_9"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:589  %man_V_2_9 = select i1 %tmp_111, i54 %man_V_1_9, i54 %p_Result_10_9

]]></Node>
<StgValue><ssdm name="man_V_2_9"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:591  %F2_9 = sub i12 1075, %tmp_4_9

]]></Node>
<StgValue><ssdm name="F2_9"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:592  %tmp_1_9 = icmp sgt i12 %F2_9, 16

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:593  %tmp_3_9 = add i12 -16, %F2_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:594  %tmp_5_9 = sub i12 16, %F2_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:595  %sh_amt_9 = select i1 %tmp_1_9, i12 %tmp_3_9, i12 %tmp_5_9

]]></Node>
<StgValue><ssdm name="sh_amt_9"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:597  %tmp_6_9 = icmp eq i12 %F2_9, 16

]]></Node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:598  %tmp_113 = trunc i54 %man_V_2_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:600  %tmp_114 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_9, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:601  %icmp9 = icmp eq i7 %tmp_114, 0

]]></Node>
<StgValue><ssdm name="icmp9"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1619  store i32 %dataIn_V_load_4_7, i32* %dataOut_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1928  %OP1_V_1_7_cast = sext i32 %tmp_23_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_7_cast"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1929  %p_Val2_4_7 = mul i48 %OP1_V_1_7_cast, %OP1_V_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_7"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1930  %tmp_26_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2055  store i32 %tmp_29_6, i32* %dataOut_V_addr_135, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="706" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:45  %dataOut_V_addr_40 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_40"/></StgValue>
</operation>

<operation id="707" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:77  %dataOut_V_addr_72 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_72"/></StgValue>
</operation>

<operation id="708" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:596  %sh_amt_9_cast = sext i12 %sh_amt_9 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_9_cast"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:599  %tmp_11_9 = icmp ult i12 %sh_amt_9, 54

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="710" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:602  %tmp_17_9 = zext i32 %sh_amt_9_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:603  %tmp_18_9 = ashr i54 %man_V_2_9, %tmp_17_9

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:604  %tmp_115 = trunc i54 %tmp_18_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="713" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:605  %storemerge_9 = select i1 %tmp_111, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_9"/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:607  %sel_tmp108 = xor i1 %tmp_9_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp108"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:608  %sel_tmp109 = and i1 %tmp_6_9, %sel_tmp108

]]></Node>
<StgValue><ssdm name="sel_tmp109"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:609  %sel_tmp110 = select i1 %sel_tmp109, i32 %tmp_113, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp110"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:610  %sel_tmp222_demorgan = or i1 %tmp_9_9, %tmp_6_9

]]></Node>
<StgValue><ssdm name="sel_tmp222_demorgan"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:611  %sel_tmp111 = xor i1 %sel_tmp222_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp111"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:612  %sel_tmp112 = and i1 %tmp_1_9, %sel_tmp111

]]></Node>
<StgValue><ssdm name="sel_tmp112"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:613  %sel_tmp113 = xor i1 %tmp_11_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp113"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:614  %sel_tmp114 = and i1 %sel_tmp112, %sel_tmp113

]]></Node>
<StgValue><ssdm name="sel_tmp114"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:615  %sel_tmp115 = select i1 %sel_tmp114, i32 %storemerge_9, i32 %sel_tmp110

]]></Node>
<StgValue><ssdm name="sel_tmp115"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:616  %sel_tmp116 = and i1 %sel_tmp112, %tmp_11_9

]]></Node>
<StgValue><ssdm name="sel_tmp116"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:617  %sel_tmp117 = select i1 %sel_tmp116, i32 %tmp_115, i32 %sel_tmp115

]]></Node>
<StgValue><ssdm name="sel_tmp117"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:618  %sel_tmp237_demorgan = or i1 %sel_tmp222_demorgan, %tmp_1_9

]]></Node>
<StgValue><ssdm name="sel_tmp237_demorgan"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:619  %sel_tmp118 = xor i1 %sel_tmp237_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp118"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:620  %sel_tmp119 = and i1 %icmp9, %sel_tmp118

]]></Node>
<StgValue><ssdm name="sel_tmp119"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:622  %empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1675  store i32 %tmp_16_7, i32* %dataOut_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1676  %OP1_V_4_8_cast = sext i32 %dataIn_V_load_4_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_8_cast"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1677  %p_Val2_2_8 = mul i48 %OP1_V_4_8_cast, %OP1_V_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_8"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1678  %tmp_16_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1803  store i32 %tmp_23_7, i32* %dataOut_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2056  %OP1_V_2_7_cast = sext i32 %tmp_26_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_7_cast"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2057  %p_Val2_5_7 = mul i48 %OP1_V_2_7_cast, %OP1_V_4_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_7"/></StgValue>
</operation>

<operation id="736" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2058  %tmp_29_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:109  %dataOut_V_addr_104 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_104"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:141  %dataOut_V_addr_136 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_136"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="sel_tmp119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:606  %tmp_20_9 = shl i32 %tmp_113, %sh_amt_9_cast

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:621  %dataIn_V_load_4_9 = select i1 %sel_tmp119, i32 %tmp_20_9, i32 %sel_tmp117

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_9"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:622  %empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:623  %input_data_val10 = extractvalue { float, i1 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="input_data_val10"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:624  %d_assign_s = fpext float %input_data_val10 to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:625  %ireg_V_s = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="ireg_V_s"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:626  %tmp_116 = trunc i64 %ireg_V_s to i63

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:627  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:628  %p_Result_1_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_s"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:630  %tmp_118 = trunc i64 %ireg_V_s to i52

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:635  %tmp_9_s = icmp eq i63 %tmp_116, 0

]]></Node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1804  %OP1_V_8_cast = sext i32 %tmp_16_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1805  %p_Val2_3_8 = mul i48 %OP1_V_8_cast, %OP1_V_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_8"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1806  %tmp_23_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1931  store i32 %tmp_26_7, i32* %dataOut_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2059  store i32 %tmp_29_7, i32* %dataOut_V_addr_136, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:14  %dataOut_V_addr_32 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_32"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:46  %dataOut_V_addr_41 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_41"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:629  %tmp_4_s = zext i11 %p_Result_1_s to i12

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:631  %tmp_21 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_118)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:632  %p_Result_10_s = zext i53 %tmp_21 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_s"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:633  %man_V_1_s = sub i54 0, %p_Result_10_s

]]></Node>
<StgValue><ssdm name="man_V_1_s"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:634  %man_V_2_s = select i1 %tmp_117, i54 %man_V_1_s, i54 %p_Result_10_s

]]></Node>
<StgValue><ssdm name="man_V_2_s"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:636  %F2_s = sub i12 1075, %tmp_4_s

]]></Node>
<StgValue><ssdm name="F2_s"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:637  %tmp_1_s = icmp sgt i12 %F2_s, 16

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:638  %tmp_3_s = add i12 -16, %F2_s

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:639  %tmp_5_s = sub i12 16, %F2_s

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:640  %sh_amt_s = select i1 %tmp_1_s, i12 %tmp_3_s, i12 %tmp_5_s

]]></Node>
<StgValue><ssdm name="sh_amt_s"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:642  %tmp_6_s = icmp eq i12 %F2_s, 16

]]></Node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:643  %tmp_119 = trunc i54 %man_V_2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:645  %tmp_120 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_s, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:646  %icmp10 = icmp eq i7 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="icmp10"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:667  %empty_26 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1620  store i32 %dataIn_V_load_4_8, i32* %dataOut_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1679  store i32 %tmp_16_8, i32* %dataOut_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1680  %OP1_V_4_9_cast = sext i32 %dataIn_V_load_4_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_9_cast"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1681  %p_Val2_2_9 = mul i48 %OP1_V_4_9_cast, %OP1_V_4_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_9"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1682  %tmp_16_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1932  %OP1_V_1_8_cast = sext i32 %tmp_23_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_8_cast"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1933  %p_Val2_4_8 = mul i48 %OP1_V_1_8_cast, %OP1_V_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_8"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1934  %tmp_26_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="780" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:78  %dataOut_V_addr_73 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_73"/></StgValue>
</operation>

<operation id="781" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:110  %dataOut_V_addr_105 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_105"/></StgValue>
</operation>

<operation id="782" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:641  %sh_amt_cast_25 = sext i12 %sh_amt_s to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast_25"/></StgValue>
</operation>

<operation id="783" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:644  %tmp_11_s = icmp ult i12 %sh_amt_s, 54

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="784" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:647  %tmp_17_s = zext i32 %sh_amt_cast_25 to i54

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="785" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:648  %tmp_18_s = ashr i54 %man_V_2_s, %tmp_17_s

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:649  %tmp_121 = trunc i54 %tmp_18_s to i32

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="787" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:650  %storemerge_s = select i1 %tmp_117, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_s"/></StgValue>
</operation>

<operation id="788" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:652  %sel_tmp120 = xor i1 %tmp_9_s, true

]]></Node>
<StgValue><ssdm name="sel_tmp120"/></StgValue>
</operation>

<operation id="789" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:653  %sel_tmp121 = and i1 %tmp_6_s, %sel_tmp120

]]></Node>
<StgValue><ssdm name="sel_tmp121"/></StgValue>
</operation>

<operation id="790" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:654  %sel_tmp122 = select i1 %sel_tmp121, i32 %tmp_119, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp122"/></StgValue>
</operation>

<operation id="791" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:655  %sel_tmp246_demorgan = or i1 %tmp_9_s, %tmp_6_s

]]></Node>
<StgValue><ssdm name="sel_tmp246_demorgan"/></StgValue>
</operation>

<operation id="792" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:656  %sel_tmp123 = xor i1 %sel_tmp246_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp123"/></StgValue>
</operation>

<operation id="793" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:657  %sel_tmp124 = and i1 %tmp_1_s, %sel_tmp123

]]></Node>
<StgValue><ssdm name="sel_tmp124"/></StgValue>
</operation>

<operation id="794" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:658  %sel_tmp125 = xor i1 %tmp_11_s, true

]]></Node>
<StgValue><ssdm name="sel_tmp125"/></StgValue>
</operation>

<operation id="795" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:659  %sel_tmp126 = and i1 %sel_tmp124, %sel_tmp125

]]></Node>
<StgValue><ssdm name="sel_tmp126"/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:660  %sel_tmp127 = select i1 %sel_tmp126, i32 %storemerge_s, i32 %sel_tmp122

]]></Node>
<StgValue><ssdm name="sel_tmp127"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:661  %sel_tmp128 = and i1 %sel_tmp124, %tmp_11_s

]]></Node>
<StgValue><ssdm name="sel_tmp128"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:662  %sel_tmp129 = select i1 %sel_tmp128, i32 %tmp_121, i32 %sel_tmp127

]]></Node>
<StgValue><ssdm name="sel_tmp129"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:663  %sel_tmp261_demorgan = or i1 %sel_tmp246_demorgan, %tmp_1_s

]]></Node>
<StgValue><ssdm name="sel_tmp261_demorgan"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:664  %sel_tmp130 = xor i1 %sel_tmp261_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp130"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:665  %sel_tmp131 = and i1 %icmp10, %sel_tmp130

]]></Node>
<StgValue><ssdm name="sel_tmp131"/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:667  %empty_26 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:668  %input_data_val11 = extractvalue { float, i1 } %empty_26, 0

]]></Node>
<StgValue><ssdm name="input_data_val11"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:669  %d_assign_10 = fpext float %input_data_val11 to double

]]></Node>
<StgValue><ssdm name="d_assign_10"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:670  %ireg_V_10 = bitcast double %d_assign_10 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_10"/></StgValue>
</operation>

<operation id="806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:671  %tmp_122 = trunc i64 %ireg_V_10 to i63

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:672  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="808" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:673  %p_Result_1_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_10, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_10"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:675  %tmp_124 = trunc i64 %ireg_V_10 to i52

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="810" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:680  %tmp_9_10 = icmp eq i63 %tmp_122, 0

]]></Node>
<StgValue><ssdm name="tmp_9_10"/></StgValue>
</operation>

<operation id="811" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1807  store i32 %tmp_23_8, i32* %dataOut_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1808  %OP1_V_9_cast = sext i32 %tmp_16_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="813" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1809  %p_Val2_3_9 = mul i48 %OP1_V_9_cast, %OP1_V_4_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_9"/></StgValue>
</operation>

<operation id="814" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1810  %tmp_23_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="815" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1935  store i32 %tmp_26_8, i32* %dataOut_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2060  %OP1_V_2_8_cast = sext i32 %tmp_26_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_8_cast"/></StgValue>
</operation>

<operation id="817" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2061  %p_Val2_5_8 = mul i48 %OP1_V_2_8_cast, %OP1_V_4_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_8"/></StgValue>
</operation>

<operation id="818" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2062  %tmp_29_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:15  %dataOut_V_addr_9 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_9"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:142  %dataOut_V_addr_137 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_137"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="sel_tmp131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:651  %tmp_20_s = shl i32 %tmp_119, %sh_amt_cast_25

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:666  %dataIn_V_load_4_s = select i1 %sel_tmp131, i32 %tmp_20_s, i32 %sel_tmp129

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_s"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:674  %tmp_4_10 = zext i11 %p_Result_1_10 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:676  %tmp_22 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_124)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:677  %p_Result_10_10 = zext i53 %tmp_22 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_10"/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:678  %man_V_1_10 = sub i54 0, %p_Result_10_10

]]></Node>
<StgValue><ssdm name="man_V_1_10"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:679  %man_V_2_10 = select i1 %tmp_123, i54 %man_V_1_10, i54 %p_Result_10_10

]]></Node>
<StgValue><ssdm name="man_V_2_10"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:681  %F2_10 = sub i12 1075, %tmp_4_10

]]></Node>
<StgValue><ssdm name="F2_10"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:682  %tmp_1_10 = icmp sgt i12 %F2_10, 16

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:683  %tmp_3_10 = add i12 -16, %F2_10

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:684  %tmp_5_10 = sub i12 16, %F2_10

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="832" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:685  %sh_amt_10 = select i1 %tmp_1_10, i12 %tmp_3_10, i12 %tmp_5_10

]]></Node>
<StgValue><ssdm name="sh_amt_10"/></StgValue>
</operation>

<operation id="833" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:687  %tmp_6_10 = icmp eq i12 %F2_10, 16

]]></Node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="834" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:688  %tmp_125 = trunc i54 %man_V_2_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="835" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:690  %tmp_126 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_10, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="836" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:691  %icmp11 = icmp eq i7 %tmp_126, 0

]]></Node>
<StgValue><ssdm name="icmp11"/></StgValue>
</operation>

<operation id="837" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1621  store i32 %dataIn_V_load_4_9, i32* %dataOut_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1936  %OP1_V_1_9_cast = sext i32 %tmp_23_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_9_cast"/></StgValue>
</operation>

<operation id="839" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1937  %p_Val2_4_9 = mul i48 %OP1_V_1_9_cast, %OP1_V_4_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_9"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1938  %tmp_26_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_9"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2063  store i32 %tmp_29_8, i32* %dataOut_V_addr_137, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="842" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:47  %dataOut_V_addr_42 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_42"/></StgValue>
</operation>

<operation id="843" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:79  %dataOut_V_addr_74 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_74"/></StgValue>
</operation>

<operation id="844" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:686  %sh_amt_10_cast = sext i12 %sh_amt_10 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_10_cast"/></StgValue>
</operation>

<operation id="845" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:689  %tmp_11_10 = icmp ult i12 %sh_amt_10, 54

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="846" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:692  %tmp_17_10 = zext i32 %sh_amt_10_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="847" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:693  %tmp_18_10 = ashr i54 %man_V_2_10, %tmp_17_10

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="848" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:694  %tmp_127 = trunc i54 %tmp_18_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="849" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:695  %storemerge_10 = select i1 %tmp_123, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_10"/></StgValue>
</operation>

<operation id="850" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:697  %sel_tmp132 = xor i1 %tmp_9_10, true

]]></Node>
<StgValue><ssdm name="sel_tmp132"/></StgValue>
</operation>

<operation id="851" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:698  %sel_tmp133 = and i1 %tmp_6_10, %sel_tmp132

]]></Node>
<StgValue><ssdm name="sel_tmp133"/></StgValue>
</operation>

<operation id="852" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:699  %sel_tmp134 = select i1 %sel_tmp133, i32 %tmp_125, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp134"/></StgValue>
</operation>

<operation id="853" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:700  %sel_tmp270_demorgan = or i1 %tmp_9_10, %tmp_6_10

]]></Node>
<StgValue><ssdm name="sel_tmp270_demorgan"/></StgValue>
</operation>

<operation id="854" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:701  %sel_tmp135 = xor i1 %sel_tmp270_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp135"/></StgValue>
</operation>

<operation id="855" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:702  %sel_tmp136 = and i1 %tmp_1_10, %sel_tmp135

]]></Node>
<StgValue><ssdm name="sel_tmp136"/></StgValue>
</operation>

<operation id="856" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:703  %sel_tmp137 = xor i1 %tmp_11_10, true

]]></Node>
<StgValue><ssdm name="sel_tmp137"/></StgValue>
</operation>

<operation id="857" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:704  %sel_tmp138 = and i1 %sel_tmp136, %sel_tmp137

]]></Node>
<StgValue><ssdm name="sel_tmp138"/></StgValue>
</operation>

<operation id="858" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:705  %sel_tmp139 = select i1 %sel_tmp138, i32 %storemerge_10, i32 %sel_tmp134

]]></Node>
<StgValue><ssdm name="sel_tmp139"/></StgValue>
</operation>

<operation id="859" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:706  %sel_tmp140 = and i1 %sel_tmp136, %tmp_11_10

]]></Node>
<StgValue><ssdm name="sel_tmp140"/></StgValue>
</operation>

<operation id="860" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:707  %sel_tmp141 = select i1 %sel_tmp140, i32 %tmp_127, i32 %sel_tmp139

]]></Node>
<StgValue><ssdm name="sel_tmp141"/></StgValue>
</operation>

<operation id="861" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:708  %sel_tmp285_demorgan = or i1 %sel_tmp270_demorgan, %tmp_1_10

]]></Node>
<StgValue><ssdm name="sel_tmp285_demorgan"/></StgValue>
</operation>

<operation id="862" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:709  %sel_tmp142 = xor i1 %sel_tmp285_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp142"/></StgValue>
</operation>

<operation id="863" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:710  %sel_tmp143 = and i1 %icmp11, %sel_tmp142

]]></Node>
<StgValue><ssdm name="sel_tmp143"/></StgValue>
</operation>

<operation id="864" st_id="31" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:712  %empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="865" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1683  store i32 %tmp_16_9, i32* %dataOut_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1684  %OP1_V_4_cast = sext i32 %dataIn_V_load_4_s to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="867" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1685  %p_Val2_2_s = mul i48 %OP1_V_4_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_s"/></StgValue>
</operation>

<operation id="868" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1686  %tmp_16_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>

<operation id="869" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1811  store i32 %tmp_23_9, i32* %dataOut_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2064  %OP1_V_2_9_cast = sext i32 %tmp_26_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_9_cast"/></StgValue>
</operation>

<operation id="871" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2065  %p_Val2_5_9 = mul i48 %OP1_V_2_9_cast, %OP1_V_4_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_9"/></StgValue>
</operation>

<operation id="872" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2066  %tmp_29_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="873" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:111  %dataOut_V_addr_106 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_106"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:143  %dataOut_V_addr_138 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_138"/></StgValue>
</operation>

<operation id="875" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="sel_tmp143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:696  %tmp_20_10 = shl i32 %tmp_125, %sh_amt_10_cast

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:711  %dataIn_V_load_4_10 = select i1 %sel_tmp143, i32 %tmp_20_10, i32 %sel_tmp141

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_10"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:712  %empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:713  %input_data_val12 = extractvalue { float, i1 } %empty_27, 0

]]></Node>
<StgValue><ssdm name="input_data_val12"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:714  %d_assign_11 = fpext float %input_data_val12 to double

]]></Node>
<StgValue><ssdm name="d_assign_11"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:715  %ireg_V_11 = bitcast double %d_assign_11 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_11"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:716  %tmp_128 = trunc i64 %ireg_V_11 to i63

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:717  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="883" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:718  %p_Result_1_11 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_11, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_11"/></StgValue>
</operation>

<operation id="884" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:720  %tmp_130 = trunc i64 %ireg_V_11 to i52

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="885" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:725  %tmp_9_11 = icmp eq i63 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="tmp_9_11"/></StgValue>
</operation>

<operation id="886" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1812  %OP1_V_2_cast = sext i32 %tmp_16_s to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="887" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1813  %p_Val2_3_s = mul i48 %OP1_V_2_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_s"/></StgValue>
</operation>

<operation id="888" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1814  %tmp_23_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="889" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1939  store i32 %tmp_26_9, i32* %dataOut_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2067  store i32 %tmp_29_9, i32* %dataOut_V_addr_138, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="891" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:16  %dataOut_V_addr_10 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_10"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:48  %dataOut_V_addr_43 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_43"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:719  %tmp_4_11 = zext i11 %p_Result_1_11 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="894" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:721  %tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_130)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="895" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:722  %p_Result_10_11 = zext i53 %tmp_23 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_11"/></StgValue>
</operation>

<operation id="896" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:723  %man_V_1_11 = sub i54 0, %p_Result_10_11

]]></Node>
<StgValue><ssdm name="man_V_1_11"/></StgValue>
</operation>

<operation id="897" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:724  %man_V_2_11 = select i1 %tmp_129, i54 %man_V_1_11, i54 %p_Result_10_11

]]></Node>
<StgValue><ssdm name="man_V_2_11"/></StgValue>
</operation>

<operation id="898" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:726  %F2_11 = sub i12 1075, %tmp_4_11

]]></Node>
<StgValue><ssdm name="F2_11"/></StgValue>
</operation>

<operation id="899" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:727  %tmp_1_11 = icmp sgt i12 %F2_11, 16

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="900" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:728  %tmp_3_11 = add i12 -16, %F2_11

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:729  %tmp_5_11 = sub i12 16, %F2_11

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:730  %sh_amt_11 = select i1 %tmp_1_11, i12 %tmp_3_11, i12 %tmp_5_11

]]></Node>
<StgValue><ssdm name="sh_amt_11"/></StgValue>
</operation>

<operation id="903" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:732  %tmp_6_11 = icmp eq i12 %F2_11, 16

]]></Node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="904" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:733  %tmp_131 = trunc i54 %man_V_2_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:735  %tmp_132 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_11, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:736  %icmp12 = icmp eq i7 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="icmp12"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:757  %empty_28 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="908" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1622  store i32 %dataIn_V_load_4_s, i32* %dataOut_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1687  store i32 %tmp_16_s, i32* %dataOut_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1688  %OP1_V_4_10_cast = sext i32 %dataIn_V_load_4_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_10_cast"/></StgValue>
</operation>

<operation id="911" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1689  %p_Val2_2_10 = mul i48 %OP1_V_4_10_cast, %OP1_V_4_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_10"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1690  %tmp_16_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1940  %OP1_V_1_cast_49 = sext i32 %tmp_23_s to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast_49"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1941  %p_Val2_4_s = mul i48 %OP1_V_1_cast_49, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_s"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1942  %tmp_26_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="916" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:80  %dataOut_V_addr_75 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_75"/></StgValue>
</operation>

<operation id="917" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:112  %dataOut_V_addr_107 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_107"/></StgValue>
</operation>

<operation id="918" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:731  %sh_amt_11_cast = sext i12 %sh_amt_11 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_11_cast"/></StgValue>
</operation>

<operation id="919" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:734  %tmp_11_11 = icmp ult i12 %sh_amt_11, 54

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="920" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:737  %tmp_17_11 = zext i32 %sh_amt_11_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="921" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:738  %tmp_18_11 = ashr i54 %man_V_2_11, %tmp_17_11

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="922" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:739  %tmp_133 = trunc i54 %tmp_18_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="923" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:740  %storemerge_11 = select i1 %tmp_129, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_11"/></StgValue>
</operation>

<operation id="924" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:742  %sel_tmp144 = xor i1 %tmp_9_11, true

]]></Node>
<StgValue><ssdm name="sel_tmp144"/></StgValue>
</operation>

<operation id="925" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:743  %sel_tmp145 = and i1 %tmp_6_11, %sel_tmp144

]]></Node>
<StgValue><ssdm name="sel_tmp145"/></StgValue>
</operation>

<operation id="926" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:744  %sel_tmp146 = select i1 %sel_tmp145, i32 %tmp_131, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp146"/></StgValue>
</operation>

<operation id="927" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:745  %sel_tmp294_demorgan = or i1 %tmp_9_11, %tmp_6_11

]]></Node>
<StgValue><ssdm name="sel_tmp294_demorgan"/></StgValue>
</operation>

<operation id="928" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:746  %sel_tmp147 = xor i1 %sel_tmp294_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp147"/></StgValue>
</operation>

<operation id="929" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:747  %sel_tmp148 = and i1 %tmp_1_11, %sel_tmp147

]]></Node>
<StgValue><ssdm name="sel_tmp148"/></StgValue>
</operation>

<operation id="930" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:748  %sel_tmp149 = xor i1 %tmp_11_11, true

]]></Node>
<StgValue><ssdm name="sel_tmp149"/></StgValue>
</operation>

<operation id="931" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:749  %sel_tmp150 = and i1 %sel_tmp148, %sel_tmp149

]]></Node>
<StgValue><ssdm name="sel_tmp150"/></StgValue>
</operation>

<operation id="932" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:750  %sel_tmp151 = select i1 %sel_tmp150, i32 %storemerge_11, i32 %sel_tmp146

]]></Node>
<StgValue><ssdm name="sel_tmp151"/></StgValue>
</operation>

<operation id="933" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:751  %sel_tmp152 = and i1 %sel_tmp148, %tmp_11_11

]]></Node>
<StgValue><ssdm name="sel_tmp152"/></StgValue>
</operation>

<operation id="934" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:752  %sel_tmp153 = select i1 %sel_tmp152, i32 %tmp_133, i32 %sel_tmp151

]]></Node>
<StgValue><ssdm name="sel_tmp153"/></StgValue>
</operation>

<operation id="935" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:753  %sel_tmp309_demorgan = or i1 %sel_tmp294_demorgan, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sel_tmp309_demorgan"/></StgValue>
</operation>

<operation id="936" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:754  %sel_tmp154 = xor i1 %sel_tmp309_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp154"/></StgValue>
</operation>

<operation id="937" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:755  %sel_tmp155 = and i1 %icmp12, %sel_tmp154

]]></Node>
<StgValue><ssdm name="sel_tmp155"/></StgValue>
</operation>

<operation id="938" st_id="34" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:757  %empty_28 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="939" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:758  %input_data_val13 = extractvalue { float, i1 } %empty_28, 0

]]></Node>
<StgValue><ssdm name="input_data_val13"/></StgValue>
</operation>

<operation id="940" st_id="34" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:759  %d_assign_12 = fpext float %input_data_val13 to double

]]></Node>
<StgValue><ssdm name="d_assign_12"/></StgValue>
</operation>

<operation id="941" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:760  %ireg_V_12 = bitcast double %d_assign_12 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_12"/></StgValue>
</operation>

<operation id="942" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:761  %tmp_134 = trunc i64 %ireg_V_12 to i63

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="943" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:762  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="944" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:763  %p_Result_1_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_12, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_12"/></StgValue>
</operation>

<operation id="945" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:765  %tmp_136 = trunc i64 %ireg_V_12 to i52

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="946" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:770  %tmp_9_12 = icmp eq i63 %tmp_134, 0

]]></Node>
<StgValue><ssdm name="tmp_9_12"/></StgValue>
</operation>

<operation id="947" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1815  store i32 %tmp_23_s, i32* %dataOut_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1816  %OP1_V_10_cast = sext i32 %tmp_16_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="949" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1817  %p_Val2_3_10 = mul i48 %OP1_V_10_cast, %OP1_V_4_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_10"/></StgValue>
</operation>

<operation id="950" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1818  %tmp_23_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="951" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1943  store i32 %tmp_26_s, i32* %dataOut_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2068  %OP1_V_2_cast_50 = sext i32 %tmp_26_s to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast_50"/></StgValue>
</operation>

<operation id="953" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2069  %p_Val2_5_s = mul i48 %OP1_V_2_cast_50, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_s"/></StgValue>
</operation>

<operation id="954" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2070  %tmp_29_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:17  %dataOut_V_addr_11 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_11"/></StgValue>
</operation>

<operation id="956" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:144  %dataOut_V_addr_139 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_139"/></StgValue>
</operation>

<operation id="957" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="sel_tmp155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:741  %tmp_20_11 = shl i32 %tmp_131, %sh_amt_11_cast

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="958" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:756  %dataIn_V_load_4_11 = select i1 %sel_tmp155, i32 %tmp_20_11, i32 %sel_tmp153

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_11"/></StgValue>
</operation>

<operation id="959" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:764  %tmp_4_12 = zext i11 %p_Result_1_12 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="960" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:766  %tmp_24 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="961" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:767  %p_Result_10_12 = zext i53 %tmp_24 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_12"/></StgValue>
</operation>

<operation id="962" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:768  %man_V_1_12 = sub i54 0, %p_Result_10_12

]]></Node>
<StgValue><ssdm name="man_V_1_12"/></StgValue>
</operation>

<operation id="963" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:769  %man_V_2_12 = select i1 %tmp_135, i54 %man_V_1_12, i54 %p_Result_10_12

]]></Node>
<StgValue><ssdm name="man_V_2_12"/></StgValue>
</operation>

<operation id="964" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:771  %F2_12 = sub i12 1075, %tmp_4_12

]]></Node>
<StgValue><ssdm name="F2_12"/></StgValue>
</operation>

<operation id="965" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:772  %tmp_1_12 = icmp sgt i12 %F2_12, 16

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>

<operation id="966" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:773  %tmp_3_12 = add i12 -16, %F2_12

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="967" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:774  %tmp_5_12 = sub i12 16, %F2_12

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="968" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:775  %sh_amt_12 = select i1 %tmp_1_12, i12 %tmp_3_12, i12 %tmp_5_12

]]></Node>
<StgValue><ssdm name="sh_amt_12"/></StgValue>
</operation>

<operation id="969" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:777  %tmp_6_12 = icmp eq i12 %F2_12, 16

]]></Node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="970" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:778  %tmp_137 = trunc i54 %man_V_2_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="971" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:780  %tmp_138 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_12, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="972" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:781  %icmp13 = icmp eq i7 %tmp_138, 0

]]></Node>
<StgValue><ssdm name="icmp13"/></StgValue>
</operation>

<operation id="973" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1623  store i32 %dataIn_V_load_4_10, i32* %dataOut_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1944  %OP1_V_1_10_cast = sext i32 %tmp_23_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_10_cast"/></StgValue>
</operation>

<operation id="975" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1945  %p_Val2_4_10 = mul i48 %OP1_V_1_10_cast, %OP1_V_4_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_10"/></StgValue>
</operation>

<operation id="976" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1946  %tmp_26_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_10"/></StgValue>
</operation>

<operation id="977" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2071  store i32 %tmp_29_s, i32* %dataOut_V_addr_139, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="978" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:49  %dataOut_V_addr_44 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_44"/></StgValue>
</operation>

<operation id="979" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:81  %dataOut_V_addr_76 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_76"/></StgValue>
</operation>

<operation id="980" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:776  %sh_amt_12_cast = sext i12 %sh_amt_12 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_12_cast"/></StgValue>
</operation>

<operation id="981" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:779  %tmp_11_12 = icmp ult i12 %sh_amt_12, 54

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="982" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:782  %tmp_17_12 = zext i32 %sh_amt_12_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="983" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:783  %tmp_18_12 = ashr i54 %man_V_2_12, %tmp_17_12

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="984" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:784  %tmp_139 = trunc i54 %tmp_18_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="985" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:785  %storemerge_12 = select i1 %tmp_135, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_12"/></StgValue>
</operation>

<operation id="986" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:787  %sel_tmp156 = xor i1 %tmp_9_12, true

]]></Node>
<StgValue><ssdm name="sel_tmp156"/></StgValue>
</operation>

<operation id="987" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:788  %sel_tmp157 = and i1 %tmp_6_12, %sel_tmp156

]]></Node>
<StgValue><ssdm name="sel_tmp157"/></StgValue>
</operation>

<operation id="988" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:789  %sel_tmp158 = select i1 %sel_tmp157, i32 %tmp_137, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp158"/></StgValue>
</operation>

<operation id="989" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:790  %sel_tmp318_demorgan = or i1 %tmp_9_12, %tmp_6_12

]]></Node>
<StgValue><ssdm name="sel_tmp318_demorgan"/></StgValue>
</operation>

<operation id="990" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:791  %sel_tmp159 = xor i1 %sel_tmp318_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp159"/></StgValue>
</operation>

<operation id="991" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:792  %sel_tmp160 = and i1 %tmp_1_12, %sel_tmp159

]]></Node>
<StgValue><ssdm name="sel_tmp160"/></StgValue>
</operation>

<operation id="992" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:793  %sel_tmp161 = xor i1 %tmp_11_12, true

]]></Node>
<StgValue><ssdm name="sel_tmp161"/></StgValue>
</operation>

<operation id="993" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:794  %sel_tmp162 = and i1 %sel_tmp160, %sel_tmp161

]]></Node>
<StgValue><ssdm name="sel_tmp162"/></StgValue>
</operation>

<operation id="994" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:795  %sel_tmp163 = select i1 %sel_tmp162, i32 %storemerge_12, i32 %sel_tmp158

]]></Node>
<StgValue><ssdm name="sel_tmp163"/></StgValue>
</operation>

<operation id="995" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:796  %sel_tmp164 = and i1 %sel_tmp160, %tmp_11_12

]]></Node>
<StgValue><ssdm name="sel_tmp164"/></StgValue>
</operation>

<operation id="996" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:797  %sel_tmp165 = select i1 %sel_tmp164, i32 %tmp_139, i32 %sel_tmp163

]]></Node>
<StgValue><ssdm name="sel_tmp165"/></StgValue>
</operation>

<operation id="997" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:798  %sel_tmp333_demorgan = or i1 %sel_tmp318_demorgan, %tmp_1_12

]]></Node>
<StgValue><ssdm name="sel_tmp333_demorgan"/></StgValue>
</operation>

<operation id="998" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:799  %sel_tmp166 = xor i1 %sel_tmp333_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp166"/></StgValue>
</operation>

<operation id="999" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:800  %sel_tmp167 = and i1 %icmp13, %sel_tmp166

]]></Node>
<StgValue><ssdm name="sel_tmp167"/></StgValue>
</operation>

<operation id="1000" st_id="36" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:802  %empty_29 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1001" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1691  store i32 %tmp_16_10, i32* %dataOut_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1692  %OP1_V_4_11_cast = sext i32 %dataIn_V_load_4_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_11_cast"/></StgValue>
</operation>

<operation id="1003" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1693  %p_Val2_2_11 = mul i48 %OP1_V_4_11_cast, %OP1_V_4_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_11"/></StgValue>
</operation>

<operation id="1004" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1694  %tmp_16_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>

<operation id="1005" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1819  store i32 %tmp_23_10, i32* %dataOut_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2072  %OP1_V_2_10_cast = sext i32 %tmp_26_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_10_cast"/></StgValue>
</operation>

<operation id="1007" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2073  %p_Val2_5_10 = mul i48 %OP1_V_2_10_cast, %OP1_V_4_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_10"/></StgValue>
</operation>

<operation id="1008" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2074  %tmp_29_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1009" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:113  %dataOut_V_addr_108 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_108"/></StgValue>
</operation>

<operation id="1010" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:145  %dataOut_V_addr_140 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_140"/></StgValue>
</operation>

<operation id="1011" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="sel_tmp167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:786  %tmp_20_12 = shl i32 %tmp_137, %sh_amt_12_cast

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="1012" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:801  %dataIn_V_load_4_12 = select i1 %sel_tmp167, i32 %tmp_20_12, i32 %sel_tmp165

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_12"/></StgValue>
</operation>

<operation id="1013" st_id="37" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:802  %empty_29 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1014" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:803  %input_data_val14 = extractvalue { float, i1 } %empty_29, 0

]]></Node>
<StgValue><ssdm name="input_data_val14"/></StgValue>
</operation>

<operation id="1015" st_id="37" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:804  %d_assign_13 = fpext float %input_data_val14 to double

]]></Node>
<StgValue><ssdm name="d_assign_13"/></StgValue>
</operation>

<operation id="1016" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:805  %ireg_V_13 = bitcast double %d_assign_13 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_13"/></StgValue>
</operation>

<operation id="1017" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:806  %tmp_140 = trunc i64 %ireg_V_13 to i63

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1018" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:807  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1019" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:808  %p_Result_1_13 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_13, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_13"/></StgValue>
</operation>

<operation id="1020" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:810  %tmp_142 = trunc i64 %ireg_V_13 to i52

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1021" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:815  %tmp_9_13 = icmp eq i63 %tmp_140, 0

]]></Node>
<StgValue><ssdm name="tmp_9_13"/></StgValue>
</operation>

<operation id="1022" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1820  %OP1_V_11_cast = sext i32 %tmp_16_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="1023" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1821  %p_Val2_3_11 = mul i48 %OP1_V_11_cast, %OP1_V_4_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_11"/></StgValue>
</operation>

<operation id="1024" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1822  %tmp_23_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="1025" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1947  store i32 %tmp_26_10, i32* %dataOut_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2075  store i32 %tmp_29_10, i32* %dataOut_V_addr_140, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1027" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:18  %dataOut_V_addr_12 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_12"/></StgValue>
</operation>

<operation id="1028" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:50  %dataOut_V_addr_45 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_45"/></StgValue>
</operation>

<operation id="1029" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:809  %tmp_4_13 = zext i11 %p_Result_1_13 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="1030" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:811  %tmp_25 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_142)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1031" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:812  %p_Result_10_13 = zext i53 %tmp_25 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_13"/></StgValue>
</operation>

<operation id="1032" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:813  %man_V_1_13 = sub i54 0, %p_Result_10_13

]]></Node>
<StgValue><ssdm name="man_V_1_13"/></StgValue>
</operation>

<operation id="1033" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:814  %man_V_2_13 = select i1 %tmp_141, i54 %man_V_1_13, i54 %p_Result_10_13

]]></Node>
<StgValue><ssdm name="man_V_2_13"/></StgValue>
</operation>

<operation id="1034" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:816  %F2_13 = sub i12 1075, %tmp_4_13

]]></Node>
<StgValue><ssdm name="F2_13"/></StgValue>
</operation>

<operation id="1035" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:817  %tmp_1_13 = icmp sgt i12 %F2_13, 16

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>

<operation id="1036" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:818  %tmp_3_13 = add i12 -16, %F2_13

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:819  %tmp_5_13 = sub i12 16, %F2_13

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:820  %sh_amt_13 = select i1 %tmp_1_13, i12 %tmp_3_13, i12 %tmp_5_13

]]></Node>
<StgValue><ssdm name="sh_amt_13"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:822  %tmp_6_13 = icmp eq i12 %F2_13, 16

]]></Node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:823  %tmp_143 = trunc i54 %man_V_2_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:825  %tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_13, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:826  %icmp14 = icmp eq i7 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="icmp14"/></StgValue>
</operation>

<operation id="1043" st_id="38" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:847  %empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1044" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1624  store i32 %dataIn_V_load_4_11, i32* %dataOut_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1695  store i32 %tmp_16_11, i32* %dataOut_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1696  %OP1_V_4_12_cast = sext i32 %dataIn_V_load_4_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_12_cast"/></StgValue>
</operation>

<operation id="1047" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1697  %p_Val2_2_12 = mul i48 %OP1_V_4_12_cast, %OP1_V_4_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_12"/></StgValue>
</operation>

<operation id="1048" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1698  %tmp_16_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>

<operation id="1049" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1948  %OP1_V_1_11_cast = sext i32 %tmp_23_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_11_cast"/></StgValue>
</operation>

<operation id="1050" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1949  %p_Val2_4_11 = mul i48 %OP1_V_1_11_cast, %OP1_V_4_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_11"/></StgValue>
</operation>

<operation id="1051" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1950  %tmp_26_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1052" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:82  %dataOut_V_addr_77 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_77"/></StgValue>
</operation>

<operation id="1053" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:114  %dataOut_V_addr_109 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_109"/></StgValue>
</operation>

<operation id="1054" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:821  %sh_amt_13_cast = sext i12 %sh_amt_13 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_13_cast"/></StgValue>
</operation>

<operation id="1055" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:824  %tmp_11_13 = icmp ult i12 %sh_amt_13, 54

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1056" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:827  %tmp_17_13 = zext i32 %sh_amt_13_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="1057" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:828  %tmp_18_13 = ashr i54 %man_V_2_13, %tmp_17_13

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="1058" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:829  %tmp_145 = trunc i54 %tmp_18_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1059" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:830  %storemerge_13 = select i1 %tmp_141, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_13"/></StgValue>
</operation>

<operation id="1060" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:832  %sel_tmp168 = xor i1 %tmp_9_13, true

]]></Node>
<StgValue><ssdm name="sel_tmp168"/></StgValue>
</operation>

<operation id="1061" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:833  %sel_tmp169 = and i1 %tmp_6_13, %sel_tmp168

]]></Node>
<StgValue><ssdm name="sel_tmp169"/></StgValue>
</operation>

<operation id="1062" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:834  %sel_tmp170 = select i1 %sel_tmp169, i32 %tmp_143, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp170"/></StgValue>
</operation>

<operation id="1063" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:835  %sel_tmp342_demorgan = or i1 %tmp_9_13, %tmp_6_13

]]></Node>
<StgValue><ssdm name="sel_tmp342_demorgan"/></StgValue>
</operation>

<operation id="1064" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:836  %sel_tmp171 = xor i1 %sel_tmp342_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp171"/></StgValue>
</operation>

<operation id="1065" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:837  %sel_tmp172 = and i1 %tmp_1_13, %sel_tmp171

]]></Node>
<StgValue><ssdm name="sel_tmp172"/></StgValue>
</operation>

<operation id="1066" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:838  %sel_tmp173 = xor i1 %tmp_11_13, true

]]></Node>
<StgValue><ssdm name="sel_tmp173"/></StgValue>
</operation>

<operation id="1067" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:839  %sel_tmp174 = and i1 %sel_tmp172, %sel_tmp173

]]></Node>
<StgValue><ssdm name="sel_tmp174"/></StgValue>
</operation>

<operation id="1068" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:840  %sel_tmp175 = select i1 %sel_tmp174, i32 %storemerge_13, i32 %sel_tmp170

]]></Node>
<StgValue><ssdm name="sel_tmp175"/></StgValue>
</operation>

<operation id="1069" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:841  %sel_tmp176 = and i1 %sel_tmp172, %tmp_11_13

]]></Node>
<StgValue><ssdm name="sel_tmp176"/></StgValue>
</operation>

<operation id="1070" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:842  %sel_tmp177 = select i1 %sel_tmp176, i32 %tmp_145, i32 %sel_tmp175

]]></Node>
<StgValue><ssdm name="sel_tmp177"/></StgValue>
</operation>

<operation id="1071" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:843  %sel_tmp357_demorgan = or i1 %sel_tmp342_demorgan, %tmp_1_13

]]></Node>
<StgValue><ssdm name="sel_tmp357_demorgan"/></StgValue>
</operation>

<operation id="1072" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:844  %sel_tmp178 = xor i1 %sel_tmp357_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp178"/></StgValue>
</operation>

<operation id="1073" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:845  %sel_tmp179 = and i1 %icmp14, %sel_tmp178

]]></Node>
<StgValue><ssdm name="sel_tmp179"/></StgValue>
</operation>

<operation id="1074" st_id="39" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:847  %empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1075" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:848  %input_data_val15 = extractvalue { float, i1 } %empty_30, 0

]]></Node>
<StgValue><ssdm name="input_data_val15"/></StgValue>
</operation>

<operation id="1076" st_id="39" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:849  %d_assign_14 = fpext float %input_data_val15 to double

]]></Node>
<StgValue><ssdm name="d_assign_14"/></StgValue>
</operation>

<operation id="1077" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:850  %ireg_V_14 = bitcast double %d_assign_14 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_14"/></StgValue>
</operation>

<operation id="1078" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:851  %tmp_146 = trunc i64 %ireg_V_14 to i63

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1079" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:852  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1080" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:853  %p_Result_1_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_14, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_14"/></StgValue>
</operation>

<operation id="1081" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:855  %tmp_148 = trunc i64 %ireg_V_14 to i52

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1082" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:860  %tmp_9_14 = icmp eq i63 %tmp_146, 0

]]></Node>
<StgValue><ssdm name="tmp_9_14"/></StgValue>
</operation>

<operation id="1083" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1823  store i32 %tmp_23_11, i32* %dataOut_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1824  %OP1_V_12_cast = sext i32 %tmp_16_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="1085" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1825  %p_Val2_3_12 = mul i48 %OP1_V_12_cast, %OP1_V_4_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_12"/></StgValue>
</operation>

<operation id="1086" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1826  %tmp_23_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="1087" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1951  store i32 %tmp_26_11, i32* %dataOut_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2076  %OP1_V_2_11_cast = sext i32 %tmp_26_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_11_cast"/></StgValue>
</operation>

<operation id="1089" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2077  %p_Val2_5_11 = mul i48 %OP1_V_2_11_cast, %OP1_V_4_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_11"/></StgValue>
</operation>

<operation id="1090" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2078  %tmp_29_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1091" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:19  %dataOut_V_addr_13 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_13"/></StgValue>
</operation>

<operation id="1092" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:146  %dataOut_V_addr_141 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_141"/></StgValue>
</operation>

<operation id="1093" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="sel_tmp179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:831  %tmp_20_13 = shl i32 %tmp_143, %sh_amt_13_cast

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="1094" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:846  %dataIn_V_load_4_13 = select i1 %sel_tmp179, i32 %tmp_20_13, i32 %sel_tmp177

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_13"/></StgValue>
</operation>

<operation id="1095" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:854  %tmp_4_14 = zext i11 %p_Result_1_14 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="1096" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:856  %tmp_26 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_148)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1097" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:857  %p_Result_10_14 = zext i53 %tmp_26 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_14"/></StgValue>
</operation>

<operation id="1098" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:858  %man_V_1_14 = sub i54 0, %p_Result_10_14

]]></Node>
<StgValue><ssdm name="man_V_1_14"/></StgValue>
</operation>

<operation id="1099" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:859  %man_V_2_14 = select i1 %tmp_147, i54 %man_V_1_14, i54 %p_Result_10_14

]]></Node>
<StgValue><ssdm name="man_V_2_14"/></StgValue>
</operation>

<operation id="1100" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:861  %F2_14 = sub i12 1075, %tmp_4_14

]]></Node>
<StgValue><ssdm name="F2_14"/></StgValue>
</operation>

<operation id="1101" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:862  %tmp_1_14 = icmp sgt i12 %F2_14, 16

]]></Node>
<StgValue><ssdm name="tmp_1_14"/></StgValue>
</operation>

<operation id="1102" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:863  %tmp_3_14 = add i12 -16, %F2_14

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="1103" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:864  %tmp_5_14 = sub i12 16, %F2_14

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="1104" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:865  %sh_amt_14 = select i1 %tmp_1_14, i12 %tmp_3_14, i12 %tmp_5_14

]]></Node>
<StgValue><ssdm name="sh_amt_14"/></StgValue>
</operation>

<operation id="1105" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:867  %tmp_6_14 = icmp eq i12 %F2_14, 16

]]></Node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1106" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:868  %tmp_149 = trunc i54 %man_V_2_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1107" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:870  %tmp_150 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_14, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1108" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:871  %icmp15 = icmp eq i7 %tmp_150, 0

]]></Node>
<StgValue><ssdm name="icmp15"/></StgValue>
</operation>

<operation id="1109" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1625  store i32 %dataIn_V_load_4_12, i32* %dataOut_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1952  %OP1_V_1_12_cast = sext i32 %tmp_23_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_12_cast"/></StgValue>
</operation>

<operation id="1111" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1953  %p_Val2_4_12 = mul i48 %OP1_V_1_12_cast, %OP1_V_4_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_12"/></StgValue>
</operation>

<operation id="1112" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1954  %tmp_26_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_12"/></StgValue>
</operation>

<operation id="1113" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2079  store i32 %tmp_29_11, i32* %dataOut_V_addr_141, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1114" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:51  %dataOut_V_addr_46 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_46"/></StgValue>
</operation>

<operation id="1115" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:83  %dataOut_V_addr_78 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_78"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:866  %sh_amt_14_cast = sext i12 %sh_amt_14 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_14_cast"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:869  %tmp_11_14 = icmp ult i12 %sh_amt_14, 54

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:872  %tmp_17_14 = zext i32 %sh_amt_14_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:873  %tmp_18_14 = ashr i54 %man_V_2_14, %tmp_17_14

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:874  %tmp_151 = trunc i54 %tmp_18_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:875  %storemerge_14 = select i1 %tmp_147, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_14"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:877  %sel_tmp180 = xor i1 %tmp_9_14, true

]]></Node>
<StgValue><ssdm name="sel_tmp180"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:878  %sel_tmp181 = and i1 %tmp_6_14, %sel_tmp180

]]></Node>
<StgValue><ssdm name="sel_tmp181"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:879  %sel_tmp182 = select i1 %sel_tmp181, i32 %tmp_149, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp182"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:880  %sel_tmp366_demorgan = or i1 %tmp_9_14, %tmp_6_14

]]></Node>
<StgValue><ssdm name="sel_tmp366_demorgan"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:881  %sel_tmp183 = xor i1 %sel_tmp366_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp183"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:882  %sel_tmp184 = and i1 %tmp_1_14, %sel_tmp183

]]></Node>
<StgValue><ssdm name="sel_tmp184"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:883  %sel_tmp185 = xor i1 %tmp_11_14, true

]]></Node>
<StgValue><ssdm name="sel_tmp185"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:884  %sel_tmp186 = and i1 %sel_tmp184, %sel_tmp185

]]></Node>
<StgValue><ssdm name="sel_tmp186"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:885  %sel_tmp187 = select i1 %sel_tmp186, i32 %storemerge_14, i32 %sel_tmp182

]]></Node>
<StgValue><ssdm name="sel_tmp187"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:886  %sel_tmp188 = and i1 %sel_tmp184, %tmp_11_14

]]></Node>
<StgValue><ssdm name="sel_tmp188"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:887  %sel_tmp189 = select i1 %sel_tmp188, i32 %tmp_151, i32 %sel_tmp187

]]></Node>
<StgValue><ssdm name="sel_tmp189"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:888  %sel_tmp381_demorgan = or i1 %sel_tmp366_demorgan, %tmp_1_14

]]></Node>
<StgValue><ssdm name="sel_tmp381_demorgan"/></StgValue>
</operation>

<operation id="1134" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:889  %sel_tmp190 = xor i1 %sel_tmp381_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp190"/></StgValue>
</operation>

<operation id="1135" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:890  %sel_tmp191 = and i1 %icmp15, %sel_tmp190

]]></Node>
<StgValue><ssdm name="sel_tmp191"/></StgValue>
</operation>

<operation id="1136" st_id="41" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:892  %empty_31 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1137" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1699  store i32 %tmp_16_12, i32* %dataOut_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1700  %OP1_V_4_13_cast = sext i32 %dataIn_V_load_4_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_13_cast"/></StgValue>
</operation>

<operation id="1139" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1701  %p_Val2_2_13 = mul i48 %OP1_V_4_13_cast, %OP1_V_4_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_13"/></StgValue>
</operation>

<operation id="1140" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1702  %tmp_16_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>

<operation id="1141" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1827  store i32 %tmp_23_12, i32* %dataOut_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2080  %OP1_V_2_12_cast = sext i32 %tmp_26_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_12_cast"/></StgValue>
</operation>

<operation id="1143" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2081  %p_Val2_5_12 = mul i48 %OP1_V_2_12_cast, %OP1_V_4_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_12"/></StgValue>
</operation>

<operation id="1144" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2082  %tmp_29_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1145" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:115  %dataOut_V_addr_110 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_110"/></StgValue>
</operation>

<operation id="1146" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:147  %dataOut_V_addr_142 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_142"/></StgValue>
</operation>

<operation id="1147" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="sel_tmp191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:876  %tmp_20_14 = shl i32 %tmp_149, %sh_amt_14_cast

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="1148" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:891  %dataIn_V_load_4_14 = select i1 %sel_tmp191, i32 %tmp_20_14, i32 %sel_tmp189

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_14"/></StgValue>
</operation>

<operation id="1149" st_id="42" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:892  %empty_31 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1150" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:893  %input_data_val16 = extractvalue { float, i1 } %empty_31, 0

]]></Node>
<StgValue><ssdm name="input_data_val16"/></StgValue>
</operation>

<operation id="1151" st_id="42" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:894  %d_assign_15 = fpext float %input_data_val16 to double

]]></Node>
<StgValue><ssdm name="d_assign_15"/></StgValue>
</operation>

<operation id="1152" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:895  %ireg_V_15 = bitcast double %d_assign_15 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_15"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:896  %tmp_152 = trunc i64 %ireg_V_15 to i63

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:897  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_15, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:898  %p_Result_1_15 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_15, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_15"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:900  %tmp_154 = trunc i64 %ireg_V_15 to i52

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:905  %tmp_9_15 = icmp eq i63 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="tmp_9_15"/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1828  %OP1_V_13_cast = sext i32 %tmp_16_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1829  %p_Val2_3_13 = mul i48 %OP1_V_13_cast, %OP1_V_4_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_13"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1830  %tmp_23_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1955  store i32 %tmp_26_12, i32* %dataOut_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2083  store i32 %tmp_29_12, i32* %dataOut_V_addr_142, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1163" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:20  %dataOut_V_addr_14 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_14"/></StgValue>
</operation>

<operation id="1164" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:52  %dataOut_V_addr_47 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_47"/></StgValue>
</operation>

<operation id="1165" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:899  %tmp_4_15 = zext i11 %p_Result_1_15 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="1166" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:901  %tmp_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_154)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1167" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:902  %p_Result_10_15 = zext i53 %tmp_27 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_15"/></StgValue>
</operation>

<operation id="1168" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:903  %man_V_1_15 = sub i54 0, %p_Result_10_15

]]></Node>
<StgValue><ssdm name="man_V_1_15"/></StgValue>
</operation>

<operation id="1169" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:904  %man_V_2_15 = select i1 %tmp_153, i54 %man_V_1_15, i54 %p_Result_10_15

]]></Node>
<StgValue><ssdm name="man_V_2_15"/></StgValue>
</operation>

<operation id="1170" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:906  %F2_15 = sub i12 1075, %tmp_4_15

]]></Node>
<StgValue><ssdm name="F2_15"/></StgValue>
</operation>

<operation id="1171" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:907  %tmp_1_15 = icmp sgt i12 %F2_15, 16

]]></Node>
<StgValue><ssdm name="tmp_1_15"/></StgValue>
</operation>

<operation id="1172" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:908  %tmp_3_15 = add i12 -16, %F2_15

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>

<operation id="1173" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:909  %tmp_5_15 = sub i12 16, %F2_15

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="1174" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:910  %sh_amt_15 = select i1 %tmp_1_15, i12 %tmp_3_15, i12 %tmp_5_15

]]></Node>
<StgValue><ssdm name="sh_amt_15"/></StgValue>
</operation>

<operation id="1175" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:912  %tmp_6_15 = icmp eq i12 %F2_15, 16

]]></Node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:913  %tmp_155 = trunc i54 %man_V_2_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:915  %tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_15, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:916  %icmp16 = icmp eq i7 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="icmp16"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:937  %empty_32 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1626  store i32 %dataIn_V_load_4_13, i32* %dataOut_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1703  store i32 %tmp_16_13, i32* %dataOut_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1704  %OP1_V_4_14_cast = sext i32 %dataIn_V_load_4_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_14_cast"/></StgValue>
</operation>

<operation id="1183" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1705  %p_Val2_2_14 = mul i48 %OP1_V_4_14_cast, %OP1_V_4_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_14"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1706  %tmp_16_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1956  %OP1_V_1_13_cast = sext i32 %tmp_23_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_13_cast"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1957  %p_Val2_4_13 = mul i48 %OP1_V_1_13_cast, %OP1_V_4_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_13"/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1958  %tmp_26_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_13"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1188" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:84  %dataOut_V_addr_79 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_79"/></StgValue>
</operation>

<operation id="1189" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:116  %dataOut_V_addr_111 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_111"/></StgValue>
</operation>

<operation id="1190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:911  %sh_amt_15_cast = sext i12 %sh_amt_15 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_15_cast"/></StgValue>
</operation>

<operation id="1191" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:914  %tmp_11_15 = icmp ult i12 %sh_amt_15, 54

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1192" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:917  %tmp_17_15 = zext i32 %sh_amt_15_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="1193" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:918  %tmp_18_15 = ashr i54 %man_V_2_15, %tmp_17_15

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="1194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:919  %tmp_157 = trunc i54 %tmp_18_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1195" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:920  %storemerge_15 = select i1 %tmp_153, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_15"/></StgValue>
</operation>

<operation id="1196" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:922  %sel_tmp192 = xor i1 %tmp_9_15, true

]]></Node>
<StgValue><ssdm name="sel_tmp192"/></StgValue>
</operation>

<operation id="1197" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:923  %sel_tmp193 = and i1 %tmp_6_15, %sel_tmp192

]]></Node>
<StgValue><ssdm name="sel_tmp193"/></StgValue>
</operation>

<operation id="1198" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:924  %sel_tmp194 = select i1 %sel_tmp193, i32 %tmp_155, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp194"/></StgValue>
</operation>

<operation id="1199" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:925  %sel_tmp390_demorgan = or i1 %tmp_9_15, %tmp_6_15

]]></Node>
<StgValue><ssdm name="sel_tmp390_demorgan"/></StgValue>
</operation>

<operation id="1200" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:926  %sel_tmp195 = xor i1 %sel_tmp390_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp195"/></StgValue>
</operation>

<operation id="1201" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:927  %sel_tmp196 = and i1 %tmp_1_15, %sel_tmp195

]]></Node>
<StgValue><ssdm name="sel_tmp196"/></StgValue>
</operation>

<operation id="1202" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:928  %sel_tmp197 = xor i1 %tmp_11_15, true

]]></Node>
<StgValue><ssdm name="sel_tmp197"/></StgValue>
</operation>

<operation id="1203" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:929  %sel_tmp198 = and i1 %sel_tmp196, %sel_tmp197

]]></Node>
<StgValue><ssdm name="sel_tmp198"/></StgValue>
</operation>

<operation id="1204" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:930  %sel_tmp199 = select i1 %sel_tmp198, i32 %storemerge_15, i32 %sel_tmp194

]]></Node>
<StgValue><ssdm name="sel_tmp199"/></StgValue>
</operation>

<operation id="1205" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:931  %sel_tmp200 = and i1 %sel_tmp196, %tmp_11_15

]]></Node>
<StgValue><ssdm name="sel_tmp200"/></StgValue>
</operation>

<operation id="1206" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:932  %sel_tmp201 = select i1 %sel_tmp200, i32 %tmp_157, i32 %sel_tmp199

]]></Node>
<StgValue><ssdm name="sel_tmp201"/></StgValue>
</operation>

<operation id="1207" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:933  %sel_tmp405_demorgan = or i1 %sel_tmp390_demorgan, %tmp_1_15

]]></Node>
<StgValue><ssdm name="sel_tmp405_demorgan"/></StgValue>
</operation>

<operation id="1208" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:934  %sel_tmp202 = xor i1 %sel_tmp405_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp202"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:935  %sel_tmp203 = and i1 %icmp16, %sel_tmp202

]]></Node>
<StgValue><ssdm name="sel_tmp203"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:937  %empty_32 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:938  %input_data_val17 = extractvalue { float, i1 } %empty_32, 0

]]></Node>
<StgValue><ssdm name="input_data_val17"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:939  %d_assign_16 = fpext float %input_data_val17 to double

]]></Node>
<StgValue><ssdm name="d_assign_16"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:940  %ireg_V_16 = bitcast double %d_assign_16 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_16"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:941  %tmp_158 = trunc i64 %ireg_V_16 to i63

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:942  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_16, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:943  %p_Result_1_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_16, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_16"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:945  %tmp_160 = trunc i64 %ireg_V_16 to i52

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:950  %tmp_9_16 = icmp eq i63 %tmp_158, 0

]]></Node>
<StgValue><ssdm name="tmp_9_16"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1831  store i32 %tmp_23_13, i32* %dataOut_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1832  %OP1_V_14_cast = sext i32 %tmp_16_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_14_cast"/></StgValue>
</operation>

<operation id="1221" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1833  %p_Val2_3_14 = mul i48 %OP1_V_14_cast, %OP1_V_4_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_14"/></StgValue>
</operation>

<operation id="1222" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1834  %tmp_23_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="1223" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1959  store i32 %tmp_26_13, i32* %dataOut_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2084  %OP1_V_2_13_cast = sext i32 %tmp_26_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_13_cast"/></StgValue>
</operation>

<operation id="1225" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2085  %p_Val2_5_13 = mul i48 %OP1_V_2_13_cast, %OP1_V_4_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_13"/></StgValue>
</operation>

<operation id="1226" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2086  %tmp_29_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:21  %dataOut_V_addr_15 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_15"/></StgValue>
</operation>

<operation id="1228" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:148  %dataOut_V_addr_143 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_143"/></StgValue>
</operation>

<operation id="1229" st_id="45" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="sel_tmp203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:921  %tmp_20_15 = shl i32 %tmp_155, %sh_amt_15_cast

]]></Node>
<StgValue><ssdm name="tmp_20_15"/></StgValue>
</operation>

<operation id="1230" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:936  %dataIn_V_load_4_15 = select i1 %sel_tmp203, i32 %tmp_20_15, i32 %sel_tmp201

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_15"/></StgValue>
</operation>

<operation id="1231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:944  %tmp_4_16 = zext i11 %p_Result_1_16 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="1232" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:946  %tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:947  %p_Result_10_16 = zext i53 %tmp_28 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_16"/></StgValue>
</operation>

<operation id="1234" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:948  %man_V_1_16 = sub i54 0, %p_Result_10_16

]]></Node>
<StgValue><ssdm name="man_V_1_16"/></StgValue>
</operation>

<operation id="1235" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:949  %man_V_2_16 = select i1 %tmp_159, i54 %man_V_1_16, i54 %p_Result_10_16

]]></Node>
<StgValue><ssdm name="man_V_2_16"/></StgValue>
</operation>

<operation id="1236" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:951  %F2_16 = sub i12 1075, %tmp_4_16

]]></Node>
<StgValue><ssdm name="F2_16"/></StgValue>
</operation>

<operation id="1237" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:952  %tmp_1_16 = icmp sgt i12 %F2_16, 16

]]></Node>
<StgValue><ssdm name="tmp_1_16"/></StgValue>
</operation>

<operation id="1238" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:953  %tmp_3_16 = add i12 -16, %F2_16

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>

<operation id="1239" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:954  %tmp_5_16 = sub i12 16, %F2_16

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="1240" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:955  %sh_amt_16 = select i1 %tmp_1_16, i12 %tmp_3_16, i12 %tmp_5_16

]]></Node>
<StgValue><ssdm name="sh_amt_16"/></StgValue>
</operation>

<operation id="1241" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:957  %tmp_6_16 = icmp eq i12 %F2_16, 16

]]></Node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1242" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:958  %tmp_161 = trunc i54 %man_V_2_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1243" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:960  %tmp_162 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_16, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1244" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:961  %icmp17 = icmp eq i7 %tmp_162, 0

]]></Node>
<StgValue><ssdm name="icmp17"/></StgValue>
</operation>

<operation id="1245" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1627  store i32 %dataIn_V_load_4_14, i32* %dataOut_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1960  %OP1_V_1_14_cast = sext i32 %tmp_23_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_14_cast"/></StgValue>
</operation>

<operation id="1247" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1961  %p_Val2_4_14 = mul i48 %OP1_V_1_14_cast, %OP1_V_4_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_14"/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1962  %tmp_26_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_14"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2087  store i32 %tmp_29_13, i32* %dataOut_V_addr_143, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1250" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:53  %dataOut_V_addr_48 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_48"/></StgValue>
</operation>

<operation id="1251" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:85  %dataOut_V_addr_80 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_80"/></StgValue>
</operation>

<operation id="1252" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:956  %sh_amt_16_cast = sext i12 %sh_amt_16 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_16_cast"/></StgValue>
</operation>

<operation id="1253" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:959  %tmp_11_16 = icmp ult i12 %sh_amt_16, 54

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1254" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:962  %tmp_17_16 = zext i32 %sh_amt_16_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="1255" st_id="46" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:963  %tmp_18_16 = ashr i54 %man_V_2_16, %tmp_17_16

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="1256" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:964  %tmp_163 = trunc i54 %tmp_18_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1257" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:965  %storemerge_16 = select i1 %tmp_159, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_16"/></StgValue>
</operation>

<operation id="1258" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:967  %sel_tmp204 = xor i1 %tmp_9_16, true

]]></Node>
<StgValue><ssdm name="sel_tmp204"/></StgValue>
</operation>

<operation id="1259" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:968  %sel_tmp205 = and i1 %tmp_6_16, %sel_tmp204

]]></Node>
<StgValue><ssdm name="sel_tmp205"/></StgValue>
</operation>

<operation id="1260" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:969  %sel_tmp206 = select i1 %sel_tmp205, i32 %tmp_161, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp206"/></StgValue>
</operation>

<operation id="1261" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:970  %sel_tmp414_demorgan = or i1 %tmp_9_16, %tmp_6_16

]]></Node>
<StgValue><ssdm name="sel_tmp414_demorgan"/></StgValue>
</operation>

<operation id="1262" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:971  %sel_tmp207 = xor i1 %sel_tmp414_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp207"/></StgValue>
</operation>

<operation id="1263" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:972  %sel_tmp208 = and i1 %tmp_1_16, %sel_tmp207

]]></Node>
<StgValue><ssdm name="sel_tmp208"/></StgValue>
</operation>

<operation id="1264" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:973  %sel_tmp209 = xor i1 %tmp_11_16, true

]]></Node>
<StgValue><ssdm name="sel_tmp209"/></StgValue>
</operation>

<operation id="1265" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:974  %sel_tmp210 = and i1 %sel_tmp208, %sel_tmp209

]]></Node>
<StgValue><ssdm name="sel_tmp210"/></StgValue>
</operation>

<operation id="1266" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:975  %sel_tmp211 = select i1 %sel_tmp210, i32 %storemerge_16, i32 %sel_tmp206

]]></Node>
<StgValue><ssdm name="sel_tmp211"/></StgValue>
</operation>

<operation id="1267" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:976  %sel_tmp212 = and i1 %sel_tmp208, %tmp_11_16

]]></Node>
<StgValue><ssdm name="sel_tmp212"/></StgValue>
</operation>

<operation id="1268" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:977  %sel_tmp213 = select i1 %sel_tmp212, i32 %tmp_163, i32 %sel_tmp211

]]></Node>
<StgValue><ssdm name="sel_tmp213"/></StgValue>
</operation>

<operation id="1269" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:978  %sel_tmp429_demorgan = or i1 %sel_tmp414_demorgan, %tmp_1_16

]]></Node>
<StgValue><ssdm name="sel_tmp429_demorgan"/></StgValue>
</operation>

<operation id="1270" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:979  %sel_tmp214 = xor i1 %sel_tmp429_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp214"/></StgValue>
</operation>

<operation id="1271" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:980  %sel_tmp215 = and i1 %icmp17, %sel_tmp214

]]></Node>
<StgValue><ssdm name="sel_tmp215"/></StgValue>
</operation>

<operation id="1272" st_id="46" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:982  %empty_33 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1273" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1707  store i32 %tmp_16_14, i32* %dataOut_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1708  %OP1_V_4_15_cast = sext i32 %dataIn_V_load_4_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_15_cast"/></StgValue>
</operation>

<operation id="1275" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1709  %p_Val2_2_15 = mul i48 %OP1_V_4_15_cast, %OP1_V_4_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_15"/></StgValue>
</operation>

<operation id="1276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1710  %tmp_16_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>

<operation id="1277" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1835  store i32 %tmp_23_14, i32* %dataOut_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2088  %OP1_V_2_14_cast = sext i32 %tmp_26_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_14_cast"/></StgValue>
</operation>

<operation id="1279" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2089  %p_Val2_5_14 = mul i48 %OP1_V_2_14_cast, %OP1_V_4_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_14"/></StgValue>
</operation>

<operation id="1280" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2090  %tmp_29_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:117  %dataOut_V_addr_112 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_112"/></StgValue>
</operation>

<operation id="1282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:149  %dataOut_V_addr_144 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_144"/></StgValue>
</operation>

<operation id="1283" st_id="47" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="sel_tmp215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:966  %tmp_20_16 = shl i32 %tmp_161, %sh_amt_16_cast

]]></Node>
<StgValue><ssdm name="tmp_20_16"/></StgValue>
</operation>

<operation id="1284" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:981  %dataIn_V_load_4_16 = select i1 %sel_tmp215, i32 %tmp_20_16, i32 %sel_tmp213

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_16"/></StgValue>
</operation>

<operation id="1285" st_id="47" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:982  %empty_33 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:983  %input_data_val18 = extractvalue { float, i1 } %empty_33, 0

]]></Node>
<StgValue><ssdm name="input_data_val18"/></StgValue>
</operation>

<operation id="1287" st_id="47" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:984  %d_assign_17 = fpext float %input_data_val18 to double

]]></Node>
<StgValue><ssdm name="d_assign_17"/></StgValue>
</operation>

<operation id="1288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:985  %ireg_V_17 = bitcast double %d_assign_17 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_17"/></StgValue>
</operation>

<operation id="1289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:986  %tmp_164 = trunc i64 %ireg_V_17 to i63

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:987  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_17, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:988  %p_Result_1_17 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_17, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_17"/></StgValue>
</operation>

<operation id="1292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:990  %tmp_166 = trunc i64 %ireg_V_17 to i52

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1293" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:995  %tmp_9_17 = icmp eq i63 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="tmp_9_17"/></StgValue>
</operation>

<operation id="1294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1836  %OP1_V_15_cast = sext i32 %tmp_16_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_15_cast"/></StgValue>
</operation>

<operation id="1295" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1837  %p_Val2_3_15 = mul i48 %OP1_V_15_cast, %OP1_V_4_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_15"/></StgValue>
</operation>

<operation id="1296" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1838  %tmp_23_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_15"/></StgValue>
</operation>

<operation id="1297" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1963  store i32 %tmp_26_14, i32* %dataOut_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2091  store i32 %tmp_29_14, i32* %dataOut_V_addr_144, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:22  %dataOut_V_addr_16 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_16"/></StgValue>
</operation>

<operation id="1300" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:54  %dataOut_V_addr_49 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_49"/></StgValue>
</operation>

<operation id="1301" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:989  %tmp_4_17 = zext i11 %p_Result_1_17 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="1302" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:991  %tmp_29 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_166)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1303" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:992  %p_Result_10_17 = zext i53 %tmp_29 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_17"/></StgValue>
</operation>

<operation id="1304" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:993  %man_V_1_17 = sub i54 0, %p_Result_10_17

]]></Node>
<StgValue><ssdm name="man_V_1_17"/></StgValue>
</operation>

<operation id="1305" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:994  %man_V_2_17 = select i1 %tmp_165, i54 %man_V_1_17, i54 %p_Result_10_17

]]></Node>
<StgValue><ssdm name="man_V_2_17"/></StgValue>
</operation>

<operation id="1306" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:996  %F2_17 = sub i12 1075, %tmp_4_17

]]></Node>
<StgValue><ssdm name="F2_17"/></StgValue>
</operation>

<operation id="1307" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:997  %tmp_1_17 = icmp sgt i12 %F2_17, 16

]]></Node>
<StgValue><ssdm name="tmp_1_17"/></StgValue>
</operation>

<operation id="1308" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:998  %tmp_3_17 = add i12 -16, %F2_17

]]></Node>
<StgValue><ssdm name="tmp_3_17"/></StgValue>
</operation>

<operation id="1309" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:999  %tmp_5_17 = sub i12 16, %F2_17

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="1310" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1000  %sh_amt_17 = select i1 %tmp_1_17, i12 %tmp_3_17, i12 %tmp_5_17

]]></Node>
<StgValue><ssdm name="sh_amt_17"/></StgValue>
</operation>

<operation id="1311" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1002  %tmp_6_17 = icmp eq i12 %F2_17, 16

]]></Node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1312" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1003  %tmp_167 = trunc i54 %man_V_2_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1313" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1005  %tmp_168 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_17, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1314" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1006  %icmp18 = icmp eq i7 %tmp_168, 0

]]></Node>
<StgValue><ssdm name="icmp18"/></StgValue>
</operation>

<operation id="1315" st_id="48" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1027  %empty_34 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1316" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1628  store i32 %dataIn_V_load_4_15, i32* %dataOut_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1711  store i32 %tmp_16_15, i32* %dataOut_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1712  %OP1_V_4_16_cast = sext i32 %dataIn_V_load_4_16 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_16_cast"/></StgValue>
</operation>

<operation id="1319" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1713  %p_Val2_2_16 = mul i48 %OP1_V_4_16_cast, %OP1_V_4_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_16"/></StgValue>
</operation>

<operation id="1320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1714  %tmp_16_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>

<operation id="1321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1964  %OP1_V_1_15_cast = sext i32 %tmp_23_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_15_cast"/></StgValue>
</operation>

<operation id="1322" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1965  %p_Val2_4_15 = mul i48 %OP1_V_1_15_cast, %OP1_V_4_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_15"/></StgValue>
</operation>

<operation id="1323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1966  %tmp_26_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_15"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1324" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:86  %dataOut_V_addr_81 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_81"/></StgValue>
</operation>

<operation id="1325" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:118  %dataOut_V_addr_113 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_113"/></StgValue>
</operation>

<operation id="1326" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1001  %sh_amt_17_cast = sext i12 %sh_amt_17 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_17_cast"/></StgValue>
</operation>

<operation id="1327" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1004  %tmp_11_17 = icmp ult i12 %sh_amt_17, 54

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1328" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1007  %tmp_17_17 = zext i32 %sh_amt_17_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="1329" st_id="49" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1008  %tmp_18_17 = ashr i54 %man_V_2_17, %tmp_17_17

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="1330" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1009  %tmp_169 = trunc i54 %tmp_18_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1331" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1010  %storemerge_17 = select i1 %tmp_165, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_17"/></StgValue>
</operation>

<operation id="1332" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1012  %sel_tmp216 = xor i1 %tmp_9_17, true

]]></Node>
<StgValue><ssdm name="sel_tmp216"/></StgValue>
</operation>

<operation id="1333" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1013  %sel_tmp217 = and i1 %tmp_6_17, %sel_tmp216

]]></Node>
<StgValue><ssdm name="sel_tmp217"/></StgValue>
</operation>

<operation id="1334" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1014  %sel_tmp218 = select i1 %sel_tmp217, i32 %tmp_167, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp218"/></StgValue>
</operation>

<operation id="1335" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1015  %sel_tmp438_demorgan = or i1 %tmp_9_17, %tmp_6_17

]]></Node>
<StgValue><ssdm name="sel_tmp438_demorgan"/></StgValue>
</operation>

<operation id="1336" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1016  %sel_tmp219 = xor i1 %sel_tmp438_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp219"/></StgValue>
</operation>

<operation id="1337" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1017  %sel_tmp220 = and i1 %tmp_1_17, %sel_tmp219

]]></Node>
<StgValue><ssdm name="sel_tmp220"/></StgValue>
</operation>

<operation id="1338" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1018  %sel_tmp221 = xor i1 %tmp_11_17, true

]]></Node>
<StgValue><ssdm name="sel_tmp221"/></StgValue>
</operation>

<operation id="1339" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1019  %sel_tmp222 = and i1 %sel_tmp220, %sel_tmp221

]]></Node>
<StgValue><ssdm name="sel_tmp222"/></StgValue>
</operation>

<operation id="1340" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1020  %sel_tmp223 = select i1 %sel_tmp222, i32 %storemerge_17, i32 %sel_tmp218

]]></Node>
<StgValue><ssdm name="sel_tmp223"/></StgValue>
</operation>

<operation id="1341" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1021  %sel_tmp224 = and i1 %sel_tmp220, %tmp_11_17

]]></Node>
<StgValue><ssdm name="sel_tmp224"/></StgValue>
</operation>

<operation id="1342" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1022  %sel_tmp225 = select i1 %sel_tmp224, i32 %tmp_169, i32 %sel_tmp223

]]></Node>
<StgValue><ssdm name="sel_tmp225"/></StgValue>
</operation>

<operation id="1343" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1023  %sel_tmp453_demorgan = or i1 %sel_tmp438_demorgan, %tmp_1_17

]]></Node>
<StgValue><ssdm name="sel_tmp453_demorgan"/></StgValue>
</operation>

<operation id="1344" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1024  %sel_tmp226 = xor i1 %sel_tmp453_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp226"/></StgValue>
</operation>

<operation id="1345" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1025  %sel_tmp227 = and i1 %icmp18, %sel_tmp226

]]></Node>
<StgValue><ssdm name="sel_tmp227"/></StgValue>
</operation>

<operation id="1346" st_id="49" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1027  %empty_34 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1347" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1028  %input_data_val19 = extractvalue { float, i1 } %empty_34, 0

]]></Node>
<StgValue><ssdm name="input_data_val19"/></StgValue>
</operation>

<operation id="1348" st_id="49" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1029  %d_assign_18 = fpext float %input_data_val19 to double

]]></Node>
<StgValue><ssdm name="d_assign_18"/></StgValue>
</operation>

<operation id="1349" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1030  %ireg_V_18 = bitcast double %d_assign_18 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_18"/></StgValue>
</operation>

<operation id="1350" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1031  %tmp_170 = trunc i64 %ireg_V_18 to i63

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1351" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1032  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1352" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1033  %p_Result_1_18 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_18, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_18"/></StgValue>
</operation>

<operation id="1353" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1035  %tmp_172 = trunc i64 %ireg_V_18 to i52

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1354" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1040  %tmp_9_18 = icmp eq i63 %tmp_170, 0

]]></Node>
<StgValue><ssdm name="tmp_9_18"/></StgValue>
</operation>

<operation id="1355" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1839  store i32 %tmp_23_15, i32* %dataOut_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1356" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1840  %OP1_V_16_cast = sext i32 %tmp_16_16 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="1357" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1841  %p_Val2_3_16 = mul i48 %OP1_V_16_cast, %OP1_V_4_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_16"/></StgValue>
</operation>

<operation id="1358" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1842  %tmp_23_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_16"/></StgValue>
</operation>

<operation id="1359" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1967  store i32 %tmp_26_15, i32* %dataOut_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2092  %OP1_V_2_15_cast = sext i32 %tmp_26_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_15_cast"/></StgValue>
</operation>

<operation id="1361" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2093  %p_Val2_5_15 = mul i48 %OP1_V_2_15_cast, %OP1_V_4_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_15"/></StgValue>
</operation>

<operation id="1362" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2094  %tmp_29_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_15"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1363" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:23  %dataOut_V_addr_17 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_17"/></StgValue>
</operation>

<operation id="1364" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:150  %dataOut_V_addr_145 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_145"/></StgValue>
</operation>

<operation id="1365" st_id="50" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="sel_tmp227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1011  %tmp_20_17 = shl i32 %tmp_167, %sh_amt_17_cast

]]></Node>
<StgValue><ssdm name="tmp_20_17"/></StgValue>
</operation>

<operation id="1366" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1026  %dataIn_V_load_4_17 = select i1 %sel_tmp227, i32 %tmp_20_17, i32 %sel_tmp225

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_17"/></StgValue>
</operation>

<operation id="1367" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1034  %tmp_4_18 = zext i11 %p_Result_1_18 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="1368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1036  %tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_172)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1369" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1037  %p_Result_10_18 = zext i53 %tmp_30 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_18"/></StgValue>
</operation>

<operation id="1370" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1038  %man_V_1_18 = sub i54 0, %p_Result_10_18

]]></Node>
<StgValue><ssdm name="man_V_1_18"/></StgValue>
</operation>

<operation id="1371" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1039  %man_V_2_18 = select i1 %tmp_171, i54 %man_V_1_18, i54 %p_Result_10_18

]]></Node>
<StgValue><ssdm name="man_V_2_18"/></StgValue>
</operation>

<operation id="1372" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1041  %F2_18 = sub i12 1075, %tmp_4_18

]]></Node>
<StgValue><ssdm name="F2_18"/></StgValue>
</operation>

<operation id="1373" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1042  %tmp_1_18 = icmp sgt i12 %F2_18, 16

]]></Node>
<StgValue><ssdm name="tmp_1_18"/></StgValue>
</operation>

<operation id="1374" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1043  %tmp_3_18 = add i12 -16, %F2_18

]]></Node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>

<operation id="1375" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1044  %tmp_5_18 = sub i12 16, %F2_18

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="1376" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1045  %sh_amt_18 = select i1 %tmp_1_18, i12 %tmp_3_18, i12 %tmp_5_18

]]></Node>
<StgValue><ssdm name="sh_amt_18"/></StgValue>
</operation>

<operation id="1377" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1047  %tmp_6_18 = icmp eq i12 %F2_18, 16

]]></Node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1378" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1048  %tmp_173 = trunc i54 %man_V_2_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1379" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1050  %tmp_174 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_18, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1380" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1051  %icmp19 = icmp eq i7 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="icmp19"/></StgValue>
</operation>

<operation id="1381" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1629  store i32 %dataIn_V_load_4_16, i32* %dataOut_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1968  %OP1_V_1_16_cast = sext i32 %tmp_23_16 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_16_cast"/></StgValue>
</operation>

<operation id="1383" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1969  %p_Val2_4_16 = mul i48 %OP1_V_1_16_cast, %OP1_V_4_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_16"/></StgValue>
</operation>

<operation id="1384" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1970  %tmp_26_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_16"/></StgValue>
</operation>

<operation id="1385" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2095  store i32 %tmp_29_15, i32* %dataOut_V_addr_145, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1386" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:55  %dataOut_V_addr_50 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_50"/></StgValue>
</operation>

<operation id="1387" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:87  %dataOut_V_addr_82 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_82"/></StgValue>
</operation>

<operation id="1388" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1046  %sh_amt_18_cast = sext i12 %sh_amt_18 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_18_cast"/></StgValue>
</operation>

<operation id="1389" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1049  %tmp_11_18 = icmp ult i12 %sh_amt_18, 54

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1390" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1052  %tmp_17_18 = zext i32 %sh_amt_18_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="1391" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1053  %tmp_18_18 = ashr i54 %man_V_2_18, %tmp_17_18

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="1392" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1054  %tmp_175 = trunc i54 %tmp_18_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1393" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1055  %storemerge_18 = select i1 %tmp_171, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_18"/></StgValue>
</operation>

<operation id="1394" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1057  %sel_tmp228 = xor i1 %tmp_9_18, true

]]></Node>
<StgValue><ssdm name="sel_tmp228"/></StgValue>
</operation>

<operation id="1395" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1058  %sel_tmp229 = and i1 %tmp_6_18, %sel_tmp228

]]></Node>
<StgValue><ssdm name="sel_tmp229"/></StgValue>
</operation>

<operation id="1396" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1059  %sel_tmp230 = select i1 %sel_tmp229, i32 %tmp_173, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp230"/></StgValue>
</operation>

<operation id="1397" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1060  %sel_tmp462_demorgan = or i1 %tmp_9_18, %tmp_6_18

]]></Node>
<StgValue><ssdm name="sel_tmp462_demorgan"/></StgValue>
</operation>

<operation id="1398" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1061  %sel_tmp231 = xor i1 %sel_tmp462_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp231"/></StgValue>
</operation>

<operation id="1399" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1062  %sel_tmp232 = and i1 %tmp_1_18, %sel_tmp231

]]></Node>
<StgValue><ssdm name="sel_tmp232"/></StgValue>
</operation>

<operation id="1400" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1063  %sel_tmp233 = xor i1 %tmp_11_18, true

]]></Node>
<StgValue><ssdm name="sel_tmp233"/></StgValue>
</operation>

<operation id="1401" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1064  %sel_tmp234 = and i1 %sel_tmp232, %sel_tmp233

]]></Node>
<StgValue><ssdm name="sel_tmp234"/></StgValue>
</operation>

<operation id="1402" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1065  %sel_tmp235 = select i1 %sel_tmp234, i32 %storemerge_18, i32 %sel_tmp230

]]></Node>
<StgValue><ssdm name="sel_tmp235"/></StgValue>
</operation>

<operation id="1403" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1066  %sel_tmp236 = and i1 %sel_tmp232, %tmp_11_18

]]></Node>
<StgValue><ssdm name="sel_tmp236"/></StgValue>
</operation>

<operation id="1404" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1067  %sel_tmp237 = select i1 %sel_tmp236, i32 %tmp_175, i32 %sel_tmp235

]]></Node>
<StgValue><ssdm name="sel_tmp237"/></StgValue>
</operation>

<operation id="1405" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1068  %sel_tmp477_demorgan = or i1 %sel_tmp462_demorgan, %tmp_1_18

]]></Node>
<StgValue><ssdm name="sel_tmp477_demorgan"/></StgValue>
</operation>

<operation id="1406" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1069  %sel_tmp238 = xor i1 %sel_tmp477_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp238"/></StgValue>
</operation>

<operation id="1407" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1070  %sel_tmp239 = and i1 %icmp19, %sel_tmp238

]]></Node>
<StgValue><ssdm name="sel_tmp239"/></StgValue>
</operation>

<operation id="1408" st_id="51" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1072  %empty_35 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1409" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1715  store i32 %tmp_16_16, i32* %dataOut_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1716  %OP1_V_4_17_cast = sext i32 %dataIn_V_load_4_17 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_17_cast"/></StgValue>
</operation>

<operation id="1411" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1717  %p_Val2_2_17 = mul i48 %OP1_V_4_17_cast, %OP1_V_4_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_17"/></StgValue>
</operation>

<operation id="1412" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1718  %tmp_16_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>

<operation id="1413" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1843  store i32 %tmp_23_16, i32* %dataOut_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2096  %OP1_V_2_16_cast = sext i32 %tmp_26_16 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_16_cast"/></StgValue>
</operation>

<operation id="1415" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2097  %p_Val2_5_16 = mul i48 %OP1_V_2_16_cast, %OP1_V_4_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_16"/></StgValue>
</operation>

<operation id="1416" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2098  %tmp_29_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_16"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1417" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:119  %dataOut_V_addr_114 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_114"/></StgValue>
</operation>

<operation id="1418" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:151  %dataOut_V_addr_146 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_146"/></StgValue>
</operation>

<operation id="1419" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="sel_tmp239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1056  %tmp_20_18 = shl i32 %tmp_173, %sh_amt_18_cast

]]></Node>
<StgValue><ssdm name="tmp_20_18"/></StgValue>
</operation>

<operation id="1420" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1071  %dataIn_V_load_4_18 = select i1 %sel_tmp239, i32 %tmp_20_18, i32 %sel_tmp237

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_18"/></StgValue>
</operation>

<operation id="1421" st_id="52" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1072  %empty_35 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1422" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1073  %input_data_val20 = extractvalue { float, i1 } %empty_35, 0

]]></Node>
<StgValue><ssdm name="input_data_val20"/></StgValue>
</operation>

<operation id="1423" st_id="52" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1074  %d_assign_19 = fpext float %input_data_val20 to double

]]></Node>
<StgValue><ssdm name="d_assign_19"/></StgValue>
</operation>

<operation id="1424" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1075  %ireg_V_19 = bitcast double %d_assign_19 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_19"/></StgValue>
</operation>

<operation id="1425" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1076  %tmp_176 = trunc i64 %ireg_V_19 to i63

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1426" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1077  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_19, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1427" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1078  %p_Result_1_19 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_19, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_19"/></StgValue>
</operation>

<operation id="1428" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1080  %tmp_178 = trunc i64 %ireg_V_19 to i52

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1429" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1085  %tmp_9_19 = icmp eq i63 %tmp_176, 0

]]></Node>
<StgValue><ssdm name="tmp_9_19"/></StgValue>
</operation>

<operation id="1430" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1844  %OP1_V_17_cast = sext i32 %tmp_16_17 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_17_cast"/></StgValue>
</operation>

<operation id="1431" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1845  %p_Val2_3_17 = mul i48 %OP1_V_17_cast, %OP1_V_4_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_17"/></StgValue>
</operation>

<operation id="1432" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1846  %tmp_23_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_17"/></StgValue>
</operation>

<operation id="1433" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1971  store i32 %tmp_26_16, i32* %dataOut_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2099  store i32 %tmp_29_16, i32* %dataOut_V_addr_146, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:24  %dataOut_V_addr_18 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_18"/></StgValue>
</operation>

<operation id="1436" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:56  %dataOut_V_addr_51 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_51"/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1079  %tmp_4_19 = zext i11 %p_Result_1_19 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="1438" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1081  %tmp_33 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_178)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1439" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1082  %p_Result_10_19 = zext i53 %tmp_33 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_19"/></StgValue>
</operation>

<operation id="1440" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1083  %man_V_1_19 = sub i54 0, %p_Result_10_19

]]></Node>
<StgValue><ssdm name="man_V_1_19"/></StgValue>
</operation>

<operation id="1441" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1084  %man_V_2_19 = select i1 %tmp_177, i54 %man_V_1_19, i54 %p_Result_10_19

]]></Node>
<StgValue><ssdm name="man_V_2_19"/></StgValue>
</operation>

<operation id="1442" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1086  %F2_19 = sub i12 1075, %tmp_4_19

]]></Node>
<StgValue><ssdm name="F2_19"/></StgValue>
</operation>

<operation id="1443" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1087  %tmp_1_19 = icmp sgt i12 %F2_19, 16

]]></Node>
<StgValue><ssdm name="tmp_1_19"/></StgValue>
</operation>

<operation id="1444" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1088  %tmp_3_19 = add i12 -16, %F2_19

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>

<operation id="1445" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1089  %tmp_5_19 = sub i12 16, %F2_19

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="1446" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1090  %sh_amt_19 = select i1 %tmp_1_19, i12 %tmp_3_19, i12 %tmp_5_19

]]></Node>
<StgValue><ssdm name="sh_amt_19"/></StgValue>
</operation>

<operation id="1447" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1092  %tmp_6_19 = icmp eq i12 %F2_19, 16

]]></Node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1448" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1093  %tmp_179 = trunc i54 %man_V_2_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1449" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1095  %tmp_180 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_19, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1450" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1096  %icmp20 = icmp eq i7 %tmp_180, 0

]]></Node>
<StgValue><ssdm name="icmp20"/></StgValue>
</operation>

<operation id="1451" st_id="53" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1117  %empty_36 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1452" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1630  store i32 %dataIn_V_load_4_17, i32* %dataOut_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1719  store i32 %tmp_16_17, i32* %dataOut_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1720  %OP1_V_4_18_cast = sext i32 %dataIn_V_load_4_18 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_18_cast"/></StgValue>
</operation>

<operation id="1455" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1721  %p_Val2_2_18 = mul i48 %OP1_V_4_18_cast, %OP1_V_4_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_18"/></StgValue>
</operation>

<operation id="1456" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1722  %tmp_16_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>

<operation id="1457" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1972  %OP1_V_1_17_cast = sext i32 %tmp_23_17 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_17_cast"/></StgValue>
</operation>

<operation id="1458" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1973  %p_Val2_4_17 = mul i48 %OP1_V_1_17_cast, %OP1_V_4_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_17"/></StgValue>
</operation>

<operation id="1459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1974  %tmp_26_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_17"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1460" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:88  %dataOut_V_addr_83 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_83"/></StgValue>
</operation>

<operation id="1461" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:120  %dataOut_V_addr_115 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_115"/></StgValue>
</operation>

<operation id="1462" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1091  %sh_amt_19_cast = sext i12 %sh_amt_19 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_19_cast"/></StgValue>
</operation>

<operation id="1463" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1094  %tmp_11_19 = icmp ult i12 %sh_amt_19, 54

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1464" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1097  %tmp_17_19 = zext i32 %sh_amt_19_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="1465" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1098  %tmp_18_19 = ashr i54 %man_V_2_19, %tmp_17_19

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="1466" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1099  %tmp_181 = trunc i54 %tmp_18_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1467" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1100  %storemerge_19 = select i1 %tmp_177, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_19"/></StgValue>
</operation>

<operation id="1468" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1102  %sel_tmp240 = xor i1 %tmp_9_19, true

]]></Node>
<StgValue><ssdm name="sel_tmp240"/></StgValue>
</operation>

<operation id="1469" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1103  %sel_tmp241 = and i1 %tmp_6_19, %sel_tmp240

]]></Node>
<StgValue><ssdm name="sel_tmp241"/></StgValue>
</operation>

<operation id="1470" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1104  %sel_tmp242 = select i1 %sel_tmp241, i32 %tmp_179, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp242"/></StgValue>
</operation>

<operation id="1471" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1105  %sel_tmp486_demorgan = or i1 %tmp_9_19, %tmp_6_19

]]></Node>
<StgValue><ssdm name="sel_tmp486_demorgan"/></StgValue>
</operation>

<operation id="1472" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1106  %sel_tmp243 = xor i1 %sel_tmp486_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp243"/></StgValue>
</operation>

<operation id="1473" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1107  %sel_tmp244 = and i1 %tmp_1_19, %sel_tmp243

]]></Node>
<StgValue><ssdm name="sel_tmp244"/></StgValue>
</operation>

<operation id="1474" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1108  %sel_tmp245 = xor i1 %tmp_11_19, true

]]></Node>
<StgValue><ssdm name="sel_tmp245"/></StgValue>
</operation>

<operation id="1475" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1109  %sel_tmp246 = and i1 %sel_tmp244, %sel_tmp245

]]></Node>
<StgValue><ssdm name="sel_tmp246"/></StgValue>
</operation>

<operation id="1476" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1110  %sel_tmp247 = select i1 %sel_tmp246, i32 %storemerge_19, i32 %sel_tmp242

]]></Node>
<StgValue><ssdm name="sel_tmp247"/></StgValue>
</operation>

<operation id="1477" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1111  %sel_tmp248 = and i1 %sel_tmp244, %tmp_11_19

]]></Node>
<StgValue><ssdm name="sel_tmp248"/></StgValue>
</operation>

<operation id="1478" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1112  %sel_tmp249 = select i1 %sel_tmp248, i32 %tmp_181, i32 %sel_tmp247

]]></Node>
<StgValue><ssdm name="sel_tmp249"/></StgValue>
</operation>

<operation id="1479" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1113  %sel_tmp501_demorgan = or i1 %sel_tmp486_demorgan, %tmp_1_19

]]></Node>
<StgValue><ssdm name="sel_tmp501_demorgan"/></StgValue>
</operation>

<operation id="1480" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1114  %sel_tmp250 = xor i1 %sel_tmp501_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp250"/></StgValue>
</operation>

<operation id="1481" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1115  %sel_tmp251 = and i1 %icmp20, %sel_tmp250

]]></Node>
<StgValue><ssdm name="sel_tmp251"/></StgValue>
</operation>

<operation id="1482" st_id="54" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1117  %empty_36 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1483" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1118  %input_data_val21 = extractvalue { float, i1 } %empty_36, 0

]]></Node>
<StgValue><ssdm name="input_data_val21"/></StgValue>
</operation>

<operation id="1484" st_id="54" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1119  %d_assign_20 = fpext float %input_data_val21 to double

]]></Node>
<StgValue><ssdm name="d_assign_20"/></StgValue>
</operation>

<operation id="1485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1120  %ireg_V_20 = bitcast double %d_assign_20 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_20"/></StgValue>
</operation>

<operation id="1486" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1121  %tmp_182 = trunc i64 %ireg_V_20 to i63

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1487" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1122  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_20, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1488" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1123  %p_Result_1_20 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_20, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_20"/></StgValue>
</operation>

<operation id="1489" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1125  %tmp_184 = trunc i64 %ireg_V_20 to i52

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1490" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1130  %tmp_9_20 = icmp eq i63 %tmp_182, 0

]]></Node>
<StgValue><ssdm name="tmp_9_20"/></StgValue>
</operation>

<operation id="1491" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1847  store i32 %tmp_23_17, i32* %dataOut_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1848  %OP1_V_18_cast = sext i32 %tmp_16_18 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_18_cast"/></StgValue>
</operation>

<operation id="1493" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1849  %p_Val2_3_18 = mul i48 %OP1_V_18_cast, %OP1_V_4_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_18"/></StgValue>
</operation>

<operation id="1494" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1850  %tmp_23_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_18"/></StgValue>
</operation>

<operation id="1495" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1975  store i32 %tmp_26_17, i32* %dataOut_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2100  %OP1_V_2_17_cast = sext i32 %tmp_26_17 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_17_cast"/></StgValue>
</operation>

<operation id="1497" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2101  %p_Val2_5_17 = mul i48 %OP1_V_2_17_cast, %OP1_V_4_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_17"/></StgValue>
</operation>

<operation id="1498" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2102  %tmp_29_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_17"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1499" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:25  %dataOut_V_addr_19 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_19"/></StgValue>
</operation>

<operation id="1500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:152  %dataOut_V_addr_147 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_147"/></StgValue>
</operation>

<operation id="1501" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="sel_tmp251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1101  %tmp_20_19 = shl i32 %tmp_179, %sh_amt_19_cast

]]></Node>
<StgValue><ssdm name="tmp_20_19"/></StgValue>
</operation>

<operation id="1502" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1116  %dataIn_V_load_4_19 = select i1 %sel_tmp251, i32 %tmp_20_19, i32 %sel_tmp249

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_19"/></StgValue>
</operation>

<operation id="1503" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1124  %tmp_4_20 = zext i11 %p_Result_1_20 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="1504" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1126  %tmp_36 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_184)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1505" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1127  %p_Result_10_20 = zext i53 %tmp_36 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_20"/></StgValue>
</operation>

<operation id="1506" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1128  %man_V_1_20 = sub i54 0, %p_Result_10_20

]]></Node>
<StgValue><ssdm name="man_V_1_20"/></StgValue>
</operation>

<operation id="1507" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1129  %man_V_2_20 = select i1 %tmp_183, i54 %man_V_1_20, i54 %p_Result_10_20

]]></Node>
<StgValue><ssdm name="man_V_2_20"/></StgValue>
</operation>

<operation id="1508" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1131  %F2_20 = sub i12 1075, %tmp_4_20

]]></Node>
<StgValue><ssdm name="F2_20"/></StgValue>
</operation>

<operation id="1509" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1132  %tmp_1_20 = icmp sgt i12 %F2_20, 16

]]></Node>
<StgValue><ssdm name="tmp_1_20"/></StgValue>
</operation>

<operation id="1510" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1133  %tmp_3_20 = add i12 -16, %F2_20

]]></Node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>

<operation id="1511" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1134  %tmp_5_20 = sub i12 16, %F2_20

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="1512" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1135  %sh_amt_20 = select i1 %tmp_1_20, i12 %tmp_3_20, i12 %tmp_5_20

]]></Node>
<StgValue><ssdm name="sh_amt_20"/></StgValue>
</operation>

<operation id="1513" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1137  %tmp_6_20 = icmp eq i12 %F2_20, 16

]]></Node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1514" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1138  %tmp_185 = trunc i54 %man_V_2_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1515" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1140  %tmp_186 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_20, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1516" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1141  %icmp21 = icmp eq i7 %tmp_186, 0

]]></Node>
<StgValue><ssdm name="icmp21"/></StgValue>
</operation>

<operation id="1517" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1631  store i32 %dataIn_V_load_4_18, i32* %dataOut_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1976  %OP1_V_1_18_cast = sext i32 %tmp_23_18 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_18_cast"/></StgValue>
</operation>

<operation id="1519" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1977  %p_Val2_4_18 = mul i48 %OP1_V_1_18_cast, %OP1_V_4_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_18"/></StgValue>
</operation>

<operation id="1520" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1978  %tmp_26_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_18"/></StgValue>
</operation>

<operation id="1521" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2103  store i32 %tmp_29_17, i32* %dataOut_V_addr_147, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1522" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:57  %dataOut_V_addr_52 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_52"/></StgValue>
</operation>

<operation id="1523" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:89  %dataOut_V_addr_84 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_84"/></StgValue>
</operation>

<operation id="1524" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1136  %sh_amt_20_cast = sext i12 %sh_amt_20 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_20_cast"/></StgValue>
</operation>

<operation id="1525" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1139  %tmp_11_20 = icmp ult i12 %sh_amt_20, 54

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1526" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1142  %tmp_17_20 = zext i32 %sh_amt_20_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="1527" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1143  %tmp_18_20 = ashr i54 %man_V_2_20, %tmp_17_20

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="1528" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1144  %tmp_187 = trunc i54 %tmp_18_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1529" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1145  %storemerge_20 = select i1 %tmp_183, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_20"/></StgValue>
</operation>

<operation id="1530" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1147  %sel_tmp252 = xor i1 %tmp_9_20, true

]]></Node>
<StgValue><ssdm name="sel_tmp252"/></StgValue>
</operation>

<operation id="1531" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1148  %sel_tmp253 = and i1 %tmp_6_20, %sel_tmp252

]]></Node>
<StgValue><ssdm name="sel_tmp253"/></StgValue>
</operation>

<operation id="1532" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1149  %sel_tmp254 = select i1 %sel_tmp253, i32 %tmp_185, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp254"/></StgValue>
</operation>

<operation id="1533" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1150  %sel_tmp510_demorgan = or i1 %tmp_9_20, %tmp_6_20

]]></Node>
<StgValue><ssdm name="sel_tmp510_demorgan"/></StgValue>
</operation>

<operation id="1534" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1151  %sel_tmp255 = xor i1 %sel_tmp510_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp255"/></StgValue>
</operation>

<operation id="1535" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1152  %sel_tmp256 = and i1 %tmp_1_20, %sel_tmp255

]]></Node>
<StgValue><ssdm name="sel_tmp256"/></StgValue>
</operation>

<operation id="1536" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1153  %sel_tmp257 = xor i1 %tmp_11_20, true

]]></Node>
<StgValue><ssdm name="sel_tmp257"/></StgValue>
</operation>

<operation id="1537" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1154  %sel_tmp258 = and i1 %sel_tmp256, %sel_tmp257

]]></Node>
<StgValue><ssdm name="sel_tmp258"/></StgValue>
</operation>

<operation id="1538" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1155  %sel_tmp259 = select i1 %sel_tmp258, i32 %storemerge_20, i32 %sel_tmp254

]]></Node>
<StgValue><ssdm name="sel_tmp259"/></StgValue>
</operation>

<operation id="1539" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1156  %sel_tmp260 = and i1 %sel_tmp256, %tmp_11_20

]]></Node>
<StgValue><ssdm name="sel_tmp260"/></StgValue>
</operation>

<operation id="1540" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1157  %sel_tmp261 = select i1 %sel_tmp260, i32 %tmp_187, i32 %sel_tmp259

]]></Node>
<StgValue><ssdm name="sel_tmp261"/></StgValue>
</operation>

<operation id="1541" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1158  %sel_tmp525_demorgan = or i1 %sel_tmp510_demorgan, %tmp_1_20

]]></Node>
<StgValue><ssdm name="sel_tmp525_demorgan"/></StgValue>
</operation>

<operation id="1542" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1159  %sel_tmp262 = xor i1 %sel_tmp525_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp262"/></StgValue>
</operation>

<operation id="1543" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1160  %sel_tmp263 = and i1 %icmp21, %sel_tmp262

]]></Node>
<StgValue><ssdm name="sel_tmp263"/></StgValue>
</operation>

<operation id="1544" st_id="56" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1162  %empty_37 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1545" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1723  store i32 %tmp_16_18, i32* %dataOut_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1724  %OP1_V_4_19_cast = sext i32 %dataIn_V_load_4_19 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_19_cast"/></StgValue>
</operation>

<operation id="1547" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1725  %p_Val2_2_19 = mul i48 %OP1_V_4_19_cast, %OP1_V_4_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_19"/></StgValue>
</operation>

<operation id="1548" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1726  %tmp_16_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_19"/></StgValue>
</operation>

<operation id="1549" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1851  store i32 %tmp_23_18, i32* %dataOut_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2104  %OP1_V_2_18_cast = sext i32 %tmp_26_18 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_18_cast"/></StgValue>
</operation>

<operation id="1551" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2105  %p_Val2_5_18 = mul i48 %OP1_V_2_18_cast, %OP1_V_4_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_18"/></StgValue>
</operation>

<operation id="1552" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2106  %tmp_29_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_18"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1553" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:121  %dataOut_V_addr_116 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_116"/></StgValue>
</operation>

<operation id="1554" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:153  %dataOut_V_addr_148 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_148"/></StgValue>
</operation>

<operation id="1555" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="sel_tmp263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1146  %tmp_20_20 = shl i32 %tmp_185, %sh_amt_20_cast

]]></Node>
<StgValue><ssdm name="tmp_20_20"/></StgValue>
</operation>

<operation id="1556" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1161  %dataIn_V_load_4_20 = select i1 %sel_tmp263, i32 %tmp_20_20, i32 %sel_tmp261

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_20"/></StgValue>
</operation>

<operation id="1557" st_id="57" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1162  %empty_37 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1558" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1163  %input_data_val22 = extractvalue { float, i1 } %empty_37, 0

]]></Node>
<StgValue><ssdm name="input_data_val22"/></StgValue>
</operation>

<operation id="1559" st_id="57" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1164  %d_assign_21 = fpext float %input_data_val22 to double

]]></Node>
<StgValue><ssdm name="d_assign_21"/></StgValue>
</operation>

<operation id="1560" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1165  %ireg_V_21 = bitcast double %d_assign_21 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_21"/></StgValue>
</operation>

<operation id="1561" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1166  %tmp_188 = trunc i64 %ireg_V_21 to i63

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1562" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1167  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_21, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1563" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1168  %p_Result_1_21 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_21, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_21"/></StgValue>
</operation>

<operation id="1564" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1170  %tmp_190 = trunc i64 %ireg_V_21 to i52

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1565" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1175  %tmp_9_21 = icmp eq i63 %tmp_188, 0

]]></Node>
<StgValue><ssdm name="tmp_9_21"/></StgValue>
</operation>

<operation id="1566" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1852  %OP1_V_19_cast = sext i32 %tmp_16_19 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_19_cast"/></StgValue>
</operation>

<operation id="1567" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1853  %p_Val2_3_19 = mul i48 %OP1_V_19_cast, %OP1_V_4_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_19"/></StgValue>
</operation>

<operation id="1568" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1854  %tmp_23_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_19"/></StgValue>
</operation>

<operation id="1569" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1979  store i32 %tmp_26_18, i32* %dataOut_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2107  store i32 %tmp_29_18, i32* %dataOut_V_addr_148, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1571" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:26  %dataOut_V_addr_20 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_20"/></StgValue>
</operation>

<operation id="1572" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:58  %dataOut_V_addr_53 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_53"/></StgValue>
</operation>

<operation id="1573" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1169  %tmp_4_21 = zext i11 %p_Result_1_21 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="1574" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1171  %tmp_37 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_190)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1575" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1172  %p_Result_10_21 = zext i53 %tmp_37 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_21"/></StgValue>
</operation>

<operation id="1576" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1173  %man_V_1_21 = sub i54 0, %p_Result_10_21

]]></Node>
<StgValue><ssdm name="man_V_1_21"/></StgValue>
</operation>

<operation id="1577" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1174  %man_V_2_21 = select i1 %tmp_189, i54 %man_V_1_21, i54 %p_Result_10_21

]]></Node>
<StgValue><ssdm name="man_V_2_21"/></StgValue>
</operation>

<operation id="1578" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1176  %F2_21 = sub i12 1075, %tmp_4_21

]]></Node>
<StgValue><ssdm name="F2_21"/></StgValue>
</operation>

<operation id="1579" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1177  %tmp_1_21 = icmp sgt i12 %F2_21, 16

]]></Node>
<StgValue><ssdm name="tmp_1_21"/></StgValue>
</operation>

<operation id="1580" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1178  %tmp_3_21 = add i12 -16, %F2_21

]]></Node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>

<operation id="1581" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1179  %tmp_5_21 = sub i12 16, %F2_21

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="1582" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1180  %sh_amt_21 = select i1 %tmp_1_21, i12 %tmp_3_21, i12 %tmp_5_21

]]></Node>
<StgValue><ssdm name="sh_amt_21"/></StgValue>
</operation>

<operation id="1583" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1182  %tmp_6_21 = icmp eq i12 %F2_21, 16

]]></Node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1584" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1183  %tmp_191 = trunc i54 %man_V_2_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1585" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1185  %tmp_192 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_21, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1586" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1186  %icmp22 = icmp eq i7 %tmp_192, 0

]]></Node>
<StgValue><ssdm name="icmp22"/></StgValue>
</operation>

<operation id="1587" st_id="58" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1207  %empty_38 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1588" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1632  store i32 %dataIn_V_load_4_19, i32* %dataOut_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1727  store i32 %tmp_16_19, i32* %dataOut_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1728  %OP1_V_4_20_cast = sext i32 %dataIn_V_load_4_20 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_20_cast"/></StgValue>
</operation>

<operation id="1591" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1729  %p_Val2_2_20 = mul i48 %OP1_V_4_20_cast, %OP1_V_4_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_20"/></StgValue>
</operation>

<operation id="1592" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1730  %tmp_16_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_20"/></StgValue>
</operation>

<operation id="1593" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1980  %OP1_V_1_19_cast = sext i32 %tmp_23_19 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_19_cast"/></StgValue>
</operation>

<operation id="1594" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1981  %p_Val2_4_19 = mul i48 %OP1_V_1_19_cast, %OP1_V_4_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_19"/></StgValue>
</operation>

<operation id="1595" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1982  %tmp_26_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_19"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1596" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:90  %dataOut_V_addr_85 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_85"/></StgValue>
</operation>

<operation id="1597" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:122  %dataOut_V_addr_117 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_117"/></StgValue>
</operation>

<operation id="1598" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1181  %sh_amt_21_cast = sext i12 %sh_amt_21 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_21_cast"/></StgValue>
</operation>

<operation id="1599" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1184  %tmp_11_21 = icmp ult i12 %sh_amt_21, 54

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1600" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1187  %tmp_17_21 = zext i32 %sh_amt_21_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="1601" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1188  %tmp_18_21 = ashr i54 %man_V_2_21, %tmp_17_21

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="1602" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1189  %tmp_193 = trunc i54 %tmp_18_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1603" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1190  %storemerge_21 = select i1 %tmp_189, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_21"/></StgValue>
</operation>

<operation id="1604" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1192  %sel_tmp264 = xor i1 %tmp_9_21, true

]]></Node>
<StgValue><ssdm name="sel_tmp264"/></StgValue>
</operation>

<operation id="1605" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1193  %sel_tmp265 = and i1 %tmp_6_21, %sel_tmp264

]]></Node>
<StgValue><ssdm name="sel_tmp265"/></StgValue>
</operation>

<operation id="1606" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1194  %sel_tmp266 = select i1 %sel_tmp265, i32 %tmp_191, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp266"/></StgValue>
</operation>

<operation id="1607" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1195  %sel_tmp534_demorgan = or i1 %tmp_9_21, %tmp_6_21

]]></Node>
<StgValue><ssdm name="sel_tmp534_demorgan"/></StgValue>
</operation>

<operation id="1608" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1196  %sel_tmp267 = xor i1 %sel_tmp534_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp267"/></StgValue>
</operation>

<operation id="1609" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1197  %sel_tmp268 = and i1 %tmp_1_21, %sel_tmp267

]]></Node>
<StgValue><ssdm name="sel_tmp268"/></StgValue>
</operation>

<operation id="1610" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1198  %sel_tmp269 = xor i1 %tmp_11_21, true

]]></Node>
<StgValue><ssdm name="sel_tmp269"/></StgValue>
</operation>

<operation id="1611" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1199  %sel_tmp270 = and i1 %sel_tmp268, %sel_tmp269

]]></Node>
<StgValue><ssdm name="sel_tmp270"/></StgValue>
</operation>

<operation id="1612" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1200  %sel_tmp271 = select i1 %sel_tmp270, i32 %storemerge_21, i32 %sel_tmp266

]]></Node>
<StgValue><ssdm name="sel_tmp271"/></StgValue>
</operation>

<operation id="1613" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1201  %sel_tmp272 = and i1 %sel_tmp268, %tmp_11_21

]]></Node>
<StgValue><ssdm name="sel_tmp272"/></StgValue>
</operation>

<operation id="1614" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1202  %sel_tmp273 = select i1 %sel_tmp272, i32 %tmp_193, i32 %sel_tmp271

]]></Node>
<StgValue><ssdm name="sel_tmp273"/></StgValue>
</operation>

<operation id="1615" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1203  %sel_tmp549_demorgan = or i1 %sel_tmp534_demorgan, %tmp_1_21

]]></Node>
<StgValue><ssdm name="sel_tmp549_demorgan"/></StgValue>
</operation>

<operation id="1616" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1204  %sel_tmp274 = xor i1 %sel_tmp549_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp274"/></StgValue>
</operation>

<operation id="1617" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1205  %sel_tmp275 = and i1 %icmp22, %sel_tmp274

]]></Node>
<StgValue><ssdm name="sel_tmp275"/></StgValue>
</operation>

<operation id="1618" st_id="59" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1207  %empty_38 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1619" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1208  %input_data_val23 = extractvalue { float, i1 } %empty_38, 0

]]></Node>
<StgValue><ssdm name="input_data_val23"/></StgValue>
</operation>

<operation id="1620" st_id="59" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1209  %d_assign_22 = fpext float %input_data_val23 to double

]]></Node>
<StgValue><ssdm name="d_assign_22"/></StgValue>
</operation>

<operation id="1621" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1210  %ireg_V_22 = bitcast double %d_assign_22 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_22"/></StgValue>
</operation>

<operation id="1622" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1211  %tmp_194 = trunc i64 %ireg_V_22 to i63

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1623" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1212  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_22, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1624" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1213  %p_Result_1_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_22, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_22"/></StgValue>
</operation>

<operation id="1625" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1215  %tmp_196 = trunc i64 %ireg_V_22 to i52

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1626" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1220  %tmp_9_22 = icmp eq i63 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="tmp_9_22"/></StgValue>
</operation>

<operation id="1627" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1855  store i32 %tmp_23_19, i32* %dataOut_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1856  %OP1_V_20_cast = sext i32 %tmp_16_20 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_20_cast"/></StgValue>
</operation>

<operation id="1629" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1857  %p_Val2_3_20 = mul i48 %OP1_V_20_cast, %OP1_V_4_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_20"/></StgValue>
</operation>

<operation id="1630" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1858  %tmp_23_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_20"/></StgValue>
</operation>

<operation id="1631" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1983  store i32 %tmp_26_19, i32* %dataOut_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2108  %OP1_V_2_19_cast = sext i32 %tmp_26_19 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_19_cast"/></StgValue>
</operation>

<operation id="1633" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2109  %p_Val2_5_19 = mul i48 %OP1_V_2_19_cast, %OP1_V_4_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_19"/></StgValue>
</operation>

<operation id="1634" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2110  %tmp_29_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1635" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:27  %dataOut_V_addr_21 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_21"/></StgValue>
</operation>

<operation id="1636" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:154  %dataOut_V_addr_149 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_149"/></StgValue>
</operation>

<operation id="1637" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="sel_tmp275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1191  %tmp_20_21 = shl i32 %tmp_191, %sh_amt_21_cast

]]></Node>
<StgValue><ssdm name="tmp_20_21"/></StgValue>
</operation>

<operation id="1638" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1206  %dataIn_V_load_4_21 = select i1 %sel_tmp275, i32 %tmp_20_21, i32 %sel_tmp273

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_21"/></StgValue>
</operation>

<operation id="1639" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1214  %tmp_4_22 = zext i11 %p_Result_1_22 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="1640" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1216  %tmp_38 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_196)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1641" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1217  %p_Result_10_22 = zext i53 %tmp_38 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_22"/></StgValue>
</operation>

<operation id="1642" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1218  %man_V_1_22 = sub i54 0, %p_Result_10_22

]]></Node>
<StgValue><ssdm name="man_V_1_22"/></StgValue>
</operation>

<operation id="1643" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1219  %man_V_2_22 = select i1 %tmp_195, i54 %man_V_1_22, i54 %p_Result_10_22

]]></Node>
<StgValue><ssdm name="man_V_2_22"/></StgValue>
</operation>

<operation id="1644" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1221  %F2_22 = sub i12 1075, %tmp_4_22

]]></Node>
<StgValue><ssdm name="F2_22"/></StgValue>
</operation>

<operation id="1645" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1222  %tmp_1_22 = icmp sgt i12 %F2_22, 16

]]></Node>
<StgValue><ssdm name="tmp_1_22"/></StgValue>
</operation>

<operation id="1646" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1223  %tmp_3_22 = add i12 -16, %F2_22

]]></Node>
<StgValue><ssdm name="tmp_3_22"/></StgValue>
</operation>

<operation id="1647" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1224  %tmp_5_22 = sub i12 16, %F2_22

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="1648" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1225  %sh_amt_22 = select i1 %tmp_1_22, i12 %tmp_3_22, i12 %tmp_5_22

]]></Node>
<StgValue><ssdm name="sh_amt_22"/></StgValue>
</operation>

<operation id="1649" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1227  %tmp_6_22 = icmp eq i12 %F2_22, 16

]]></Node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1650" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1228  %tmp_197 = trunc i54 %man_V_2_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1651" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1230  %tmp_198 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_22, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1652" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1231  %icmp23 = icmp eq i7 %tmp_198, 0

]]></Node>
<StgValue><ssdm name="icmp23"/></StgValue>
</operation>

<operation id="1653" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1633  store i32 %dataIn_V_load_4_20, i32* %dataOut_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1984  %OP1_V_1_20_cast = sext i32 %tmp_23_20 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_20_cast"/></StgValue>
</operation>

<operation id="1655" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1985  %p_Val2_4_20 = mul i48 %OP1_V_1_20_cast, %OP1_V_4_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_20"/></StgValue>
</operation>

<operation id="1656" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1986  %tmp_26_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_20"/></StgValue>
</operation>

<operation id="1657" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2111  store i32 %tmp_29_19, i32* %dataOut_V_addr_149, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1658" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:59  %dataOut_V_addr_54 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_54"/></StgValue>
</operation>

<operation id="1659" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:91  %dataOut_V_addr_86 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_86"/></StgValue>
</operation>

<operation id="1660" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1226  %sh_amt_22_cast = sext i12 %sh_amt_22 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_22_cast"/></StgValue>
</operation>

<operation id="1661" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1229  %tmp_11_22 = icmp ult i12 %sh_amt_22, 54

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1662" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1232  %tmp_17_22 = zext i32 %sh_amt_22_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="1663" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1233  %tmp_18_22 = ashr i54 %man_V_2_22, %tmp_17_22

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="1664" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1234  %tmp_199 = trunc i54 %tmp_18_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1665" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1235  %storemerge_22 = select i1 %tmp_195, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_22"/></StgValue>
</operation>

<operation id="1666" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1237  %sel_tmp276 = xor i1 %tmp_9_22, true

]]></Node>
<StgValue><ssdm name="sel_tmp276"/></StgValue>
</operation>

<operation id="1667" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1238  %sel_tmp277 = and i1 %tmp_6_22, %sel_tmp276

]]></Node>
<StgValue><ssdm name="sel_tmp277"/></StgValue>
</operation>

<operation id="1668" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1239  %sel_tmp278 = select i1 %sel_tmp277, i32 %tmp_197, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp278"/></StgValue>
</operation>

<operation id="1669" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1240  %sel_tmp558_demorgan = or i1 %tmp_9_22, %tmp_6_22

]]></Node>
<StgValue><ssdm name="sel_tmp558_demorgan"/></StgValue>
</operation>

<operation id="1670" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1241  %sel_tmp279 = xor i1 %sel_tmp558_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp279"/></StgValue>
</operation>

<operation id="1671" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1242  %sel_tmp280 = and i1 %tmp_1_22, %sel_tmp279

]]></Node>
<StgValue><ssdm name="sel_tmp280"/></StgValue>
</operation>

<operation id="1672" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1243  %sel_tmp281 = xor i1 %tmp_11_22, true

]]></Node>
<StgValue><ssdm name="sel_tmp281"/></StgValue>
</operation>

<operation id="1673" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1244  %sel_tmp282 = and i1 %sel_tmp280, %sel_tmp281

]]></Node>
<StgValue><ssdm name="sel_tmp282"/></StgValue>
</operation>

<operation id="1674" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1245  %sel_tmp283 = select i1 %sel_tmp282, i32 %storemerge_22, i32 %sel_tmp278

]]></Node>
<StgValue><ssdm name="sel_tmp283"/></StgValue>
</operation>

<operation id="1675" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1246  %sel_tmp284 = and i1 %sel_tmp280, %tmp_11_22

]]></Node>
<StgValue><ssdm name="sel_tmp284"/></StgValue>
</operation>

<operation id="1676" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1247  %sel_tmp285 = select i1 %sel_tmp284, i32 %tmp_199, i32 %sel_tmp283

]]></Node>
<StgValue><ssdm name="sel_tmp285"/></StgValue>
</operation>

<operation id="1677" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1248  %sel_tmp573_demorgan = or i1 %sel_tmp558_demorgan, %tmp_1_22

]]></Node>
<StgValue><ssdm name="sel_tmp573_demorgan"/></StgValue>
</operation>

<operation id="1678" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1249  %sel_tmp286 = xor i1 %sel_tmp573_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp286"/></StgValue>
</operation>

<operation id="1679" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1250  %sel_tmp287 = and i1 %icmp23, %sel_tmp286

]]></Node>
<StgValue><ssdm name="sel_tmp287"/></StgValue>
</operation>

<operation id="1680" st_id="61" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1252  %empty_39 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1681" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1731  store i32 %tmp_16_20, i32* %dataOut_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1682" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1732  %OP1_V_4_21_cast = sext i32 %dataIn_V_load_4_21 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_21_cast"/></StgValue>
</operation>

<operation id="1683" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1733  %p_Val2_2_21 = mul i48 %OP1_V_4_21_cast, %OP1_V_4_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_21"/></StgValue>
</operation>

<operation id="1684" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1734  %tmp_16_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_21"/></StgValue>
</operation>

<operation id="1685" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1859  store i32 %tmp_23_20, i32* %dataOut_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2112  %OP1_V_2_20_cast = sext i32 %tmp_26_20 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_20_cast"/></StgValue>
</operation>

<operation id="1687" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2113  %p_Val2_5_20 = mul i48 %OP1_V_2_20_cast, %OP1_V_4_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_20"/></StgValue>
</operation>

<operation id="1688" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2114  %tmp_29_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_20"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1689" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:123  %dataOut_V_addr_118 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_118"/></StgValue>
</operation>

<operation id="1690" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:155  %dataOut_V_addr_150 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_150"/></StgValue>
</operation>

<operation id="1691" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="sel_tmp287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1236  %tmp_20_22 = shl i32 %tmp_197, %sh_amt_22_cast

]]></Node>
<StgValue><ssdm name="tmp_20_22"/></StgValue>
</operation>

<operation id="1692" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1251  %dataIn_V_load_4_22 = select i1 %sel_tmp287, i32 %tmp_20_22, i32 %sel_tmp285

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_22"/></StgValue>
</operation>

<operation id="1693" st_id="62" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1252  %empty_39 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1694" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1253  %input_data_val24 = extractvalue { float, i1 } %empty_39, 0

]]></Node>
<StgValue><ssdm name="input_data_val24"/></StgValue>
</operation>

<operation id="1695" st_id="62" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1254  %d_assign_23 = fpext float %input_data_val24 to double

]]></Node>
<StgValue><ssdm name="d_assign_23"/></StgValue>
</operation>

<operation id="1696" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1255  %ireg_V_23 = bitcast double %d_assign_23 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_23"/></StgValue>
</operation>

<operation id="1697" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1256  %tmp_200 = trunc i64 %ireg_V_23 to i63

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1698" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1257  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_23, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1699" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1258  %p_Result_1_23 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_23, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_23"/></StgValue>
</operation>

<operation id="1700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1260  %tmp_202 = trunc i64 %ireg_V_23 to i52

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1701" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1265  %tmp_9_23 = icmp eq i63 %tmp_200, 0

]]></Node>
<StgValue><ssdm name="tmp_9_23"/></StgValue>
</operation>

<operation id="1702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1860  %OP1_V_21_cast = sext i32 %tmp_16_21 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_21_cast"/></StgValue>
</operation>

<operation id="1703" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1861  %p_Val2_3_21 = mul i48 %OP1_V_21_cast, %OP1_V_4_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_21"/></StgValue>
</operation>

<operation id="1704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1862  %tmp_23_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_21"/></StgValue>
</operation>

<operation id="1705" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1987  store i32 %tmp_26_20, i32* %dataOut_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2115  store i32 %tmp_29_20, i32* %dataOut_V_addr_150, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1707" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:28  %dataOut_V_addr_22 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_22"/></StgValue>
</operation>

<operation id="1708" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:60  %dataOut_V_addr_55 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_55"/></StgValue>
</operation>

<operation id="1709" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1259  %tmp_4_23 = zext i11 %p_Result_1_23 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="1710" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1261  %tmp_39 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_202)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1711" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1262  %p_Result_10_23 = zext i53 %tmp_39 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_23"/></StgValue>
</operation>

<operation id="1712" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1263  %man_V_1_23 = sub i54 0, %p_Result_10_23

]]></Node>
<StgValue><ssdm name="man_V_1_23"/></StgValue>
</operation>

<operation id="1713" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1264  %man_V_2_23 = select i1 %tmp_201, i54 %man_V_1_23, i54 %p_Result_10_23

]]></Node>
<StgValue><ssdm name="man_V_2_23"/></StgValue>
</operation>

<operation id="1714" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1266  %F2_23 = sub i12 1075, %tmp_4_23

]]></Node>
<StgValue><ssdm name="F2_23"/></StgValue>
</operation>

<operation id="1715" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1267  %tmp_1_23 = icmp sgt i12 %F2_23, 16

]]></Node>
<StgValue><ssdm name="tmp_1_23"/></StgValue>
</operation>

<operation id="1716" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1268  %tmp_3_23 = add i12 -16, %F2_23

]]></Node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>

<operation id="1717" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1269  %tmp_5_23 = sub i12 16, %F2_23

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="1718" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1270  %sh_amt_23 = select i1 %tmp_1_23, i12 %tmp_3_23, i12 %tmp_5_23

]]></Node>
<StgValue><ssdm name="sh_amt_23"/></StgValue>
</operation>

<operation id="1719" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1272  %tmp_6_23 = icmp eq i12 %F2_23, 16

]]></Node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1720" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1273  %tmp_203 = trunc i54 %man_V_2_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1721" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1275  %tmp_204 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_23, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1722" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1276  %icmp24 = icmp eq i7 %tmp_204, 0

]]></Node>
<StgValue><ssdm name="icmp24"/></StgValue>
</operation>

<operation id="1723" st_id="63" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1297  %empty_40 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1724" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1634  store i32 %dataIn_V_load_4_21, i32* %dataOut_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1735  store i32 %tmp_16_21, i32* %dataOut_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1726" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1736  %OP1_V_4_22_cast = sext i32 %dataIn_V_load_4_22 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_22_cast"/></StgValue>
</operation>

<operation id="1727" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1737  %p_Val2_2_22 = mul i48 %OP1_V_4_22_cast, %OP1_V_4_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_22"/></StgValue>
</operation>

<operation id="1728" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1738  %tmp_16_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_22"/></StgValue>
</operation>

<operation id="1729" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1988  %OP1_V_1_21_cast = sext i32 %tmp_23_21 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_21_cast"/></StgValue>
</operation>

<operation id="1730" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1989  %p_Val2_4_21 = mul i48 %OP1_V_1_21_cast, %OP1_V_4_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_21"/></StgValue>
</operation>

<operation id="1731" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1990  %tmp_26_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1732" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:92  %dataOut_V_addr_87 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_87"/></StgValue>
</operation>

<operation id="1733" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:124  %dataOut_V_addr_119 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_119"/></StgValue>
</operation>

<operation id="1734" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1271  %sh_amt_23_cast = sext i12 %sh_amt_23 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_23_cast"/></StgValue>
</operation>

<operation id="1735" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1274  %tmp_11_23 = icmp ult i12 %sh_amt_23, 54

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1736" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1277  %tmp_17_23 = zext i32 %sh_amt_23_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="1737" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1278  %tmp_18_23 = ashr i54 %man_V_2_23, %tmp_17_23

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="1738" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1279  %tmp_205 = trunc i54 %tmp_18_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1739" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1280  %storemerge_23 = select i1 %tmp_201, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_23"/></StgValue>
</operation>

<operation id="1740" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1282  %sel_tmp288 = xor i1 %tmp_9_23, true

]]></Node>
<StgValue><ssdm name="sel_tmp288"/></StgValue>
</operation>

<operation id="1741" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1283  %sel_tmp289 = and i1 %tmp_6_23, %sel_tmp288

]]></Node>
<StgValue><ssdm name="sel_tmp289"/></StgValue>
</operation>

<operation id="1742" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1284  %sel_tmp290 = select i1 %sel_tmp289, i32 %tmp_203, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp290"/></StgValue>
</operation>

<operation id="1743" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1285  %sel_tmp582_demorgan = or i1 %tmp_9_23, %tmp_6_23

]]></Node>
<StgValue><ssdm name="sel_tmp582_demorgan"/></StgValue>
</operation>

<operation id="1744" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1286  %sel_tmp291 = xor i1 %sel_tmp582_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp291"/></StgValue>
</operation>

<operation id="1745" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1287  %sel_tmp292 = and i1 %tmp_1_23, %sel_tmp291

]]></Node>
<StgValue><ssdm name="sel_tmp292"/></StgValue>
</operation>

<operation id="1746" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1288  %sel_tmp293 = xor i1 %tmp_11_23, true

]]></Node>
<StgValue><ssdm name="sel_tmp293"/></StgValue>
</operation>

<operation id="1747" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1289  %sel_tmp294 = and i1 %sel_tmp292, %sel_tmp293

]]></Node>
<StgValue><ssdm name="sel_tmp294"/></StgValue>
</operation>

<operation id="1748" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1290  %sel_tmp295 = select i1 %sel_tmp294, i32 %storemerge_23, i32 %sel_tmp290

]]></Node>
<StgValue><ssdm name="sel_tmp295"/></StgValue>
</operation>

<operation id="1749" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1291  %sel_tmp296 = and i1 %sel_tmp292, %tmp_11_23

]]></Node>
<StgValue><ssdm name="sel_tmp296"/></StgValue>
</operation>

<operation id="1750" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1292  %sel_tmp297 = select i1 %sel_tmp296, i32 %tmp_205, i32 %sel_tmp295

]]></Node>
<StgValue><ssdm name="sel_tmp297"/></StgValue>
</operation>

<operation id="1751" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1293  %sel_tmp597_demorgan = or i1 %sel_tmp582_demorgan, %tmp_1_23

]]></Node>
<StgValue><ssdm name="sel_tmp597_demorgan"/></StgValue>
</operation>

<operation id="1752" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1294  %sel_tmp298 = xor i1 %sel_tmp597_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp298"/></StgValue>
</operation>

<operation id="1753" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1295  %sel_tmp299 = and i1 %icmp24, %sel_tmp298

]]></Node>
<StgValue><ssdm name="sel_tmp299"/></StgValue>
</operation>

<operation id="1754" st_id="64" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1297  %empty_40 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1755" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1298  %input_data_val25 = extractvalue { float, i1 } %empty_40, 0

]]></Node>
<StgValue><ssdm name="input_data_val25"/></StgValue>
</operation>

<operation id="1756" st_id="64" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1299  %d_assign_24 = fpext float %input_data_val25 to double

]]></Node>
<StgValue><ssdm name="d_assign_24"/></StgValue>
</operation>

<operation id="1757" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1300  %ireg_V_24 = bitcast double %d_assign_24 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_24"/></StgValue>
</operation>

<operation id="1758" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1301  %tmp_206 = trunc i64 %ireg_V_24 to i63

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1759" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1302  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_24, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1760" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1303  %p_Result_1_24 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_24, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_24"/></StgValue>
</operation>

<operation id="1761" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1305  %tmp_208 = trunc i64 %ireg_V_24 to i52

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1762" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1310  %tmp_9_24 = icmp eq i63 %tmp_206, 0

]]></Node>
<StgValue><ssdm name="tmp_9_24"/></StgValue>
</operation>

<operation id="1763" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1863  store i32 %tmp_23_21, i32* %dataOut_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1864  %OP1_V_22_cast = sext i32 %tmp_16_22 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_22_cast"/></StgValue>
</operation>

<operation id="1765" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1865  %p_Val2_3_22 = mul i48 %OP1_V_22_cast, %OP1_V_4_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_22"/></StgValue>
</operation>

<operation id="1766" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1866  %tmp_23_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_22"/></StgValue>
</operation>

<operation id="1767" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1991  store i32 %tmp_26_21, i32* %dataOut_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2116  %OP1_V_2_21_cast = sext i32 %tmp_26_21 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_21_cast"/></StgValue>
</operation>

<operation id="1769" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2117  %p_Val2_5_21 = mul i48 %OP1_V_2_21_cast, %OP1_V_4_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_21"/></StgValue>
</operation>

<operation id="1770" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2118  %tmp_29_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1771" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:29  %dataOut_V_addr_23 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_23"/></StgValue>
</operation>

<operation id="1772" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:156  %dataOut_V_addr_151 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_151"/></StgValue>
</operation>

<operation id="1773" st_id="65" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="sel_tmp299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1281  %tmp_20_23 = shl i32 %tmp_203, %sh_amt_23_cast

]]></Node>
<StgValue><ssdm name="tmp_20_23"/></StgValue>
</operation>

<operation id="1774" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1296  %dataIn_V_load_4_23 = select i1 %sel_tmp299, i32 %tmp_20_23, i32 %sel_tmp297

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_23"/></StgValue>
</operation>

<operation id="1775" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1304  %tmp_4_24 = zext i11 %p_Result_1_24 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="1776" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1306  %tmp_40 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_208)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1777" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1307  %p_Result_10_24 = zext i53 %tmp_40 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_24"/></StgValue>
</operation>

<operation id="1778" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1308  %man_V_1_24 = sub i54 0, %p_Result_10_24

]]></Node>
<StgValue><ssdm name="man_V_1_24"/></StgValue>
</operation>

<operation id="1779" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1309  %man_V_2_24 = select i1 %tmp_207, i54 %man_V_1_24, i54 %p_Result_10_24

]]></Node>
<StgValue><ssdm name="man_V_2_24"/></StgValue>
</operation>

<operation id="1780" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1311  %F2_24 = sub i12 1075, %tmp_4_24

]]></Node>
<StgValue><ssdm name="F2_24"/></StgValue>
</operation>

<operation id="1781" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1312  %tmp_1_24 = icmp sgt i12 %F2_24, 16

]]></Node>
<StgValue><ssdm name="tmp_1_24"/></StgValue>
</operation>

<operation id="1782" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1313  %tmp_3_24 = add i12 -16, %F2_24

]]></Node>
<StgValue><ssdm name="tmp_3_24"/></StgValue>
</operation>

<operation id="1783" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1314  %tmp_5_24 = sub i12 16, %F2_24

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="1784" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1315  %sh_amt_24 = select i1 %tmp_1_24, i12 %tmp_3_24, i12 %tmp_5_24

]]></Node>
<StgValue><ssdm name="sh_amt_24"/></StgValue>
</operation>

<operation id="1785" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1317  %tmp_6_24 = icmp eq i12 %F2_24, 16

]]></Node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1786" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1318  %tmp_209 = trunc i54 %man_V_2_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1787" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1320  %tmp_210 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_24, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1788" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1321  %icmp25 = icmp eq i7 %tmp_210, 0

]]></Node>
<StgValue><ssdm name="icmp25"/></StgValue>
</operation>

<operation id="1789" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1635  store i32 %dataIn_V_load_4_22, i32* %dataOut_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1992  %OP1_V_1_22_cast = sext i32 %tmp_23_22 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_22_cast"/></StgValue>
</operation>

<operation id="1791" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1993  %p_Val2_4_22 = mul i48 %OP1_V_1_22_cast, %OP1_V_4_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_22"/></StgValue>
</operation>

<operation id="1792" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1994  %tmp_26_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_22"/></StgValue>
</operation>

<operation id="1793" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2119  store i32 %tmp_29_21, i32* %dataOut_V_addr_151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1794" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:61  %dataOut_V_addr_56 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_56"/></StgValue>
</operation>

<operation id="1795" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:93  %dataOut_V_addr_88 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_88"/></StgValue>
</operation>

<operation id="1796" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1316  %sh_amt_24_cast = sext i12 %sh_amt_24 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_24_cast"/></StgValue>
</operation>

<operation id="1797" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1319  %tmp_11_24 = icmp ult i12 %sh_amt_24, 54

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1798" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1322  %tmp_17_24 = zext i32 %sh_amt_24_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="1799" st_id="66" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1323  %tmp_18_24 = ashr i54 %man_V_2_24, %tmp_17_24

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="1800" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1324  %tmp_211 = trunc i54 %tmp_18_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1801" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1325  %storemerge_24 = select i1 %tmp_207, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_24"/></StgValue>
</operation>

<operation id="1802" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1327  %sel_tmp300 = xor i1 %tmp_9_24, true

]]></Node>
<StgValue><ssdm name="sel_tmp300"/></StgValue>
</operation>

<operation id="1803" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1328  %sel_tmp301 = and i1 %tmp_6_24, %sel_tmp300

]]></Node>
<StgValue><ssdm name="sel_tmp301"/></StgValue>
</operation>

<operation id="1804" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1329  %sel_tmp302 = select i1 %sel_tmp301, i32 %tmp_209, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp302"/></StgValue>
</operation>

<operation id="1805" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1330  %sel_tmp606_demorgan = or i1 %tmp_9_24, %tmp_6_24

]]></Node>
<StgValue><ssdm name="sel_tmp606_demorgan"/></StgValue>
</operation>

<operation id="1806" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1331  %sel_tmp303 = xor i1 %sel_tmp606_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp303"/></StgValue>
</operation>

<operation id="1807" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1332  %sel_tmp304 = and i1 %tmp_1_24, %sel_tmp303

]]></Node>
<StgValue><ssdm name="sel_tmp304"/></StgValue>
</operation>

<operation id="1808" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1333  %sel_tmp305 = xor i1 %tmp_11_24, true

]]></Node>
<StgValue><ssdm name="sel_tmp305"/></StgValue>
</operation>

<operation id="1809" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1334  %sel_tmp306 = and i1 %sel_tmp304, %sel_tmp305

]]></Node>
<StgValue><ssdm name="sel_tmp306"/></StgValue>
</operation>

<operation id="1810" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1335  %sel_tmp307 = select i1 %sel_tmp306, i32 %storemerge_24, i32 %sel_tmp302

]]></Node>
<StgValue><ssdm name="sel_tmp307"/></StgValue>
</operation>

<operation id="1811" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1336  %sel_tmp308 = and i1 %sel_tmp304, %tmp_11_24

]]></Node>
<StgValue><ssdm name="sel_tmp308"/></StgValue>
</operation>

<operation id="1812" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1337  %sel_tmp309 = select i1 %sel_tmp308, i32 %tmp_211, i32 %sel_tmp307

]]></Node>
<StgValue><ssdm name="sel_tmp309"/></StgValue>
</operation>

<operation id="1813" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1338  %sel_tmp621_demorgan = or i1 %sel_tmp606_demorgan, %tmp_1_24

]]></Node>
<StgValue><ssdm name="sel_tmp621_demorgan"/></StgValue>
</operation>

<operation id="1814" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1339  %sel_tmp310 = xor i1 %sel_tmp621_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp310"/></StgValue>
</operation>

<operation id="1815" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1340  %sel_tmp311 = and i1 %icmp25, %sel_tmp310

]]></Node>
<StgValue><ssdm name="sel_tmp311"/></StgValue>
</operation>

<operation id="1816" st_id="66" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1342  %empty_41 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1817" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1739  store i32 %tmp_16_22, i32* %dataOut_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1740  %OP1_V_4_23_cast = sext i32 %dataIn_V_load_4_23 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_23_cast"/></StgValue>
</operation>

<operation id="1819" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1741  %p_Val2_2_23 = mul i48 %OP1_V_4_23_cast, %OP1_V_4_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_23"/></StgValue>
</operation>

<operation id="1820" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1742  %tmp_16_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_23"/></StgValue>
</operation>

<operation id="1821" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1867  store i32 %tmp_23_22, i32* %dataOut_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1822" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2120  %OP1_V_2_22_cast = sext i32 %tmp_26_22 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_22_cast"/></StgValue>
</operation>

<operation id="1823" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2121  %p_Val2_5_22 = mul i48 %OP1_V_2_22_cast, %OP1_V_4_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_22"/></StgValue>
</operation>

<operation id="1824" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2122  %tmp_29_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_22"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1825" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:125  %dataOut_V_addr_120 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_120"/></StgValue>
</operation>

<operation id="1826" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:157  %dataOut_V_addr_152 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_152"/></StgValue>
</operation>

<operation id="1827" st_id="67" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="sel_tmp311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1326  %tmp_20_24 = shl i32 %tmp_209, %sh_amt_24_cast

]]></Node>
<StgValue><ssdm name="tmp_20_24"/></StgValue>
</operation>

<operation id="1828" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1341  %dataIn_V_load_4_24 = select i1 %sel_tmp311, i32 %tmp_20_24, i32 %sel_tmp309

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_24"/></StgValue>
</operation>

<operation id="1829" st_id="67" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1342  %empty_41 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1830" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1343  %input_data_val26 = extractvalue { float, i1 } %empty_41, 0

]]></Node>
<StgValue><ssdm name="input_data_val26"/></StgValue>
</operation>

<operation id="1831" st_id="67" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1344  %d_assign_25 = fpext float %input_data_val26 to double

]]></Node>
<StgValue><ssdm name="d_assign_25"/></StgValue>
</operation>

<operation id="1832" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1345  %ireg_V_25 = bitcast double %d_assign_25 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_25"/></StgValue>
</operation>

<operation id="1833" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1346  %tmp_212 = trunc i64 %ireg_V_25 to i63

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1834" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1347  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1835" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1348  %p_Result_1_25 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_25, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_25"/></StgValue>
</operation>

<operation id="1836" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1350  %tmp_214 = trunc i64 %ireg_V_25 to i52

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1837" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1355  %tmp_9_25 = icmp eq i63 %tmp_212, 0

]]></Node>
<StgValue><ssdm name="tmp_9_25"/></StgValue>
</operation>

<operation id="1838" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1868  %OP1_V_23_cast = sext i32 %tmp_16_23 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_23_cast"/></StgValue>
</operation>

<operation id="1839" st_id="67" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1869  %p_Val2_3_23 = mul i48 %OP1_V_23_cast, %OP1_V_4_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_23"/></StgValue>
</operation>

<operation id="1840" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1870  %tmp_23_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_23"/></StgValue>
</operation>

<operation id="1841" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1995  store i32 %tmp_26_22, i32* %dataOut_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1842" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2123  store i32 %tmp_29_22, i32* %dataOut_V_addr_152, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1843" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:30  %dataOut_V_addr_24 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_24"/></StgValue>
</operation>

<operation id="1844" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:62  %dataOut_V_addr_57 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_57"/></StgValue>
</operation>

<operation id="1845" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1349  %tmp_4_25 = zext i11 %p_Result_1_25 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>

<operation id="1846" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1351  %tmp_41 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_214)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1847" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1352  %p_Result_10_25 = zext i53 %tmp_41 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_25"/></StgValue>
</operation>

<operation id="1848" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1353  %man_V_1_25 = sub i54 0, %p_Result_10_25

]]></Node>
<StgValue><ssdm name="man_V_1_25"/></StgValue>
</operation>

<operation id="1849" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1354  %man_V_2_25 = select i1 %tmp_213, i54 %man_V_1_25, i54 %p_Result_10_25

]]></Node>
<StgValue><ssdm name="man_V_2_25"/></StgValue>
</operation>

<operation id="1850" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1356  %F2_25 = sub i12 1075, %tmp_4_25

]]></Node>
<StgValue><ssdm name="F2_25"/></StgValue>
</operation>

<operation id="1851" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1357  %tmp_1_25 = icmp sgt i12 %F2_25, 16

]]></Node>
<StgValue><ssdm name="tmp_1_25"/></StgValue>
</operation>

<operation id="1852" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1358  %tmp_3_25 = add i12 -16, %F2_25

]]></Node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>

<operation id="1853" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1359  %tmp_5_25 = sub i12 16, %F2_25

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="1854" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1360  %sh_amt_25 = select i1 %tmp_1_25, i12 %tmp_3_25, i12 %tmp_5_25

]]></Node>
<StgValue><ssdm name="sh_amt_25"/></StgValue>
</operation>

<operation id="1855" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1362  %tmp_6_25 = icmp eq i12 %F2_25, 16

]]></Node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1856" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1363  %tmp_215 = trunc i54 %man_V_2_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1857" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1365  %tmp_216 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_25, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1858" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1366  %icmp26 = icmp eq i7 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="icmp26"/></StgValue>
</operation>

<operation id="1859" st_id="68" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1387  %empty_42 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1860" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1636  store i32 %dataIn_V_load_4_23, i32* %dataOut_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1743  store i32 %tmp_16_23, i32* %dataOut_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1862" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1744  %OP1_V_4_24_cast = sext i32 %dataIn_V_load_4_24 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_24_cast"/></StgValue>
</operation>

<operation id="1863" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1745  %p_Val2_2_24 = mul i48 %OP1_V_4_24_cast, %OP1_V_4_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_24"/></StgValue>
</operation>

<operation id="1864" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1746  %tmp_16_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_24"/></StgValue>
</operation>

<operation id="1865" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1996  %OP1_V_1_23_cast = sext i32 %tmp_23_23 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_23_cast"/></StgValue>
</operation>

<operation id="1866" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1997  %p_Val2_4_23 = mul i48 %OP1_V_1_23_cast, %OP1_V_4_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_23"/></StgValue>
</operation>

<operation id="1867" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1998  %tmp_26_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_23"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1868" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:94  %dataOut_V_addr_89 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_89"/></StgValue>
</operation>

<operation id="1869" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:126  %dataOut_V_addr_121 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_121"/></StgValue>
</operation>

<operation id="1870" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1361  %sh_amt_25_cast = sext i12 %sh_amt_25 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_25_cast"/></StgValue>
</operation>

<operation id="1871" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1364  %tmp_11_25 = icmp ult i12 %sh_amt_25, 54

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1872" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1367  %tmp_17_25 = zext i32 %sh_amt_25_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="1873" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1368  %tmp_18_25 = ashr i54 %man_V_2_25, %tmp_17_25

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="1874" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1369  %tmp_217 = trunc i54 %tmp_18_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1875" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1370  %storemerge_25 = select i1 %tmp_213, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_25"/></StgValue>
</operation>

<operation id="1876" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1372  %sel_tmp312 = xor i1 %tmp_9_25, true

]]></Node>
<StgValue><ssdm name="sel_tmp312"/></StgValue>
</operation>

<operation id="1877" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1373  %sel_tmp313 = and i1 %tmp_6_25, %sel_tmp312

]]></Node>
<StgValue><ssdm name="sel_tmp313"/></StgValue>
</operation>

<operation id="1878" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1374  %sel_tmp314 = select i1 %sel_tmp313, i32 %tmp_215, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp314"/></StgValue>
</operation>

<operation id="1879" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1375  %sel_tmp630_demorgan = or i1 %tmp_9_25, %tmp_6_25

]]></Node>
<StgValue><ssdm name="sel_tmp630_demorgan"/></StgValue>
</operation>

<operation id="1880" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1376  %sel_tmp315 = xor i1 %sel_tmp630_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp315"/></StgValue>
</operation>

<operation id="1881" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1377  %sel_tmp316 = and i1 %tmp_1_25, %sel_tmp315

]]></Node>
<StgValue><ssdm name="sel_tmp316"/></StgValue>
</operation>

<operation id="1882" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1378  %sel_tmp317 = xor i1 %tmp_11_25, true

]]></Node>
<StgValue><ssdm name="sel_tmp317"/></StgValue>
</operation>

<operation id="1883" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1379  %sel_tmp318 = and i1 %sel_tmp316, %sel_tmp317

]]></Node>
<StgValue><ssdm name="sel_tmp318"/></StgValue>
</operation>

<operation id="1884" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1380  %sel_tmp319 = select i1 %sel_tmp318, i32 %storemerge_25, i32 %sel_tmp314

]]></Node>
<StgValue><ssdm name="sel_tmp319"/></StgValue>
</operation>

<operation id="1885" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1381  %sel_tmp320 = and i1 %sel_tmp316, %tmp_11_25

]]></Node>
<StgValue><ssdm name="sel_tmp320"/></StgValue>
</operation>

<operation id="1886" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1382  %sel_tmp321 = select i1 %sel_tmp320, i32 %tmp_217, i32 %sel_tmp319

]]></Node>
<StgValue><ssdm name="sel_tmp321"/></StgValue>
</operation>

<operation id="1887" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1383  %sel_tmp645_demorgan = or i1 %sel_tmp630_demorgan, %tmp_1_25

]]></Node>
<StgValue><ssdm name="sel_tmp645_demorgan"/></StgValue>
</operation>

<operation id="1888" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1384  %sel_tmp322 = xor i1 %sel_tmp645_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp322"/></StgValue>
</operation>

<operation id="1889" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1385  %sel_tmp323 = and i1 %icmp26, %sel_tmp322

]]></Node>
<StgValue><ssdm name="sel_tmp323"/></StgValue>
</operation>

<operation id="1890" st_id="69" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1387  %empty_42 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1891" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1388  %input_data_val27 = extractvalue { float, i1 } %empty_42, 0

]]></Node>
<StgValue><ssdm name="input_data_val27"/></StgValue>
</operation>

<operation id="1892" st_id="69" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1389  %d_assign_26 = fpext float %input_data_val27 to double

]]></Node>
<StgValue><ssdm name="d_assign_26"/></StgValue>
</operation>

<operation id="1893" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1390  %ireg_V_26 = bitcast double %d_assign_26 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_26"/></StgValue>
</operation>

<operation id="1894" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1391  %tmp_218 = trunc i64 %ireg_V_26 to i63

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1895" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1392  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1896" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1393  %p_Result_1_26 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_26, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_26"/></StgValue>
</operation>

<operation id="1897" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1395  %tmp_220 = trunc i64 %ireg_V_26 to i52

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1898" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1400  %tmp_9_26 = icmp eq i63 %tmp_218, 0

]]></Node>
<StgValue><ssdm name="tmp_9_26"/></StgValue>
</operation>

<operation id="1899" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1871  store i32 %tmp_23_23, i32* %dataOut_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1900" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1872  %OP1_V_24_cast = sext i32 %tmp_16_24 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_24_cast"/></StgValue>
</operation>

<operation id="1901" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1873  %p_Val2_3_24 = mul i48 %OP1_V_24_cast, %OP1_V_4_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_24"/></StgValue>
</operation>

<operation id="1902" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1874  %tmp_23_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_24"/></StgValue>
</operation>

<operation id="1903" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1999  store i32 %tmp_26_23, i32* %dataOut_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1904" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2124  %OP1_V_2_23_cast = sext i32 %tmp_26_23 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_23_cast"/></StgValue>
</operation>

<operation id="1905" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2125  %p_Val2_5_23 = mul i48 %OP1_V_2_23_cast, %OP1_V_4_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_23"/></StgValue>
</operation>

<operation id="1906" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2126  %tmp_29_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_23"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1907" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:31  %dataOut_V_addr_25 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_25"/></StgValue>
</operation>

<operation id="1908" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:158  %dataOut_V_addr_153 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_153"/></StgValue>
</operation>

<operation id="1909" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="sel_tmp323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1371  %tmp_20_25 = shl i32 %tmp_215, %sh_amt_25_cast

]]></Node>
<StgValue><ssdm name="tmp_20_25"/></StgValue>
</operation>

<operation id="1910" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1386  %dataIn_V_load_4_25 = select i1 %sel_tmp323, i32 %tmp_20_25, i32 %sel_tmp321

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_25"/></StgValue>
</operation>

<operation id="1911" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1394  %tmp_4_26 = zext i11 %p_Result_1_26 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="1912" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1396  %tmp_42 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_220)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1913" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1397  %p_Result_10_26 = zext i53 %tmp_42 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_26"/></StgValue>
</operation>

<operation id="1914" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1398  %man_V_1_26 = sub i54 0, %p_Result_10_26

]]></Node>
<StgValue><ssdm name="man_V_1_26"/></StgValue>
</operation>

<operation id="1915" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1399  %man_V_2_26 = select i1 %tmp_219, i54 %man_V_1_26, i54 %p_Result_10_26

]]></Node>
<StgValue><ssdm name="man_V_2_26"/></StgValue>
</operation>

<operation id="1916" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1401  %F2_26 = sub i12 1075, %tmp_4_26

]]></Node>
<StgValue><ssdm name="F2_26"/></StgValue>
</operation>

<operation id="1917" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1402  %tmp_1_26 = icmp sgt i12 %F2_26, 16

]]></Node>
<StgValue><ssdm name="tmp_1_26"/></StgValue>
</operation>

<operation id="1918" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1403  %tmp_3_26 = add i12 -16, %F2_26

]]></Node>
<StgValue><ssdm name="tmp_3_26"/></StgValue>
</operation>

<operation id="1919" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1404  %tmp_5_26 = sub i12 16, %F2_26

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="1920" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1405  %sh_amt_26 = select i1 %tmp_1_26, i12 %tmp_3_26, i12 %tmp_5_26

]]></Node>
<StgValue><ssdm name="sh_amt_26"/></StgValue>
</operation>

<operation id="1921" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1407  %tmp_6_26 = icmp eq i12 %F2_26, 16

]]></Node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1922" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1408  %tmp_221 = trunc i54 %man_V_2_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1923" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1410  %tmp_222 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_26, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1924" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1411  %icmp27 = icmp eq i7 %tmp_222, 0

]]></Node>
<StgValue><ssdm name="icmp27"/></StgValue>
</operation>

<operation id="1925" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1637  store i32 %dataIn_V_load_4_24, i32* %dataOut_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2000  %OP1_V_1_24_cast = sext i32 %tmp_23_24 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_24_cast"/></StgValue>
</operation>

<operation id="1927" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2001  %p_Val2_4_24 = mul i48 %OP1_V_1_24_cast, %OP1_V_4_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_24"/></StgValue>
</operation>

<operation id="1928" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2002  %tmp_26_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_24"/></StgValue>
</operation>

<operation id="1929" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2127  store i32 %tmp_29_23, i32* %dataOut_V_addr_153, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1930" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:63  %dataOut_V_addr_58 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_58"/></StgValue>
</operation>

<operation id="1931" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:95  %dataOut_V_addr_90 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_90"/></StgValue>
</operation>

<operation id="1932" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1406  %sh_amt_26_cast = sext i12 %sh_amt_26 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_26_cast"/></StgValue>
</operation>

<operation id="1933" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1409  %tmp_11_26 = icmp ult i12 %sh_amt_26, 54

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1934" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1412  %tmp_17_26 = zext i32 %sh_amt_26_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_26"/></StgValue>
</operation>

<operation id="1935" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1413  %tmp_18_26 = ashr i54 %man_V_2_26, %tmp_17_26

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="1936" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1414  %tmp_223 = trunc i54 %tmp_18_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1937" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1415  %storemerge_26 = select i1 %tmp_219, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_26"/></StgValue>
</operation>

<operation id="1938" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1417  %sel_tmp324 = xor i1 %tmp_9_26, true

]]></Node>
<StgValue><ssdm name="sel_tmp324"/></StgValue>
</operation>

<operation id="1939" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1418  %sel_tmp325 = and i1 %tmp_6_26, %sel_tmp324

]]></Node>
<StgValue><ssdm name="sel_tmp325"/></StgValue>
</operation>

<operation id="1940" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1419  %sel_tmp326 = select i1 %sel_tmp325, i32 %tmp_221, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp326"/></StgValue>
</operation>

<operation id="1941" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1420  %sel_tmp654_demorgan = or i1 %tmp_9_26, %tmp_6_26

]]></Node>
<StgValue><ssdm name="sel_tmp654_demorgan"/></StgValue>
</operation>

<operation id="1942" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1421  %sel_tmp327 = xor i1 %sel_tmp654_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp327"/></StgValue>
</operation>

<operation id="1943" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1422  %sel_tmp328 = and i1 %tmp_1_26, %sel_tmp327

]]></Node>
<StgValue><ssdm name="sel_tmp328"/></StgValue>
</operation>

<operation id="1944" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1423  %sel_tmp329 = xor i1 %tmp_11_26, true

]]></Node>
<StgValue><ssdm name="sel_tmp329"/></StgValue>
</operation>

<operation id="1945" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1424  %sel_tmp330 = and i1 %sel_tmp328, %sel_tmp329

]]></Node>
<StgValue><ssdm name="sel_tmp330"/></StgValue>
</operation>

<operation id="1946" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1425  %sel_tmp331 = select i1 %sel_tmp330, i32 %storemerge_26, i32 %sel_tmp326

]]></Node>
<StgValue><ssdm name="sel_tmp331"/></StgValue>
</operation>

<operation id="1947" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1426  %sel_tmp332 = and i1 %sel_tmp328, %tmp_11_26

]]></Node>
<StgValue><ssdm name="sel_tmp332"/></StgValue>
</operation>

<operation id="1948" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1427  %sel_tmp333 = select i1 %sel_tmp332, i32 %tmp_223, i32 %sel_tmp331

]]></Node>
<StgValue><ssdm name="sel_tmp333"/></StgValue>
</operation>

<operation id="1949" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1428  %sel_tmp669_demorgan = or i1 %sel_tmp654_demorgan, %tmp_1_26

]]></Node>
<StgValue><ssdm name="sel_tmp669_demorgan"/></StgValue>
</operation>

<operation id="1950" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1429  %sel_tmp334 = xor i1 %sel_tmp669_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp334"/></StgValue>
</operation>

<operation id="1951" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1430  %sel_tmp335 = and i1 %icmp27, %sel_tmp334

]]></Node>
<StgValue><ssdm name="sel_tmp335"/></StgValue>
</operation>

<operation id="1952" st_id="71" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1432  %empty_43 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1953" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1747  store i32 %tmp_16_24, i32* %dataOut_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1748  %OP1_V_4_25_cast = sext i32 %dataIn_V_load_4_25 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_25_cast"/></StgValue>
</operation>

<operation id="1955" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1749  %p_Val2_2_25 = mul i48 %OP1_V_4_25_cast, %OP1_V_4_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_25"/></StgValue>
</operation>

<operation id="1956" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1750  %tmp_16_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_25"/></StgValue>
</operation>

<operation id="1957" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1875  store i32 %tmp_23_24, i32* %dataOut_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2128  %OP1_V_2_24_cast = sext i32 %tmp_26_24 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_24_cast"/></StgValue>
</operation>

<operation id="1959" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2129  %p_Val2_5_24 = mul i48 %OP1_V_2_24_cast, %OP1_V_4_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_24"/></StgValue>
</operation>

<operation id="1960" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2130  %tmp_29_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_24"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1961" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:127  %dataOut_V_addr_122 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_122"/></StgValue>
</operation>

<operation id="1962" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:159  %dataOut_V_addr_154 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_154"/></StgValue>
</operation>

<operation id="1963" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="sel_tmp335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1416  %tmp_20_26 = shl i32 %tmp_221, %sh_amt_26_cast

]]></Node>
<StgValue><ssdm name="tmp_20_26"/></StgValue>
</operation>

<operation id="1964" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1431  %dataIn_V_load_4_26 = select i1 %sel_tmp335, i32 %tmp_20_26, i32 %sel_tmp333

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_26"/></StgValue>
</operation>

<operation id="1965" st_id="72" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1432  %empty_43 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1966" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1433  %input_data_val28 = extractvalue { float, i1 } %empty_43, 0

]]></Node>
<StgValue><ssdm name="input_data_val28"/></StgValue>
</operation>

<operation id="1967" st_id="72" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1434  %d_assign_27 = fpext float %input_data_val28 to double

]]></Node>
<StgValue><ssdm name="d_assign_27"/></StgValue>
</operation>

<operation id="1968" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1435  %ireg_V_27 = bitcast double %d_assign_27 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_27"/></StgValue>
</operation>

<operation id="1969" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1436  %tmp_224 = trunc i64 %ireg_V_27 to i63

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1970" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1437  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_27, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1971" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1438  %p_Result_1_27 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_27, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_27"/></StgValue>
</operation>

<operation id="1972" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1440  %tmp_226 = trunc i64 %ireg_V_27 to i52

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1973" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1445  %tmp_9_27 = icmp eq i63 %tmp_224, 0

]]></Node>
<StgValue><ssdm name="tmp_9_27"/></StgValue>
</operation>

<operation id="1974" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1876  %OP1_V_25_cast = sext i32 %tmp_16_25 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_25_cast"/></StgValue>
</operation>

<operation id="1975" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1877  %p_Val2_3_25 = mul i48 %OP1_V_25_cast, %OP1_V_4_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_25"/></StgValue>
</operation>

<operation id="1976" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1878  %tmp_23_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_25"/></StgValue>
</operation>

<operation id="1977" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2003  store i32 %tmp_26_24, i32* %dataOut_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2131  store i32 %tmp_29_24, i32* %dataOut_V_addr_154, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1979" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:32  %dataOut_V_addr_26 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_26"/></StgValue>
</operation>

<operation id="1980" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:64  %dataOut_V_addr_59 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_59"/></StgValue>
</operation>

<operation id="1981" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1439  %tmp_4_27 = zext i11 %p_Result_1_27 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>

<operation id="1982" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1441  %tmp_43 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1983" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1442  %p_Result_10_27 = zext i53 %tmp_43 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_27"/></StgValue>
</operation>

<operation id="1984" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1443  %man_V_1_27 = sub i54 0, %p_Result_10_27

]]></Node>
<StgValue><ssdm name="man_V_1_27"/></StgValue>
</operation>

<operation id="1985" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1444  %man_V_2_27 = select i1 %tmp_225, i54 %man_V_1_27, i54 %p_Result_10_27

]]></Node>
<StgValue><ssdm name="man_V_2_27"/></StgValue>
</operation>

<operation id="1986" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1446  %F2_27 = sub i12 1075, %tmp_4_27

]]></Node>
<StgValue><ssdm name="F2_27"/></StgValue>
</operation>

<operation id="1987" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1447  %tmp_1_27 = icmp sgt i12 %F2_27, 16

]]></Node>
<StgValue><ssdm name="tmp_1_27"/></StgValue>
</operation>

<operation id="1988" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1448  %tmp_3_27 = add i12 -16, %F2_27

]]></Node>
<StgValue><ssdm name="tmp_3_27"/></StgValue>
</operation>

<operation id="1989" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1449  %tmp_5_27 = sub i12 16, %F2_27

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="1990" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1450  %sh_amt_27 = select i1 %tmp_1_27, i12 %tmp_3_27, i12 %tmp_5_27

]]></Node>
<StgValue><ssdm name="sh_amt_27"/></StgValue>
</operation>

<operation id="1991" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1452  %tmp_6_27 = icmp eq i12 %F2_27, 16

]]></Node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1992" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1453  %tmp_227 = trunc i54 %man_V_2_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1993" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1455  %tmp_228 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_27, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1994" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1456  %icmp28 = icmp eq i7 %tmp_228, 0

]]></Node>
<StgValue><ssdm name="icmp28"/></StgValue>
</operation>

<operation id="1995" st_id="73" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1477  %empty_44 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1996" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1638  store i32 %dataIn_V_load_4_25, i32* %dataOut_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1751  store i32 %tmp_16_25, i32* %dataOut_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1752  %OP1_V_4_26_cast = sext i32 %dataIn_V_load_4_26 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_26_cast"/></StgValue>
</operation>

<operation id="1999" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1753  %p_Val2_2_26 = mul i48 %OP1_V_4_26_cast, %OP1_V_4_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_26"/></StgValue>
</operation>

<operation id="2000" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1754  %tmp_16_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_26, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_26"/></StgValue>
</operation>

<operation id="2001" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2004  %OP1_V_1_25_cast = sext i32 %tmp_23_25 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_25_cast"/></StgValue>
</operation>

<operation id="2002" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2005  %p_Val2_4_25 = mul i48 %OP1_V_1_25_cast, %OP1_V_4_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_25"/></StgValue>
</operation>

<operation id="2003" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2006  %tmp_26_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_25"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2004" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:96  %dataOut_V_addr_91 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_91"/></StgValue>
</operation>

<operation id="2005" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:128  %dataOut_V_addr_123 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_123"/></StgValue>
</operation>

<operation id="2006" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1451  %sh_amt_27_cast = sext i12 %sh_amt_27 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_27_cast"/></StgValue>
</operation>

<operation id="2007" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1454  %tmp_11_27 = icmp ult i12 %sh_amt_27, 54

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="2008" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1457  %tmp_17_27 = zext i32 %sh_amt_27_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="2009" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1458  %tmp_18_27 = ashr i54 %man_V_2_27, %tmp_17_27

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="2010" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1459  %tmp_229 = trunc i54 %tmp_18_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2011" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1460  %storemerge_27 = select i1 %tmp_225, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_27"/></StgValue>
</operation>

<operation id="2012" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1462  %sel_tmp336 = xor i1 %tmp_9_27, true

]]></Node>
<StgValue><ssdm name="sel_tmp336"/></StgValue>
</operation>

<operation id="2013" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1463  %sel_tmp337 = and i1 %tmp_6_27, %sel_tmp336

]]></Node>
<StgValue><ssdm name="sel_tmp337"/></StgValue>
</operation>

<operation id="2014" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1464  %sel_tmp338 = select i1 %sel_tmp337, i32 %tmp_227, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp338"/></StgValue>
</operation>

<operation id="2015" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1465  %sel_tmp678_demorgan = or i1 %tmp_9_27, %tmp_6_27

]]></Node>
<StgValue><ssdm name="sel_tmp678_demorgan"/></StgValue>
</operation>

<operation id="2016" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1466  %sel_tmp339 = xor i1 %sel_tmp678_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp339"/></StgValue>
</operation>

<operation id="2017" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1467  %sel_tmp340 = and i1 %tmp_1_27, %sel_tmp339

]]></Node>
<StgValue><ssdm name="sel_tmp340"/></StgValue>
</operation>

<operation id="2018" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1468  %sel_tmp341 = xor i1 %tmp_11_27, true

]]></Node>
<StgValue><ssdm name="sel_tmp341"/></StgValue>
</operation>

<operation id="2019" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1469  %sel_tmp342 = and i1 %sel_tmp340, %sel_tmp341

]]></Node>
<StgValue><ssdm name="sel_tmp342"/></StgValue>
</operation>

<operation id="2020" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1470  %sel_tmp343 = select i1 %sel_tmp342, i32 %storemerge_27, i32 %sel_tmp338

]]></Node>
<StgValue><ssdm name="sel_tmp343"/></StgValue>
</operation>

<operation id="2021" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1471  %sel_tmp344 = and i1 %sel_tmp340, %tmp_11_27

]]></Node>
<StgValue><ssdm name="sel_tmp344"/></StgValue>
</operation>

<operation id="2022" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1472  %sel_tmp345 = select i1 %sel_tmp344, i32 %tmp_229, i32 %sel_tmp343

]]></Node>
<StgValue><ssdm name="sel_tmp345"/></StgValue>
</operation>

<operation id="2023" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1473  %sel_tmp693_demorgan = or i1 %sel_tmp678_demorgan, %tmp_1_27

]]></Node>
<StgValue><ssdm name="sel_tmp693_demorgan"/></StgValue>
</operation>

<operation id="2024" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1474  %sel_tmp346 = xor i1 %sel_tmp693_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp346"/></StgValue>
</operation>

<operation id="2025" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1475  %sel_tmp347 = and i1 %icmp28, %sel_tmp346

]]></Node>
<StgValue><ssdm name="sel_tmp347"/></StgValue>
</operation>

<operation id="2026" st_id="74" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1477  %empty_44 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="2027" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1478  %input_data_val29 = extractvalue { float, i1 } %empty_44, 0

]]></Node>
<StgValue><ssdm name="input_data_val29"/></StgValue>
</operation>

<operation id="2028" st_id="74" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1479  %d_assign_28 = fpext float %input_data_val29 to double

]]></Node>
<StgValue><ssdm name="d_assign_28"/></StgValue>
</operation>

<operation id="2029" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1480  %ireg_V_28 = bitcast double %d_assign_28 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_28"/></StgValue>
</operation>

<operation id="2030" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1481  %tmp_230 = trunc i64 %ireg_V_28 to i63

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2031" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1482  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2032" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1483  %p_Result_1_28 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_28, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_28"/></StgValue>
</operation>

<operation id="2033" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1485  %tmp_232 = trunc i64 %ireg_V_28 to i52

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2034" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1490  %tmp_9_28 = icmp eq i63 %tmp_230, 0

]]></Node>
<StgValue><ssdm name="tmp_9_28"/></StgValue>
</operation>

<operation id="2035" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1879  store i32 %tmp_23_25, i32* %dataOut_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1880  %OP1_V_26_cast = sext i32 %tmp_16_26 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_26_cast"/></StgValue>
</operation>

<operation id="2037" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1881  %p_Val2_3_26 = mul i48 %OP1_V_26_cast, %OP1_V_4_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_26"/></StgValue>
</operation>

<operation id="2038" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1882  %tmp_23_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_26, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_26"/></StgValue>
</operation>

<operation id="2039" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2007  store i32 %tmp_26_25, i32* %dataOut_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2132  %OP1_V_2_25_cast = sext i32 %tmp_26_25 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_25_cast"/></StgValue>
</operation>

<operation id="2041" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2133  %p_Val2_5_25 = mul i48 %OP1_V_2_25_cast, %OP1_V_4_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_25"/></StgValue>
</operation>

<operation id="2042" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2134  %tmp_29_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_25"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2043" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:33  %dataOut_V_addr_27 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_27"/></StgValue>
</operation>

<operation id="2044" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:160  %dataOut_V_addr_155 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_155"/></StgValue>
</operation>

<operation id="2045" st_id="75" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="sel_tmp347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1461  %tmp_20_27 = shl i32 %tmp_227, %sh_amt_27_cast

]]></Node>
<StgValue><ssdm name="tmp_20_27"/></StgValue>
</operation>

<operation id="2046" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1476  %dataIn_V_load_4_27 = select i1 %sel_tmp347, i32 %tmp_20_27, i32 %sel_tmp345

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_27"/></StgValue>
</operation>

<operation id="2047" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1484  %tmp_4_28 = zext i11 %p_Result_1_28 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>

<operation id="2048" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1486  %tmp_44 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_232)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2049" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1487  %p_Result_10_28 = zext i53 %tmp_44 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_28"/></StgValue>
</operation>

<operation id="2050" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1488  %man_V_1_28 = sub i54 0, %p_Result_10_28

]]></Node>
<StgValue><ssdm name="man_V_1_28"/></StgValue>
</operation>

<operation id="2051" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1489  %man_V_2_28 = select i1 %tmp_231, i54 %man_V_1_28, i54 %p_Result_10_28

]]></Node>
<StgValue><ssdm name="man_V_2_28"/></StgValue>
</operation>

<operation id="2052" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1491  %F2_28 = sub i12 1075, %tmp_4_28

]]></Node>
<StgValue><ssdm name="F2_28"/></StgValue>
</operation>

<operation id="2053" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1492  %tmp_1_28 = icmp sgt i12 %F2_28, 16

]]></Node>
<StgValue><ssdm name="tmp_1_28"/></StgValue>
</operation>

<operation id="2054" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1493  %tmp_3_28 = add i12 -16, %F2_28

]]></Node>
<StgValue><ssdm name="tmp_3_28"/></StgValue>
</operation>

<operation id="2055" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1494  %tmp_5_28 = sub i12 16, %F2_28

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>

<operation id="2056" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1495  %sh_amt_28 = select i1 %tmp_1_28, i12 %tmp_3_28, i12 %tmp_5_28

]]></Node>
<StgValue><ssdm name="sh_amt_28"/></StgValue>
</operation>

<operation id="2057" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1497  %tmp_6_28 = icmp eq i12 %F2_28, 16

]]></Node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="2058" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1498  %tmp_233 = trunc i54 %man_V_2_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2059" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1500  %tmp_234 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_28, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2060" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1501  %icmp29 = icmp eq i7 %tmp_234, 0

]]></Node>
<StgValue><ssdm name="icmp29"/></StgValue>
</operation>

<operation id="2061" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1639  store i32 %dataIn_V_load_4_26, i32* %dataOut_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2008  %OP1_V_1_26_cast = sext i32 %tmp_23_26 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_26_cast"/></StgValue>
</operation>

<operation id="2063" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2009  %p_Val2_4_26 = mul i48 %OP1_V_1_26_cast, %OP1_V_4_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_26"/></StgValue>
</operation>

<operation id="2064" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2010  %tmp_26_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_26, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_26"/></StgValue>
</operation>

<operation id="2065" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2135  store i32 %tmp_29_25, i32* %dataOut_V_addr_155, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2066" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:65  %dataOut_V_addr_60 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_60"/></StgValue>
</operation>

<operation id="2067" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:97  %dataOut_V_addr_92 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_92"/></StgValue>
</operation>

<operation id="2068" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1496  %sh_amt_28_cast = sext i12 %sh_amt_28 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_28_cast"/></StgValue>
</operation>

<operation id="2069" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1499  %tmp_11_28 = icmp ult i12 %sh_amt_28, 54

]]></Node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="2070" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1502  %tmp_17_28 = zext i32 %sh_amt_28_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="2071" st_id="76" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1503  %tmp_18_28 = ashr i54 %man_V_2_28, %tmp_17_28

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="2072" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1504  %tmp_235 = trunc i54 %tmp_18_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2073" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1505  %storemerge_28 = select i1 %tmp_231, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_28"/></StgValue>
</operation>

<operation id="2074" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1507  %sel_tmp348 = xor i1 %tmp_9_28, true

]]></Node>
<StgValue><ssdm name="sel_tmp348"/></StgValue>
</operation>

<operation id="2075" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1508  %sel_tmp349 = and i1 %tmp_6_28, %sel_tmp348

]]></Node>
<StgValue><ssdm name="sel_tmp349"/></StgValue>
</operation>

<operation id="2076" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1509  %sel_tmp350 = select i1 %sel_tmp349, i32 %tmp_233, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp350"/></StgValue>
</operation>

<operation id="2077" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1510  %sel_tmp702_demorgan = or i1 %tmp_9_28, %tmp_6_28

]]></Node>
<StgValue><ssdm name="sel_tmp702_demorgan"/></StgValue>
</operation>

<operation id="2078" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1511  %sel_tmp351 = xor i1 %sel_tmp702_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp351"/></StgValue>
</operation>

<operation id="2079" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1512  %sel_tmp352 = and i1 %tmp_1_28, %sel_tmp351

]]></Node>
<StgValue><ssdm name="sel_tmp352"/></StgValue>
</operation>

<operation id="2080" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1513  %sel_tmp353 = xor i1 %tmp_11_28, true

]]></Node>
<StgValue><ssdm name="sel_tmp353"/></StgValue>
</operation>

<operation id="2081" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1514  %sel_tmp354 = and i1 %sel_tmp352, %sel_tmp353

]]></Node>
<StgValue><ssdm name="sel_tmp354"/></StgValue>
</operation>

<operation id="2082" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1515  %sel_tmp355 = select i1 %sel_tmp354, i32 %storemerge_28, i32 %sel_tmp350

]]></Node>
<StgValue><ssdm name="sel_tmp355"/></StgValue>
</operation>

<operation id="2083" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1516  %sel_tmp356 = and i1 %sel_tmp352, %tmp_11_28

]]></Node>
<StgValue><ssdm name="sel_tmp356"/></StgValue>
</operation>

<operation id="2084" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1517  %sel_tmp357 = select i1 %sel_tmp356, i32 %tmp_235, i32 %sel_tmp355

]]></Node>
<StgValue><ssdm name="sel_tmp357"/></StgValue>
</operation>

<operation id="2085" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1518  %sel_tmp717_demorgan = or i1 %sel_tmp702_demorgan, %tmp_1_28

]]></Node>
<StgValue><ssdm name="sel_tmp717_demorgan"/></StgValue>
</operation>

<operation id="2086" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1519  %sel_tmp358 = xor i1 %sel_tmp717_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp358"/></StgValue>
</operation>

<operation id="2087" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1520  %sel_tmp359 = and i1 %icmp29, %sel_tmp358

]]></Node>
<StgValue><ssdm name="sel_tmp359"/></StgValue>
</operation>

<operation id="2088" st_id="76" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1522  %empty_45 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="2089" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1755  store i32 %tmp_16_26, i32* %dataOut_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1756  %OP1_V_4_27_cast = sext i32 %dataIn_V_load_4_27 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_27_cast"/></StgValue>
</operation>

<operation id="2091" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1757  %p_Val2_2_27 = mul i48 %OP1_V_4_27_cast, %OP1_V_4_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_27"/></StgValue>
</operation>

<operation id="2092" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1758  %tmp_16_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_27"/></StgValue>
</operation>

<operation id="2093" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1883  store i32 %tmp_23_26, i32* %dataOut_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2136  %OP1_V_2_26_cast = sext i32 %tmp_26_26 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_26_cast"/></StgValue>
</operation>

<operation id="2095" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2137  %p_Val2_5_26 = mul i48 %OP1_V_2_26_cast, %OP1_V_4_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_26"/></StgValue>
</operation>

<operation id="2096" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2138  %tmp_29_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_26, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_26"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2097" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:129  %dataOut_V_addr_124 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_124"/></StgValue>
</operation>

<operation id="2098" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:161  %dataOut_V_addr_156 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_156"/></StgValue>
</operation>

<operation id="2099" st_id="77" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="sel_tmp359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1506  %tmp_20_28 = shl i32 %tmp_233, %sh_amt_28_cast

]]></Node>
<StgValue><ssdm name="tmp_20_28"/></StgValue>
</operation>

<operation id="2100" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1521  %dataIn_V_load_4_28 = select i1 %sel_tmp359, i32 %tmp_20_28, i32 %sel_tmp357

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_28"/></StgValue>
</operation>

<operation id="2101" st_id="77" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1522  %empty_45 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="2102" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1523  %input_data_val30 = extractvalue { float, i1 } %empty_45, 0

]]></Node>
<StgValue><ssdm name="input_data_val30"/></StgValue>
</operation>

<operation id="2103" st_id="77" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1524  %d_assign_29 = fpext float %input_data_val30 to double

]]></Node>
<StgValue><ssdm name="d_assign_29"/></StgValue>
</operation>

<operation id="2104" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1525  %ireg_V_29 = bitcast double %d_assign_29 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_29"/></StgValue>
</operation>

<operation id="2105" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1526  %tmp_236 = trunc i64 %ireg_V_29 to i63

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2106" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1527  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_29, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2107" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1528  %p_Result_1_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_29, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_29"/></StgValue>
</operation>

<operation id="2108" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1530  %tmp_238 = trunc i64 %ireg_V_29 to i52

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2109" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1535  %tmp_9_29 = icmp eq i63 %tmp_236, 0

]]></Node>
<StgValue><ssdm name="tmp_9_29"/></StgValue>
</operation>

<operation id="2110" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1884  %OP1_V_27_cast = sext i32 %tmp_16_27 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_27_cast"/></StgValue>
</operation>

<operation id="2111" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1885  %p_Val2_3_27 = mul i48 %OP1_V_27_cast, %OP1_V_4_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_27"/></StgValue>
</operation>

<operation id="2112" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1886  %tmp_23_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_27"/></StgValue>
</operation>

<operation id="2113" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2011  store i32 %tmp_26_26, i32* %dataOut_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2139  store i32 %tmp_29_26, i32* %dataOut_V_addr_156, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2115" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:34  %dataOut_V_addr_28 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_28"/></StgValue>
</operation>

<operation id="2116" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:66  %dataOut_V_addr_61 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_61"/></StgValue>
</operation>

<operation id="2117" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1529  %tmp_4_29 = zext i11 %p_Result_1_29 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_29"/></StgValue>
</operation>

<operation id="2118" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1531  %tmp_45 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_238)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2119" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1532  %p_Result_10_29 = zext i53 %tmp_45 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_29"/></StgValue>
</operation>

<operation id="2120" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1533  %man_V_1_29 = sub i54 0, %p_Result_10_29

]]></Node>
<StgValue><ssdm name="man_V_1_29"/></StgValue>
</operation>

<operation id="2121" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1534  %man_V_2_29 = select i1 %tmp_237, i54 %man_V_1_29, i54 %p_Result_10_29

]]></Node>
<StgValue><ssdm name="man_V_2_29"/></StgValue>
</operation>

<operation id="2122" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1536  %F2_29 = sub i12 1075, %tmp_4_29

]]></Node>
<StgValue><ssdm name="F2_29"/></StgValue>
</operation>

<operation id="2123" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1537  %tmp_1_29 = icmp sgt i12 %F2_29, 16

]]></Node>
<StgValue><ssdm name="tmp_1_29"/></StgValue>
</operation>

<operation id="2124" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1538  %tmp_3_29 = add i12 -16, %F2_29

]]></Node>
<StgValue><ssdm name="tmp_3_29"/></StgValue>
</operation>

<operation id="2125" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1539  %tmp_5_29 = sub i12 16, %F2_29

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>

<operation id="2126" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1540  %sh_amt_29 = select i1 %tmp_1_29, i12 %tmp_3_29, i12 %tmp_5_29

]]></Node>
<StgValue><ssdm name="sh_amt_29"/></StgValue>
</operation>

<operation id="2127" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1542  %tmp_6_29 = icmp eq i12 %F2_29, 16

]]></Node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="2128" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1543  %tmp_239 = trunc i54 %man_V_2_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2129" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1545  %tmp_240 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_29, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2130" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1546  %icmp30 = icmp eq i7 %tmp_240, 0

]]></Node>
<StgValue><ssdm name="icmp30"/></StgValue>
</operation>

<operation id="2131" st_id="78" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1567  %empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="2132" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1640  store i32 %dataIn_V_load_4_27, i32* %dataOut_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1759  store i32 %tmp_16_27, i32* %dataOut_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1760  %OP1_V_4_28_cast = sext i32 %dataIn_V_load_4_28 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_28_cast"/></StgValue>
</operation>

<operation id="2135" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1761  %p_Val2_2_28 = mul i48 %OP1_V_4_28_cast, %OP1_V_4_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_28"/></StgValue>
</operation>

<operation id="2136" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1762  %tmp_16_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_28"/></StgValue>
</operation>

<operation id="2137" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2012  %OP1_V_1_27_cast = sext i32 %tmp_23_27 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_27_cast"/></StgValue>
</operation>

<operation id="2138" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2013  %p_Val2_4_27 = mul i48 %OP1_V_1_27_cast, %OP1_V_4_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_27"/></StgValue>
</operation>

<operation id="2139" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2014  %tmp_26_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_27"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2140" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:98  %dataOut_V_addr_93 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_93"/></StgValue>
</operation>

<operation id="2141" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:130  %dataOut_V_addr_125 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_125"/></StgValue>
</operation>

<operation id="2142" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1541  %sh_amt_29_cast = sext i12 %sh_amt_29 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_29_cast"/></StgValue>
</operation>

<operation id="2143" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1544  %tmp_11_29 = icmp ult i12 %sh_amt_29, 54

]]></Node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="2144" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1547  %tmp_17_29 = zext i32 %sh_amt_29_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="2145" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1548  %tmp_18_29 = ashr i54 %man_V_2_29, %tmp_17_29

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="2146" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1549  %tmp_241 = trunc i54 %tmp_18_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2147" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1550  %storemerge_29 = select i1 %tmp_237, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_29"/></StgValue>
</operation>

<operation id="2148" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1552  %sel_tmp360 = xor i1 %tmp_9_29, true

]]></Node>
<StgValue><ssdm name="sel_tmp360"/></StgValue>
</operation>

<operation id="2149" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1553  %sel_tmp361 = and i1 %tmp_6_29, %sel_tmp360

]]></Node>
<StgValue><ssdm name="sel_tmp361"/></StgValue>
</operation>

<operation id="2150" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1554  %sel_tmp362 = select i1 %sel_tmp361, i32 %tmp_239, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp362"/></StgValue>
</operation>

<operation id="2151" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1555  %sel_tmp726_demorgan = or i1 %tmp_9_29, %tmp_6_29

]]></Node>
<StgValue><ssdm name="sel_tmp726_demorgan"/></StgValue>
</operation>

<operation id="2152" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1556  %sel_tmp363 = xor i1 %sel_tmp726_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp363"/></StgValue>
</operation>

<operation id="2153" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1557  %sel_tmp364 = and i1 %tmp_1_29, %sel_tmp363

]]></Node>
<StgValue><ssdm name="sel_tmp364"/></StgValue>
</operation>

<operation id="2154" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1558  %sel_tmp365 = xor i1 %tmp_11_29, true

]]></Node>
<StgValue><ssdm name="sel_tmp365"/></StgValue>
</operation>

<operation id="2155" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1559  %sel_tmp366 = and i1 %sel_tmp364, %sel_tmp365

]]></Node>
<StgValue><ssdm name="sel_tmp366"/></StgValue>
</operation>

<operation id="2156" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1560  %sel_tmp367 = select i1 %sel_tmp366, i32 %storemerge_29, i32 %sel_tmp362

]]></Node>
<StgValue><ssdm name="sel_tmp367"/></StgValue>
</operation>

<operation id="2157" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1561  %sel_tmp368 = and i1 %sel_tmp364, %tmp_11_29

]]></Node>
<StgValue><ssdm name="sel_tmp368"/></StgValue>
</operation>

<operation id="2158" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1562  %sel_tmp369 = select i1 %sel_tmp368, i32 %tmp_241, i32 %sel_tmp367

]]></Node>
<StgValue><ssdm name="sel_tmp369"/></StgValue>
</operation>

<operation id="2159" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1563  %sel_tmp741_demorgan = or i1 %sel_tmp726_demorgan, %tmp_1_29

]]></Node>
<StgValue><ssdm name="sel_tmp741_demorgan"/></StgValue>
</operation>

<operation id="2160" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1564  %sel_tmp370 = xor i1 %sel_tmp741_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp370"/></StgValue>
</operation>

<operation id="2161" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1565  %sel_tmp371 = and i1 %icmp30, %sel_tmp370

]]></Node>
<StgValue><ssdm name="sel_tmp371"/></StgValue>
</operation>

<operation id="2162" st_id="79" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1567  %empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="2163" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1568  %input_data_val31 = extractvalue { float, i1 } %empty_46, 0

]]></Node>
<StgValue><ssdm name="input_data_val31"/></StgValue>
</operation>

<operation id="2164" st_id="79" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1569  %d_assign_30 = fpext float %input_data_val31 to double

]]></Node>
<StgValue><ssdm name="d_assign_30"/></StgValue>
</operation>

<operation id="2165" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1570  %ireg_V_30 = bitcast double %d_assign_30 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_30"/></StgValue>
</operation>

<operation id="2166" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="63" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1571  %tmp_242 = trunc i64 %ireg_V_30 to i63

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2167" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1572  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_30, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2168" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1573  %p_Result_1_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_30, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1_30"/></StgValue>
</operation>

<operation id="2169" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="52" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1575  %tmp_244 = trunc i64 %ireg_V_30 to i52

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2170" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1580  %tmp_9_30 = icmp eq i63 %tmp_242, 0

]]></Node>
<StgValue><ssdm name="tmp_9_30"/></StgValue>
</operation>

<operation id="2171" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1887  store i32 %tmp_23_27, i32* %dataOut_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2172" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1888  %OP1_V_28_cast = sext i32 %tmp_16_28 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_28_cast"/></StgValue>
</operation>

<operation id="2173" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1889  %p_Val2_3_28 = mul i48 %OP1_V_28_cast, %OP1_V_4_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_28"/></StgValue>
</operation>

<operation id="2174" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1890  %tmp_23_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_28"/></StgValue>
</operation>

<operation id="2175" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2015  store i32 %tmp_26_27, i32* %dataOut_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2176" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2140  %OP1_V_2_27_cast = sext i32 %tmp_26_27 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_27_cast"/></StgValue>
</operation>

<operation id="2177" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2141  %p_Val2_5_27 = mul i48 %OP1_V_2_27_cast, %OP1_V_4_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_27"/></StgValue>
</operation>

<operation id="2178" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2142  %tmp_29_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_27"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2179" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:35  %dataOut_V_addr_29 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_29"/></StgValue>
</operation>

<operation id="2180" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:162  %dataOut_V_addr_157 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_157"/></StgValue>
</operation>

<operation id="2181" st_id="80" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="sel_tmp371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1551  %tmp_20_29 = shl i32 %tmp_239, %sh_amt_29_cast

]]></Node>
<StgValue><ssdm name="tmp_20_29"/></StgValue>
</operation>

<operation id="2182" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1566  %dataIn_V_load_4_29 = select i1 %sel_tmp371, i32 %tmp_20_29, i32 %sel_tmp369

]]></Node>
<StgValue><ssdm name="dataIn_V_load_4_29"/></StgValue>
</operation>

<operation id="2183" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1574  %tmp_4_30 = zext i11 %p_Result_1_30 to i12

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>

<operation id="2184" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1576  %tmp_46 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_244)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2185" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="54" op_0_bw="53">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1577  %p_Result_10_30 = zext i53 %tmp_46 to i54

]]></Node>
<StgValue><ssdm name="p_Result_10_30"/></StgValue>
</operation>

<operation id="2186" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1578  %man_V_1_30 = sub i54 0, %p_Result_10_30

]]></Node>
<StgValue><ssdm name="man_V_1_30"/></StgValue>
</operation>

<operation id="2187" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1579  %man_V_2_30 = select i1 %tmp_243, i54 %man_V_1_30, i54 %p_Result_10_30

]]></Node>
<StgValue><ssdm name="man_V_2_30"/></StgValue>
</operation>

<operation id="2188" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1581  %F2_30 = sub i12 1075, %tmp_4_30

]]></Node>
<StgValue><ssdm name="F2_30"/></StgValue>
</operation>

<operation id="2189" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1582  %tmp_1_30 = icmp sgt i12 %F2_30, 16

]]></Node>
<StgValue><ssdm name="tmp_1_30"/></StgValue>
</operation>

<operation id="2190" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1583  %tmp_3_30 = add i12 -16, %F2_30

]]></Node>
<StgValue><ssdm name="tmp_3_30"/></StgValue>
</operation>

<operation id="2191" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1584  %tmp_5_30 = sub i12 16, %F2_30

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>

<operation id="2192" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1585  %sh_amt_30 = select i1 %tmp_1_30, i12 %tmp_3_30, i12 %tmp_5_30

]]></Node>
<StgValue><ssdm name="sh_amt_30"/></StgValue>
</operation>

<operation id="2193" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1587  %tmp_6_30 = icmp eq i12 %F2_30, 16

]]></Node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="2194" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1588  %tmp_245 = trunc i54 %man_V_2_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2195" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1590  %tmp_246 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_30, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2196" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1591  %icmp31 = icmp eq i7 %tmp_246, 0

]]></Node>
<StgValue><ssdm name="icmp31"/></StgValue>
</operation>

<operation id="2197" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1641  store i32 %dataIn_V_load_4_28, i32* %dataOut_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2198" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2016  %OP1_V_1_28_cast = sext i32 %tmp_23_28 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_28_cast"/></StgValue>
</operation>

<operation id="2199" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2017  %p_Val2_4_28 = mul i48 %OP1_V_1_28_cast, %OP1_V_4_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_28"/></StgValue>
</operation>

<operation id="2200" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2018  %tmp_26_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_28"/></StgValue>
</operation>

<operation id="2201" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2143  store i32 %tmp_29_27, i32* %dataOut_V_addr_157, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2202" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:67  %dataOut_V_addr_62 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_62"/></StgValue>
</operation>

<operation id="2203" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:99  %dataOut_V_addr_94 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_94"/></StgValue>
</operation>

<operation id="2204" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1586  %sh_amt_30_cast = sext i12 %sh_amt_30 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_30_cast"/></StgValue>
</operation>

<operation id="2205" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1589  %tmp_11_30 = icmp ult i12 %sh_amt_30, 54

]]></Node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="2206" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="54" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1592  %tmp_17_30 = zext i32 %sh_amt_30_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>

<operation id="2207" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1593  %tmp_18_30 = ashr i54 %man_V_2_30, %tmp_17_30

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>

<operation id="2208" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="54">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1594  %tmp_247 = trunc i54 %tmp_18_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2209" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1595  %storemerge_30 = select i1 %tmp_243, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge_30"/></StgValue>
</operation>

<operation id="2210" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1597  %sel_tmp372 = xor i1 %tmp_9_30, true

]]></Node>
<StgValue><ssdm name="sel_tmp372"/></StgValue>
</operation>

<operation id="2211" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1598  %sel_tmp373 = and i1 %tmp_6_30, %sel_tmp372

]]></Node>
<StgValue><ssdm name="sel_tmp373"/></StgValue>
</operation>

<operation id="2212" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1599  %sel_tmp374 = select i1 %sel_tmp373, i32 %tmp_245, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp374"/></StgValue>
</operation>

<operation id="2213" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1600  %sel_tmp750_demorgan = or i1 %tmp_9_30, %tmp_6_30

]]></Node>
<StgValue><ssdm name="sel_tmp750_demorgan"/></StgValue>
</operation>

<operation id="2214" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1601  %sel_tmp375 = xor i1 %sel_tmp750_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp375"/></StgValue>
</operation>

<operation id="2215" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1602  %sel_tmp376 = and i1 %tmp_1_30, %sel_tmp375

]]></Node>
<StgValue><ssdm name="sel_tmp376"/></StgValue>
</operation>

<operation id="2216" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1603  %sel_tmp377 = xor i1 %tmp_11_30, true

]]></Node>
<StgValue><ssdm name="sel_tmp377"/></StgValue>
</operation>

<operation id="2217" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1604  %sel_tmp378 = and i1 %sel_tmp376, %sel_tmp377

]]></Node>
<StgValue><ssdm name="sel_tmp378"/></StgValue>
</operation>

<operation id="2218" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1605  %sel_tmp379 = select i1 %sel_tmp378, i32 %storemerge_30, i32 %sel_tmp374

]]></Node>
<StgValue><ssdm name="sel_tmp379"/></StgValue>
</operation>

<operation id="2219" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1606  %sel_tmp380 = and i1 %sel_tmp376, %tmp_11_30

]]></Node>
<StgValue><ssdm name="sel_tmp380"/></StgValue>
</operation>

<operation id="2220" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1607  %sel_tmp381 = select i1 %sel_tmp380, i32 %tmp_247, i32 %sel_tmp379

]]></Node>
<StgValue><ssdm name="sel_tmp381"/></StgValue>
</operation>

<operation id="2221" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1608  %sel_tmp765_demorgan = or i1 %sel_tmp750_demorgan, %tmp_1_30

]]></Node>
<StgValue><ssdm name="sel_tmp765_demorgan"/></StgValue>
</operation>

<operation id="2222" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1609  %sel_tmp382 = xor i1 %sel_tmp765_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp382"/></StgValue>
</operation>

<operation id="2223" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1610  %sel_tmp383 = and i1 %icmp31, %sel_tmp382

]]></Node>
<StgValue><ssdm name="sel_tmp383"/></StgValue>
</operation>

<operation id="2224" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1763  store i32 %tmp_16_28, i32* %dataOut_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2225" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1764  %OP1_V_4_29_cast = sext i32 %dataIn_V_load_4_29 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_29_cast"/></StgValue>
</operation>

<operation id="2226" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1765  %p_Val2_2_29 = mul i48 %OP1_V_4_29_cast, %OP1_V_4_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_29"/></StgValue>
</operation>

<operation id="2227" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1766  %tmp_16_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_29"/></StgValue>
</operation>

<operation id="2228" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1891  store i32 %tmp_23_28, i32* %dataOut_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2229" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2144  %OP1_V_2_28_cast = sext i32 %tmp_26_28 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_28_cast"/></StgValue>
</operation>

<operation id="2230" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2145  %p_Val2_5_28 = mul i48 %OP1_V_2_28_cast, %OP1_V_4_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_28"/></StgValue>
</operation>

<operation id="2231" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2146  %tmp_29_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_28"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2232" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:131  %dataOut_V_addr_126 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_126"/></StgValue>
</operation>

<operation id="2233" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:163  %dataOut_V_addr_158 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_158"/></StgValue>
</operation>

<operation id="2234" st_id="82" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="sel_tmp383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1596  %tmp_20_30 = shl i32 %tmp_245, %sh_amt_30_cast

]]></Node>
<StgValue><ssdm name="tmp_20_30"/></StgValue>
</operation>

<operation id="2235" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1611  %storemerge1_s = select i1 %sel_tmp383, i32 %tmp_20_30, i32 %sel_tmp381

]]></Node>
<StgValue><ssdm name="storemerge1_s"/></StgValue>
</operation>

<operation id="2236" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1892  %OP1_V_29_cast = sext i32 %tmp_16_29 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_29_cast"/></StgValue>
</operation>

<operation id="2237" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1893  %p_Val2_3_29 = mul i48 %OP1_V_29_cast, %OP1_V_4_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_29"/></StgValue>
</operation>

<operation id="2238" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1894  %tmp_23_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_29"/></StgValue>
</operation>

<operation id="2239" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2019  store i32 %tmp_26_28, i32* %dataOut_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2147  store i32 %tmp_29_28, i32* %dataOut_V_addr_158, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2241" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:36  %dataOut_V_addr_30 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_30"/></StgValue>
</operation>

<operation id="2242" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:68  %dataOut_V_addr_63 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_63"/></StgValue>
</operation>

<operation id="2243" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1642  store i32 %dataIn_V_load_4_29, i32* %dataOut_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1767  store i32 %tmp_16_29, i32* %dataOut_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2245" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1768  %OP1_V_4_30_cast = sext i32 %storemerge1_s to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_30_cast"/></StgValue>
</operation>

<operation id="2246" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1769  %p_Val2_2_30 = mul i48 %OP1_V_4_30_cast, %OP1_V_4_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_30"/></StgValue>
</operation>

<operation id="2247" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1770  %tmp_16_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2_30, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_16_30"/></StgValue>
</operation>

<operation id="2248" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2020  %OP1_V_1_29_cast = sext i32 %tmp_23_29 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_29_cast"/></StgValue>
</operation>

<operation id="2249" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2021  %p_Val2_4_29 = mul i48 %OP1_V_1_29_cast, %OP1_V_4_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_29"/></StgValue>
</operation>

<operation id="2250" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2022  %tmp_26_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_29"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2251" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:100  %dataOut_V_addr_95 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_95"/></StgValue>
</operation>

<operation id="2252" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:132  %dataOut_V_addr_127 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_127"/></StgValue>
</operation>

<operation id="2253" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1895  store i32 %tmp_23_29, i32* %dataOut_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2254" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1896  %OP1_V_30_cast = sext i32 %tmp_16_30 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_30_cast"/></StgValue>
</operation>

<operation id="2255" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1897  %p_Val2_3_30 = mul i48 %OP1_V_30_cast, %OP1_V_4_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_30"/></StgValue>
</operation>

<operation id="2256" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1898  %tmp_23_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_3_30, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_23_30"/></StgValue>
</operation>

<operation id="2257" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2023  store i32 %tmp_26_29, i32* %dataOut_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2258" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2148  %OP1_V_2_29_cast = sext i32 %tmp_26_29 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_29_cast"/></StgValue>
</operation>

<operation id="2259" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2149  %p_Val2_5_29 = mul i48 %OP1_V_2_29_cast, %OP1_V_4_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_29"/></StgValue>
</operation>

<operation id="2260" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2150  %tmp_29_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_29"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:37  %dataOut_V_addr_31 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_31"/></StgValue>
</operation>

<operation id="2262" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:164  %dataOut_V_addr_159 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_159"/></StgValue>
</operation>

<operation id="2263" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1643  store i32 %storemerge1_s, i32* %dataOut_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2264" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2024  %OP1_V_1_30_cast = sext i32 %tmp_23_30 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_30_cast"/></StgValue>
</operation>

<operation id="2265" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2025  %p_Val2_4_30 = mul i48 %OP1_V_1_30_cast, %OP1_V_4_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_30"/></StgValue>
</operation>

<operation id="2266" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2026  %tmp_26_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4_30, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_26_30"/></StgValue>
</operation>

<operation id="2267" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2151  store i32 %tmp_29_29, i32* %dataOut_V_addr_159, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2268" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:69  %dataOut_V_addr_64 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_64"/></StgValue>
</operation>

<operation id="2269" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:101  %dataOut_V_addr_96 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_96"/></StgValue>
</operation>

<operation id="2270" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1771  store i32 %tmp_16_30, i32* %dataOut_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2271" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1899  store i32 %tmp_23_30, i32* %dataOut_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2272" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2152  %OP1_V_2_30_cast = sext i32 %tmp_26_30 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_30_cast"/></StgValue>
</operation>

<operation id="2273" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2153  %p_Val2_5_30 = mul i48 %OP1_V_2_30_cast, %OP1_V_4_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_30"/></StgValue>
</operation>

<operation id="2274" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2154  %tmp_29_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5_30, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29_30"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2275" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %input_data), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2277" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %output_data), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2278" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last), !map !102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2279" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @equation_matrix_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2280" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:133  %dataOut_V_addr_128 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_128"/></StgValue>
</operation>

<operation id="2281" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:165  %dataOut_V_addr_160 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_160"/></StgValue>
</operation>

<operation id="2282" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop4.preheader_ifconv:167  %dataOut_last_addr = getelementptr [160 x i1]* %dataOut_last, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="dataOut_last_addr"/></StgValue>
</operation>

<operation id="2283" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop4.preheader_ifconv:168  call void (...)* @_ssdm_op_SpecInterface(float* %input_data, i1* %input_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop4.preheader_ifconv:169  call void (...)* @_ssdm_op_SpecInterface(float* %output_data, i1* %output_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2285" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader_ifconv:170  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2286" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:171  store i1 true, i1* %dataOut_last_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2287" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2027  store i32 %tmp_26_30, i32* %dataOut_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2155  store i32 %tmp_29_30, i32* %dataOut_V_addr_160, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2289" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader_ifconv:2156  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2290" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i8 [ 0, %arrayctor.loop4.preheader_ifconv ], [ %indvar_flatten_next, %.preheader124 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="2291" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %i = phi i6 [ 0, %arrayctor.loop4.preheader_ifconv ], [ %tmp_30_mid2_v, %.preheader124 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2292" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:2  %j = phi i3 [ 0, %arrayctor.loop4.preheader_ifconv ], [ %j_1, %.preheader124 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="2293" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i8 %indvar_flatten, -96

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="2294" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="2295" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %0, label %.preheader124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader124:0  %i_1 = add i6 1, %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="2297" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124:1  %exitcond3 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="2298" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader124:2  %j_mid2 = select i1 %exitcond3, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="2299" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader124:3  %tmp_30_mid2_v = select i1 %exitcond3, i6 %i_1, i6 %i

]]></Node>
<StgValue><ssdm name="tmp_30_mid2_v"/></StgValue>
</operation>

<operation id="2300" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader124:38  %j_1 = add i3 1, %j_mid2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2301" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="9" op_0_bw="6">
<![CDATA[
.preheader124:4  %tmp_30_mid2_cast = zext i6 %tmp_30_mid2_v to i9

]]></Node>
<StgValue><ssdm name="tmp_30_mid2_cast"/></StgValue>
</operation>

<operation id="2302" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader124:5  %tmp_51 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_30_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2303" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="9" op_0_bw="8">
<![CDATA[
.preheader124:6  %p_shl_cast = zext i8 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="2304" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader124:7  %tmp_57 = add i9 %p_shl_cast, %tmp_30_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2305" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="9" op_0_bw="3">
<![CDATA[
.preheader124:10  %tmp_31_cast = zext i3 %j_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="2306" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader124:11  %tmp_58 = add i9 %tmp_31_cast, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2307" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="9">
<![CDATA[
.preheader124:12  %tmp_59_cast = zext i9 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="2308" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124:13  %dataOut_V_addr_8 = getelementptr [160 x i32]* %dataOut_V, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="dataOut_V_addr_8"/></StgValue>
</operation>

<operation id="2309" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124:14  %dataOut_last_addr_1 = getelementptr [160 x i1]* %dataOut_last, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="dataOut_last_addr_1"/></StgValue>
</operation>

<operation id="2310" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="8">
<![CDATA[
.preheader124:15  %p_Val2_s = load i32* %dataOut_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="2311" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="8">
<![CDATA[
.preheader124:35  %dataOut_last_load = load i1* %dataOut_last_addr_1, align 1

]]></Node>
<StgValue><ssdm name="dataOut_last_load"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2312" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="8">
<![CDATA[
.preheader124:15  %p_Val2_s = load i32* %dataOut_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="2313" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader124:17  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="2314" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124:18  %tmp_34 = sub nsw i32 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2315" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="8">
<![CDATA[
.preheader124:35  %dataOut_last_load = load i1* %dataOut_last_addr_1, align 1

]]></Node>
<StgValue><ssdm name="dataOut_last_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2316" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124:16  %tmp_32 = icmp eq i32 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2317" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader124:19  %p_Val2_8 = select i1 %is_neg, i32 %tmp_34, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="2318" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader124:20  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_8, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="2319" st_id="91" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader124:21  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_s, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="2320" st_id="91" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124:22  %tmp32_V_1 = shl i32 %p_Val2_8, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="2321" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="32">
<![CDATA[
.preheader124:27  %tmp_249 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2322" st_id="92" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:23  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2323" st_id="93" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:23  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2324" st_id="94" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:23  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2325" st_id="95" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:23  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2326" st_id="96" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:23  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2327" st_id="97" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:23  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="2328" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:24  %tmp32_V = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="2329" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader124:25  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="2330" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124:26  %tmp_35 = icmp ne i8 %p_Result_7, -98

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2331" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124:28  %tmp_54 = sub i8 -114, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2332" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="1">
<![CDATA[
.preheader124:29  %tmp_55 = zext i1 %tmp_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2333" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader124:30  %p_Repl2_1_trunc = add i8 %tmp_54, %tmp_55

]]></Node>
<StgValue><ssdm name="p_Repl2_1_trunc"/></StgValue>
</operation>

<operation id="2334" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.preheader124:31  %tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2335" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader124:32  %p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_56, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="2336" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32">
<![CDATA[
.preheader124:33  %f = bitcast i32 %p_Result_2 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="2337" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader124:34  %p_03_i = select i1 %tmp_32, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="2338" st_id="98" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
.preheader124:36  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %dataOut_last_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2339" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader124:8  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2340" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader124:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2341" st_id="99" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
.preheader124:36  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %dataOut_last_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2342" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader124:37  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="2343" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="0">
<![CDATA[
.preheader124:39  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2344" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
