// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_local_req_handler_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_sq_meta_TVALID,
        retransmitter2exh_eventFifo_dout,
        retransmitter2exh_eventFifo_num_data_valid,
        retransmitter2exh_eventFifo_fifo_cap,
        retransmitter2exh_eventFifo_empty_n,
        retransmitter2exh_eventFifo_read,
        tx_appMetaFifo_din,
        tx_appMetaFifo_num_data_valid,
        tx_appMetaFifo_fifo_cap,
        tx_appMetaFifo_full_n,
        tx_appMetaFifo_write,
        tx_localMemCmdFifo_din,
        tx_localMemCmdFifo_num_data_valid,
        tx_localMemCmdFifo_fifo_cap,
        tx_localMemCmdFifo_full_n,
        tx_localMemCmdFifo_write,
        tx2retrans_insertAddrLen_din,
        tx2retrans_insertAddrLen_num_data_valid,
        tx2retrans_insertAddrLen_fifo_cap,
        tx2retrans_insertAddrLen_full_n,
        tx2retrans_insertAddrLen_write,
        s_axis_sq_meta_TDATA,
        s_axis_sq_meta_TREADY,
        regRetransCount,
        regRetransCount_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_sq_meta_TVALID;
input  [319:0] retransmitter2exh_eventFifo_dout;
input  [3:0] retransmitter2exh_eventFifo_num_data_valid;
input  [3:0] retransmitter2exh_eventFifo_fifo_cap;
input   retransmitter2exh_eventFifo_empty_n;
output   retransmitter2exh_eventFifo_read;
output  [255:0] tx_appMetaFifo_din;
input  [5:0] tx_appMetaFifo_num_data_valid;
input  [5:0] tx_appMetaFifo_fifo_cap;
input   tx_appMetaFifo_full_n;
output   tx_appMetaFifo_write;
output  [149:0] tx_localMemCmdFifo_din;
input  [1:0] tx_localMemCmdFifo_num_data_valid;
input  [1:0] tx_localMemCmdFifo_fifo_cap;
input   tx_localMemCmdFifo_full_n;
output   tx_localMemCmdFifo_write;
output  [191:0] tx2retrans_insertAddrLen_din;
input  [3:0] tx2retrans_insertAddrLen_num_data_valid;
input  [3:0] tx2retrans_insertAddrLen_fifo_cap;
input   tx2retrans_insertAddrLen_full_n;
output   tx2retrans_insertAddrLen_write;
input  [239:0] s_axis_sq_meta_TDATA;
output   s_axis_sq_meta_TREADY;
output  [31:0] regRetransCount;
output   regRetransCount_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg retransmitter2exh_eventFifo_read;
reg[255:0] tx_appMetaFifo_din;
reg tx_appMetaFifo_write;
reg[149:0] tx_localMemCmdFifo_din;
reg tx_localMemCmdFifo_write;
reg tx2retrans_insertAddrLen_write;
reg[31:0] regRetransCount;
reg regRetransCount_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_168_p3;
wire   [0:0] tmp_i_287_nbreadreq_fu_176_p3;
reg    ap_predicate_op25_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_537;
reg   [0:0] tmp_i_287_reg_541;
reg   [31:0] trunc_ln145_reg_554;
reg    ap_predicate_op54_write_state2;
reg    ap_predicate_op58_write_state2;
reg    ap_predicate_op65_write_state2;
reg    ap_predicate_op70_write_state2;
reg   [0:0] icmp_ln1081_reg_593;
reg    ap_predicate_op80_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] retransCount_V;
reg    s_axis_sq_meta_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    retransmitter2exh_eventFifo_blk_n;
reg    tx_appMetaFifo_blk_n;
reg    tx_localMemCmdFifo_blk_n;
reg    tx2retrans_insertAddrLen_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [239:0] s_axis_sq_meta_read_reg_545;
wire   [31:0] trunc_ln145_fu_233_p1;
reg   [3:0] trunc_ln145_s_reg_558;
reg   [0:0] tmp_157_reg_563;
reg   [0:0] tmp_158_reg_568;
reg   [63:0] laddr_V_reg_573;
wire   [31:0] rev_op_code_fu_273_p1;
reg   [31:0] rev_op_code_reg_578;
reg   [119:0] tmp_436_i_reg_583;
wire   [55:0] trunc_ln174_fu_297_p1;
reg   [55:0] trunc_ln174_reg_588;
wire   [0:0] icmp_ln1081_fu_301_p2;
reg   [15:0] tmp_442_i_reg_597;
reg   [0:0] tmp_reg_602;
reg   [3:0] tmp_444_i_reg_607;
reg   [96:0] tmp_445_i_reg_612;
wire   [31:0] add_ln886_fu_514_p2;
wire   [255:0] zext_ln174_80_fu_404_p1;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] zext_ln174_79_fu_464_p1;
wire   [255:0] zext_ln174_fu_505_p1;
wire   [149:0] zext_ln174_81_fu_432_p1;
wire   [149:0] p_06_fu_527_p6;
reg   [31:0] regRetransCount_preg;
wire   [3:0] tmp_440_i_fu_317_p4;
wire   [31:0] tmp_435_i_fu_277_p4;
wire   [63:0] tmp_439_i_fu_307_p4;
wire   [47:0] trunc_ln174_10_fu_327_p1;
wire   [179:0] tmp_441_i_fu_331_p7;
wire   [179:0] or_ln174_fu_347_p2;
wire   [95:0] grp_fu_224_p4;
wire   [41:0] trunc_ln174_11_fu_391_p1;
wire   [159:0] tmp_449_i_fu_394_p4;
wire   [31:0] tmp_70_fu_409_p4;
wire   [145:0] or_ln174_155_i_fu_418_p7;
wire   [9:0] tmp_69_fu_437_p4;
wire   [159:0] or_ln174_s_fu_446_p5;
wire   [159:0] or_ln174_41_fu_458_p2;
wire   [159:0] tmp_71_fu_469_p4;
wire   [172:0] or_ln174_3_fu_478_p6;
wire   [192:0] zext_ln174_cast_fu_495_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_s_axis_sq_meta_U_apdone_blk;
wire   [239:0] s_axis_sq_meta_TDATA_int_regslice;
wire    s_axis_sq_meta_TVALID_int_regslice;
reg    s_axis_sq_meta_TREADY_int_regslice;
wire    regslice_both_s_axis_sq_meta_U_ack_in;
reg    ap_condition_237;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 retransCount_V = 32'd0;
#0 regRetransCount_preg = 32'd0;
end

rocev2_top_regslice_both #(
    .DataWidth( 240 ))
regslice_both_s_axis_sq_meta_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(s_axis_sq_meta_TDATA),
    .vld_in(s_axis_sq_meta_TVALID),
    .ack_in(regslice_both_s_axis_sq_meta_U_ack_in),
    .data_out(s_axis_sq_meta_TDATA_int_regslice),
    .vld_out(s_axis_sq_meta_TVALID_int_regslice),
    .ack_out(s_axis_sq_meta_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_axis_sq_meta_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        regRetransCount_preg <= 32'd0;
    end else begin
        if (((tmp_i_reg_537 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
            regRetransCount_preg <= add_ln886_fu_514_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_168_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1081_reg_593 <= icmp_ln1081_fu_301_p2;
        rev_op_code_reg_578 <= rev_op_code_fu_273_p1;
        tmp_436_i_reg_583 <= {{retransmitter2exh_eventFifo_dout[247:128]}};
        trunc_ln174_reg_588 <= trunc_ln174_fu_297_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_287_nbreadreq_fu_176_p3 == 1'd1) & (tmp_i_nbreadreq_fu_168_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        laddr_V_reg_573 <= {{s_axis_sq_meta_TDATA_int_regslice[111:48]}};
        tmp_157_reg_563 <= s_axis_sq_meta_TDATA_int_regslice[32'd42];
        tmp_158_reg_568 <= s_axis_sq_meta_TDATA_int_regslice[32'd43];
        trunc_ln145_reg_554 <= trunc_ln145_fu_233_p1;
        trunc_ln145_s_reg_558 <= {{s_axis_sq_meta_TDATA_int_regslice[47:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_537 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransCount_V <= add_ln886_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op25_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_sq_meta_read_reg_545 <= s_axis_sq_meta_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_168_p3 == 1'd1) & (icmp_ln1081_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_442_i_reg_597 <= {{or_ln174_fu_347_p2[47:32]}};
        tmp_444_i_reg_607 <= {{or_ln174_fu_347_p2[179:176]}};
        tmp_445_i_reg_612 <= {{or_ln174_fu_347_p2[160:64]}};
        tmp_reg_602 <= or_ln174_fu_347_p2[32'd168];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_168_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_287_reg_541 <= tmp_i_287_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_537 <= tmp_i_nbreadreq_fu_168_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_537 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        regRetransCount = add_ln886_fu_514_p2;
    end else begin
        regRetransCount = regRetransCount_preg;
    end
end

always @ (*) begin
    if (((tmp_i_reg_537 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        regRetransCount_ap_vld = 1'b1;
    end else begin
        regRetransCount_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_168_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        retransmitter2exh_eventFifo_blk_n = retransmitter2exh_eventFifo_empty_n;
    end else begin
        retransmitter2exh_eventFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_168_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitter2exh_eventFifo_read = 1'b1;
    end else begin
        retransmitter2exh_eventFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_sq_meta_TDATA_blk_n = s_axis_sq_meta_TVALID_int_regslice;
    end else begin
        s_axis_sq_meta_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op25_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_sq_meta_TREADY_int_regslice = 1'b1;
    end else begin
        s_axis_sq_meta_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op70_write_state2 == 1'b1))) begin
        tx2retrans_insertAddrLen_blk_n = tx2retrans_insertAddrLen_full_n;
    end else begin
        tx2retrans_insertAddrLen_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op70_write_state2 == 1'b1))) begin
        tx2retrans_insertAddrLen_write = 1'b1;
    end else begin
        tx2retrans_insertAddrLen_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op65_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((tmp_i_reg_537 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_blk_n = tx_appMetaFifo_full_n;
    end else begin
        tx_appMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_237)) begin
        if ((tmp_i_reg_537 == 1'd1)) begin
            tx_appMetaFifo_din = zext_ln174_fu_505_p1;
        end else if ((ap_predicate_op65_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln174_79_fu_464_p1;
        end else if ((ap_predicate_op54_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln174_80_fu_404_p1;
        end else begin
            tx_appMetaFifo_din = 'bx;
        end
    end else begin
        tx_appMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op65_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op54_write_state2 == 1'b1)) | ((tmp_i_reg_537 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_write = 1'b1;
    end else begin
        tx_appMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op80_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op58_write_state2 == 1'b1)))) begin
        tx_localMemCmdFifo_blk_n = tx_localMemCmdFifo_full_n;
    end else begin
        tx_localMemCmdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_237)) begin
        if ((ap_predicate_op80_write_state2 == 1'b1)) begin
            tx_localMemCmdFifo_din = p_06_fu_527_p6;
        end else if ((ap_predicate_op58_write_state2 == 1'b1)) begin
            tx_localMemCmdFifo_din = zext_ln174_81_fu_432_p1;
        end else begin
            tx_localMemCmdFifo_din = 'bx;
        end
    end else begin
        tx_localMemCmdFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op80_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op58_write_state2 == 1'b1)))) begin
        tx_localMemCmdFifo_write = 1'b1;
    end else begin
        tx_localMemCmdFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln886_fu_514_p2 = (retransCount_V + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_168_p3 == 1'd1)) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op65_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_537 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op58_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_168_p3 == 1'd1)) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op65_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_537 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op58_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_168_p3 == 1'd1)) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op65_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_537 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op58_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((retransmitter2exh_eventFifo_empty_n == 1'b0) & (tmp_i_nbreadreq_fu_168_p3 == 1'd1)) | ((s_axis_sq_meta_TVALID_int_regslice == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op65_write_state2 == 1'b1)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)) | ((tmp_i_reg_537 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state2 == 1'b1) & (tx2retrans_insertAddrLen_full_n == 1'b0)) | ((ap_predicate_op58_write_state2 == 1'b1) & (tx_localMemCmdFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_237 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op25_read_state1 = ((tmp_i_287_nbreadreq_fu_176_p3 == 1'd1) & (tmp_i_nbreadreq_fu_168_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op54_write_state2 = (((((((((trunc_ln145_reg_554 == 32'd1) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0)) | ((trunc_ln145_reg_554 == 32'd2) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd0) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd4) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd10) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd8) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd6) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd7) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op58_write_state2 = (((((((((trunc_ln145_reg_554 == 32'd1) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0)) | ((trunc_ln145_reg_554 == 32'd2) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd0) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd4) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd10) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd8) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd6) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0))) | ((trunc_ln145_reg_554 == 32'd7) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op65_write_state2 = ((trunc_ln145_reg_554 == 32'd12) & (tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op70_write_state2 = ((tmp_i_287_reg_541 == 1'd1) & (tmp_i_reg_537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op80_write_state2 = ((tmp_i_reg_537 == 1'd1) & (icmp_ln1081_reg_593 == 1'd0));
end

assign grp_fu_224_p4 = {{s_axis_sq_meta_read_reg_545[207:112]}};

assign icmp_ln1081_fu_301_p2 = ((rev_op_code_fu_273_p1 == 32'd12) ? 1'b1 : 1'b0);

assign or_ln174_155_i_fu_418_p7 = {{{{{{{{{{1'd0}, {tmp_157_reg_563}}}, {tmp_70_fu_409_p4}}}, {laddr_V_reg_573}}}, {6'd0}}}, {trunc_ln174_11_fu_391_p1}};

assign or_ln174_3_fu_478_p6 = {{{{{{{{1'd0}, {trunc_ln145_s_reg_558}}}, {7'd0}}}, {tmp_158_reg_568}}}, {tmp_71_fu_469_p4}};

assign or_ln174_41_fu_458_p2 = (or_ln174_s_fu_446_p5 | 160'd12);

assign or_ln174_fu_347_p2 = (tmp_441_i_fu_331_p7 | 180'd374144419156711147060143317175368453031918731001856);

assign or_ln174_s_fu_446_p5 = {{{{grp_fu_224_p4}, {22'd0}}, {tmp_69_fu_437_p4}}, {32'd0}};

assign p_06_fu_527_p6 = {{{{{tmp_444_i_reg_607}, {tmp_reg_602}}, {tmp_445_i_reg_612}}, {tmp_442_i_reg_597}}, {rev_op_code_reg_578}};

assign rev_op_code_fu_273_p1 = retransmitter2exh_eventFifo_dout[31:0];

assign s_axis_sq_meta_TREADY = regslice_both_s_axis_sq_meta_U_ack_in;

assign tmp_435_i_fu_277_p4 = {{retransmitter2exh_eventFifo_dout[223:192]}};

assign tmp_439_i_fu_307_p4 = {{retransmitter2exh_eventFifo_dout[127:64]}};

assign tmp_440_i_fu_317_p4 = {{retransmitter2exh_eventFifo_dout[267:264]}};

assign tmp_441_i_fu_331_p7 = {{{{{{tmp_440_i_fu_317_p4}, {16'd0}}, {tmp_435_i_fu_277_p4}}, {tmp_439_i_fu_307_p4}}, {16'd0}}, {trunc_ln174_10_fu_327_p1}};

assign tmp_449_i_fu_394_p4 = {{{grp_fu_224_p4}, {22'd0}}, {trunc_ln174_11_fu_391_p1}};

assign tmp_69_fu_437_p4 = {{s_axis_sq_meta_read_reg_545[41:32]}};

assign tmp_70_fu_409_p4 = {{s_axis_sq_meta_read_reg_545[207:176]}};

assign tmp_71_fu_469_p4 = {{s_axis_sq_meta_read_reg_545[207:48]}};

assign tmp_i_287_nbreadreq_fu_176_p3 = s_axis_sq_meta_TVALID_int_regslice;

assign tmp_i_nbreadreq_fu_168_p3 = retransmitter2exh_eventFifo_empty_n;

assign trunc_ln145_fu_233_p1 = s_axis_sq_meta_TDATA_int_regslice[31:0];

assign trunc_ln174_10_fu_327_p1 = retransmitter2exh_eventFifo_dout[47:0];

assign trunc_ln174_11_fu_391_p1 = s_axis_sq_meta_read_reg_545[41:0];

assign trunc_ln174_fu_297_p1 = retransmitter2exh_eventFifo_dout[55:0];

assign tx2retrans_insertAddrLen_din = or_ln174_3_fu_478_p6;

assign zext_ln174_79_fu_464_p1 = or_ln174_41_fu_458_p2;

assign zext_ln174_80_fu_404_p1 = tmp_449_i_fu_394_p4;

assign zext_ln174_81_fu_432_p1 = or_ln174_155_i_fu_418_p7;

assign zext_ln174_cast_fu_495_p5 = {{{{{{9'd256}, {tmp_436_i_reg_583}}}, {8'd0}}}, {trunc_ln174_reg_588}};

assign zext_ln174_fu_505_p1 = zext_ln174_cast_fu_495_p5;

endmodule //rocev2_top_local_req_handler_0_s
