<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr test_cam.pcf

</twCmdLine><twDesign>test_cam.ncd</twDesign><twDesignPath>test_cam.ncd</twDesignPath><twPCF>test_cam.pcf</twPCF><twPcfPath>test_cam.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clk25_24/mmcm_adv_inst/CLKIN1" logResource="clk25_24/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk25_24/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clk25_24/mmcm_adv_inst/CLKIN1" logResource="clk25_24/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk25_24/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="clk25_24/clkin1_buf/I0" logResource="clk25_24/clkin1_buf/I0" locationPin="BUFGCTRL_X0Y20.I0" clockNet="clk_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk25_24_clkout0 = PERIOD TIMEGRP &quot;clk25_24_clkout0&quot; TS_sys_clk_pin * 0.25         HIGH 50%;</twConstName><twItemCnt>36015</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1062</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.099</twMinPer></twConstHead><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point DP_RAM/Mram_ram91 (RAMB36_X3Y16.ADDRBWRADDRL14), 96 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.901</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>7.034</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;11&gt;</twComp><twBEL>Maddsub_n0031_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>Maddsub_n0031_12</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_12_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>n0025&lt;16&gt;</twComp><twBEL>Maddsub_n0031_Madd_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>n0025&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>4.707</twRouteDel><twTotDel>7.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.945</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.990</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Maddsub_n0031_11</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_11_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>n0025&lt;16&gt;</twComp><twBEL>Maddsub_n0031_Madd_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>n0025&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.359</twLogDel><twRouteDel>4.631</twRouteDel><twTotDel>6.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.948</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y114.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;11&gt;</twComp><twBEL>Maddsub_n0031_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>Maddsub_n0031_13</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_13_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>n0025&lt;16&gt;</twComp><twBEL>Maddsub_n0031_Madd_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>n0025&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.397</twLogDel><twRouteDel>4.590</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point DP_RAM/Mram_ram91 (RAMB36_X3Y16.ADDRBWRADDRU14), 96 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.901</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>7.034</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;11&gt;</twComp><twBEL>Maddsub_n0031_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>Maddsub_n0031_12</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_12_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>n0025&lt;16&gt;</twComp><twBEL>Maddsub_n0031_Madd_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>n0025&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>4.707</twRouteDel><twTotDel>7.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.945</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.990</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Maddsub_n0031_11</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_11_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>n0025&lt;16&gt;</twComp><twBEL>Maddsub_n0031_Madd_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>n0025&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.359</twLogDel><twRouteDel>4.631</twRouteDel><twTotDel>6.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.948</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y114.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;11&gt;</twComp><twBEL>Maddsub_n0031_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>Maddsub_n0031_13</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_13_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>n0025&lt;16&gt;</twComp><twBEL>Maddsub_n0031_Madd_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>n0025&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out61</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>DP_RAM_addr_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.397</twLogDel><twRouteDel>4.590</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="59" iCriticalPaths="0" sType="EndPoint">Paths for end point DP_RAM/Mram_ram91 (RAMB36_X3Y16.ADDRBWRADDRL12), 59 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.020</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.915</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Maddsub_n0031_11</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_11_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>n0025&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;5&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>DP_RAM_addr_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.240</twLogDel><twRouteDel>4.675</twRouteDel><twTotDel>6.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.104</twSlack><twSrc BELType="FF">VGA640x480/countY_1</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.831</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_1</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>VGA640x480/countY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;5&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;11&gt;</twComp><twBEL>Maddsub_n0031_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>Maddsub_n0031_12</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_12_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>n0025&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;5&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>DP_RAM_addr_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.751</twRouteDel><twTotDel>6.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.212</twSlack><twSrc BELType="FF">VGA640x480/countY_3</twSrc><twDest BELType="RAM">DP_RAM/Mram_ram91</twDest><twTotPathDel>6.723</twTotPathDel><twClkSkew dest = "1.242" src = "1.225">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA640x480/countY_3</twSrc><twDest BELType='RAM'>DP_RAM/Mram_ram91</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y113.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y113.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp><twBEL>Maddsub_n0031_Madd1_lut&lt;7&gt;</twBEL><twBEL>Maddsub_n0031_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y114.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Maddsub_n0031_Madd1_cy&lt;11&gt;</twComp><twBEL>Maddsub_n0031_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>Maddsub_n0031_12</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y114.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Maddsub_n0031_Madd_cy&lt;13&gt;</twComp><twBEL>Maddsub_n0031_12_rt</twBEL><twBEL>Maddsub_n0031_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>n0025&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>DP_RAM_addr_out&lt;5&gt;</twComp><twBEL>Mmux_DP_RAM_addr_out41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>DP_RAM_addr_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>DP_RAM/Mram_ram91</twComp><twBEL>DP_RAM/Mram_ram91</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>4.756</twRouteDel><twTotDel>6.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk25_24_clkout0 = PERIOD TIMEGRP &quot;clk25_24_clkout0&quot; TS_sys_clk_pin * 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA640x480/countY_0 (SLICE_X65Y113.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">VGA640x480/countY_0</twSrc><twDest BELType="FF">VGA640x480/countY_0</twDest><twTotPathDel>0.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA640x480/countY_0</twSrc><twDest BELType='FF'>VGA640x480/countY_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/countY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>VGA640x480/countY&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>VGA640x480/countY&lt;3&gt;</twComp><twBEL>VGA640x480/Mcount_countY_lut&lt;0&gt;_INV_0</twBEL><twBEL>VGA640x480/Mcount_countY_cy&lt;3&gt;</twBEL><twBEL>VGA640x480/countY_0</twBEL></twPathDel><twLogDel>0.151</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA640x480/countY_7 (SLICE_X65Y114.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">VGA640x480/countY_7</twSrc><twDest BELType="FF">VGA640x480/countY_7</twDest><twTotPathDel>0.323</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA640x480/countY_7</twSrc><twDest BELType='FF'>VGA640x480/countY_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X65Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>VGA640x480/countY&lt;7&gt;</twComp><twBEL>VGA640x480/countY_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>VGA640x480/countY&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>VGA640x480/countY&lt;7&gt;</twComp><twBEL>VGA640x480/countY&lt;7&gt;_rt.1</twBEL><twBEL>VGA640x480/Mcount_countY_cy&lt;7&gt;</twBEL><twBEL>VGA640x480/countY_7</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.179</twRouteDel><twTotDel>0.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA640x480/countX_3 (SLICE_X64Y113.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">VGA640x480/countX_3</twSrc><twDest BELType="FF">VGA640x480/countX_3</twDest><twTotPathDel>0.326</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA640x480/countX_3</twSrc><twDest BELType='FF'>VGA640x480/countX_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twSrcClk><twPathDel><twSite>SLICE_X64Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>VGA640x480/countX&lt;3&gt;</twComp><twBEL>VGA640x480/countX_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>VGA640x480/countX&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>VGA640x480/countX&lt;3&gt;</twComp><twBEL>VGA640x480/countX&lt;3&gt;_rt</twBEL><twBEL>VGA640x480/Mcount_countX_cy&lt;3&gt;</twBEL><twBEL>VGA640x480/countX_3</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25M</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clk25_24_clkout0 = PERIOD TIMEGRP &quot;clk25_24_clkout0&quot; TS_sys_clk_pin * 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKB" slack="37.859" period="40.000" constraintValue="40.000" deviceLimit="2.141" freqLimit="467.071" physResource="DP_RAM/Mram_ram151/CLKBWRCLKL" logResource="DP_RAM/Mram_ram151/CLKBWRCLKL" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="clk25M"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_CAS_WF_NC)" slack="37.859" period="40.000" constraintValue="40.000" deviceLimit="2.141" freqLimit="467.071" physResource="DP_RAM/Mram_ram151/CLKBWRCLKU" logResource="DP_RAM/Mram_ram151/CLKBWRCLKU" locationPin="RAMB36_X3Y18.CLKBWRCLKU" clockNet="clk25M"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="37.859" period="40.000" constraintValue="40.000" deviceLimit="2.141" freqLimit="467.071" physResource="DP_RAM/Mram_ram161/CLKBWRCLKL" logResource="DP_RAM/Mram_ram161/CLKBWRCLKL" locationPin="RAMB36_X2Y17.CLKBWRCLKL" clockNet="clk25M"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="39"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="1.775" errors="0" errorRollup="0" items="0" itemsRollup="36015"/><twConstRollup name="TS_clk25_24_clkout0" fullName="TS_clk25_24_clkout0 = PERIOD TIMEGRP &quot;clk25_24_clkout0&quot; TS_sys_clk_pin * 0.25         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="7.099" actualRollup="N/A" errors="0" errorRollup="0" items="36015" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="40">0</twUnmetConstCnt><twDataSheet anchorID="41" twNameLen="15"><twClk2SUList anchorID="42" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>7.099</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="43"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>36015</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1195</twConnCnt></twConstCov><twStats anchorID="44"><twMinPer>7.099</twMinPer><twFootnote number="1" /><twMaxFreq>140.865</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb 11 00:30:01 2020 </twTimestamp></twFoot><twClientInfo anchorID="45"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 781 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
