# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG3155_PROJECT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFFSet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFFSet
# -- Compiling architecture rtl of enARdFFSet
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/DivideBy41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Divideby41
# -- Compiling architecture behav of Divideby41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/uartTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uartTopLevel
# -- Compiling architecture Structural of uartTopLevel
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity baudRateGenerator
# -- Compiling architecture rtl of baudRateGenerator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux81.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux81
# -- Compiling architecture structural of nbitmux81
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux81.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux81
# -- Compiling architecture structural of mux81
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity receiverTopLevel
# -- Compiling architecture rtl of receiverTopLevel
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverFSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity receiverFSM
# -- Compiling architecture rtl of receiverFSM
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitTargetIncrementer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitTargetIncrementer
# -- Compiling architecture rtl of nBitTargetIncrementer
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/rdrfLatch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rdrfLatch
# -- Compiling architecture rtl of rdrfLatch
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/transmitterTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity transmitterTopLevel
# -- Compiling architecture rtl of transmitterTopLevel
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/transmitterFSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity transmitterFSM
# -- Compiling architecture rtl of transmitterFSM
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitShiftRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitShiftRegister
# -- Compiling architecture rtl of nBitShiftRegister
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux21
# -- Compiling architecture structural of nbitmux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitcomparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# 
vsim -voptargs=+acc work.uarttoplevel
# vsim -voptargs=+acc work.uarttoplevel 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.uarttoplevel(structural)
# Loading work.enardff_2(rtl)
# Loading work.nbitmux21(structural)
# Loading work.mux21(structural)
# Loading work.transmittertoplevel(rtl)
# Loading work.transmitterfsm(rtl)
# Loading work.nbitregister(rtl)
# Loading work.nbitshiftregister(rtl)
# Loading work.mux41(structural)
# Loading work.nbittargetincrementer(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.receivertoplevel(rtl)
# Loading work.receiverfsm(rtl)
# Loading work.rdrflatch(rtl)
# Loading work.baudrategenerator(rtl)
# Loading ieee.numeric_std(body)
# Loading work.divideby41(behav)
# Loading work.mux81(structural)
# Loading work.enardffset(rtl)
# Loading work.nbitmux81(structural)
add wave -position insertpoint  \
sim:/uarttoplevel/MScolor \
sim:/uarttoplevel/RXD \
sim:/uarttoplevel/SScolor \
sim:/uarttoplevel/baudSelect \
sim:/uarttoplevel/clk \
sim:/uarttoplevel/loopback \
sim:/uarttoplevel/reset \
sim:/uarttoplevel/state_change \
sim:/uarttoplevel/TXD
add wave -position insertpoint  \
sim:/uarttoplevel/bclk \
sim:/uarttoplevel/bclkx8 \
sim:/uarttoplevel/inc_en \
sim:/uarttoplevel/inc_eq6 \
sim:/uarttoplevel/increment \
sim:/uarttoplevel/int_RXout \
sim:/uarttoplevel/int_TXin \
sim:/uarttoplevel/int_debugCharSel \
sim:/uarttoplevel/int_rdrf \
sim:/uarttoplevel/int_tdre \
sim:/uarttoplevel/int_tdreDelay \
sim:/uarttoplevel/int_trafficLightChar \
sim:/uarttoplevel/int_txStart \
sim:/uarttoplevel/not_reset \
sim:/uarttoplevel/reset_inc
force -freeze sim:/uarttoplevel/MScolor 01111001 0
force -freeze sim:/uarttoplevel/RXD 1 0
force -freeze sim:/uarttoplevel/SScolor 01100111 0
force -freeze sim:/uarttoplevel/baudSelect 001 0
force -freeze sim:/uarttoplevel/loopback 0 0
force -freeze sim:/uarttoplevel/reset 1 0
force -freeze sim:/uarttoplevel/state_change 0 0
run
force -freeze sim:/uarttoplevel/clk 1 0, 0 {5 ps} -r 10
run
force -freeze sim:/uarttoplevel/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
