-- inferred single port RAM with read-first behaviour
process (<<clock>>)
begin
	if rising_edge(<<clock>>) then
		if (<<write_enable>> = '1') then
			<<ram>>(TO_INTEGER(<<addr>>)) <= <<write_data>>;
		end if;			
		<<read_data>> <= <<ram>>(TO_INTEGER(<<addr>>));
	end if;
end process;