
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.40

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: valid_bits[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.70    0.01    0.09    0.09 ^ valid_bits[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         valid_bits[0] (net)
                  0.01    0.00    0.09 ^ _1658_/B1 (OAI21_X1)
     1    1.60    0.01    0.01    0.10 v _1658_/ZN (OAI21_X1)
                                         _0201_ (net)
                  0.01    0.00    0.10 v _1659_/A (INV_X1)
     1    1.19    0.01    0.01    0.11 ^ _1659_/ZN (INV_X1)
                                         _0134_ (net)
                  0.01    0.00    0.11 ^ valid_bits[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: compare_data[3] (input port clocked by core_clock)
Endpoint: match_addr[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.27    0.00    0.00    0.20 v compare_data[3] (in)
                                         compare_data[3] (net)
                  0.00    0.00    0.20 v _1403_/A (BUF_X4)
     7   32.76    0.01    0.03    0.23 v _1403_/Z (BUF_X4)
                                         _0571_ (net)
                  0.01    0.00    0.23 v _1461_/A (BUF_X16)
    10   35.76    0.01    0.03    0.26 v _1461_/Z (BUF_X16)
                                         _0629_ (net)
                  0.01    0.00    0.26 v _1572_/A (XOR2_X1)
     1    1.75    0.01    0.05    0.31 v _1572_/Z (XOR2_X1)
                                         _0740_ (net)
                  0.01    0.00    0.31 v _1573_/A4 (NOR4_X1)
     2    2.96    0.05    0.09    0.40 ^ _1573_/ZN (NOR4_X1)
                                         _0741_ (net)
                  0.05    0.00    0.40 ^ _1574_/A3 (AND3_X1)
     1    2.08    0.01    0.05    0.46 ^ _1574_/ZN (AND3_X1)
                                         _0742_ (net)
                  0.01    0.00    0.46 ^ _1577_/B1 (AOI21_X1)
     2    4.10    0.01    0.02    0.47 v _1577_/ZN (AOI21_X1)
                                         _0745_ (net)
                  0.01    0.00    0.48 v _1638_/B2 (AOI21_X1)
     1    2.22    0.02    0.03    0.51 ^ _1638_/ZN (AOI21_X1)
                                         _0184_ (net)
                  0.02    0.00    0.51 ^ _1641_/B1 (OAI21_X1)
     1    1.85    0.01    0.02    0.53 v _1641_/ZN (OAI21_X1)
                                         _0187_ (net)
                  0.01    0.00    0.53 v _1644_/B1 (AOI22_X1)
     1    1.23    0.02    0.04    0.57 ^ _1644_/ZN (AOI22_X1)
                                         _0130_ (net)
                  0.02    0.00    0.57 ^ match_addr[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ match_addr[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: compare_data[3] (input port clocked by core_clock)
Endpoint: match_addr[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.27    0.00    0.00    0.20 v compare_data[3] (in)
                                         compare_data[3] (net)
                  0.00    0.00    0.20 v _1403_/A (BUF_X4)
     7   32.76    0.01    0.03    0.23 v _1403_/Z (BUF_X4)
                                         _0571_ (net)
                  0.01    0.00    0.23 v _1461_/A (BUF_X16)
    10   35.76    0.01    0.03    0.26 v _1461_/Z (BUF_X16)
                                         _0629_ (net)
                  0.01    0.00    0.26 v _1572_/A (XOR2_X1)
     1    1.75    0.01    0.05    0.31 v _1572_/Z (XOR2_X1)
                                         _0740_ (net)
                  0.01    0.00    0.31 v _1573_/A4 (NOR4_X1)
     2    2.96    0.05    0.09    0.40 ^ _1573_/ZN (NOR4_X1)
                                         _0741_ (net)
                  0.05    0.00    0.40 ^ _1574_/A3 (AND3_X1)
     1    2.08    0.01    0.05    0.46 ^ _1574_/ZN (AND3_X1)
                                         _0742_ (net)
                  0.01    0.00    0.46 ^ _1577_/B1 (AOI21_X1)
     2    4.10    0.01    0.02    0.47 v _1577_/ZN (AOI21_X1)
                                         _0745_ (net)
                  0.01    0.00    0.48 v _1638_/B2 (AOI21_X1)
     1    2.22    0.02    0.03    0.51 ^ _1638_/ZN (AOI21_X1)
                                         _0184_ (net)
                  0.02    0.00    0.51 ^ _1641_/B1 (OAI21_X1)
     1    1.85    0.01    0.02    0.53 v _1641_/ZN (OAI21_X1)
                                         _0187_ (net)
                  0.01    0.00    0.53 v _1644_/B1 (AOI22_X1)
     1    1.23    0.02    0.04    0.57 ^ _1644_/ZN (AOI22_X1)
                                         _0130_ (net)
                  0.02    0.00    0.57 ^ match_addr[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ match_addr[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.11273389309644699

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5678

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
5.950412750244141

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5182

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cam_memory[12][1]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cam_memory[12][1]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.09 v cam_memory[12][1]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.06    0.14 v _1438_/Z (XOR2_X2)
   0.09    0.24 ^ _1439_/ZN (NOR4_X2)
   0.04    0.28 v _1608_/ZN (NAND4_X2)
   0.04    0.31 ^ _1612_/ZN (AOI21_X1)
   0.02    0.34 v _1613_/ZN (AOI21_X1)
   0.06    0.39 ^ _1633_/ZN (AOI211_X2)
   0.02    0.41 v _1634_/ZN (OAI21_X1)
   0.00    0.41 v match_addr[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.41   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ match_addr[0]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_bits[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ valid_bits[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.10 v _1658_/ZN (OAI21_X1)
   0.01    0.11 ^ _1659_/ZN (INV_X1)
   0.00    0.11 ^ valid_bits[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.5662

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3987

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
70.416814

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-03   1.09e-05   1.15e-05   1.07e-03  77.0%
Combinational          1.47e-04   1.50e-04   2.29e-05   3.19e-04  23.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.19e-03   1.61e-04   3.44e-05   1.39e-03 100.0%
                          86.0%      11.6%       2.5%
