#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb 14 09:00:01 2020
# Process ID: 3140
# Log file: C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/vivado.log
# Journal file: C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.xpr
remove_files {C:/Users/maucher/Desktop/EN217_Processor/src/UC/UC.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/UT.vhd C:/Users/maucher/Desktop/EN217_Processor/src/CPU_top_level.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UM/UM.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {C:/Users/maucher/Desktop/EN217_Processor/src/acces_carte.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/CARRY.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/MUX_6.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/processor_8b.vhd
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source PC_tb.tcl
close_sim
launch_simulation
source PC_tb.tcl
close_sim
launch_simulation
source PC_tb.tcl
save_wave_config {C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
set_property xsim.view C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg [get_filesets sim_1]
remove_files C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files
remove_files -fileset sim_1 C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.srcs/sim_1/imports/res/PC_tb_behav.wcfg
remove_files C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.srcs/sources_1/imports/EN217_Processor/test_bench/tb_alu.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.srcs/sources_1/imports/EN217_Processor/src/UT/ALU.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
launch_simulation
source alu_tb.tcl
close_sim
launch_simulation
source alu_tb.tcl
save_wave_config {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
set_property xsim.view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} [get_filesets sim_1]
remove_files {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd
add_files -norecurse C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
add_bp {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd} 44
remove_bps -file {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd} -line 44
close_sim
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
run 1000
run 10000ns
close_sim
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
close_sim
close_sim
close_sim
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
clear
clc
clean
clear
create_wave_config
close_sim
launch_simulation
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
source REG_8_tb.tcl
set_property SOURCE_SET {} [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top REG_8_tb [get_filesets sim_1]
close_sim
launch_simulation
close_project
create_project project_1 C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source REG_8_tb.tcl
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd
remove_files C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source FSM_tb.tcl
close_sim
launch_simulation
source FSM_tb.tcl
add_wave {{/FSM_tb/uut/current_state}} 
restart
rub 600ms
run 600ns
close_sim
close_sim
