@W: MT530 :"e:\projects\actel\actelkit\refdes\7\soc\m2s010_usb_vcp\component\work\m2s010_usb_vcp_mss\m2s010_usb_vcp_mss.vhd":717:0:717:13|Found inferred clock M2S010_USB_vcp_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 0 sequential elements including M2S010_USB_vcp_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
