# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spaceship.srcs/sources_1/new/jstk_uart_bridge.vhd" \
"../../../../spaceship.srcs/sim_1/new/jstk_uart_bridge_simulation.vhd" \

# Do not sort compile order
nosort
