Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  20 Dec 2018 08:39:43 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga002.jf.intel.com (orsmga002.jf.intel.com [10.7.209.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 39C36580522
	for <like.xu@linux.intel.com>; Wed, 19 Dec 2018 07:31:58 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga002-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Dec 2018 07:31:58 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AL7P37h2pPgSBmpWnsmDT+DRfVm0co7zxezQtwd8Z?=
 =?us-ascii?q?seMXLPad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7S60/Vza/4KdxUBLmiD?=
 =?us-ascii?q?kJOTA6/m7VhMx/g61Vrg+5pxF9wYDZb5yZOfRicqzDZtMXXnZNXt9LWiBdHo+w?=
 =?us-ascii?q?c5cDAuwcNuhYtYn9oF4OoAOkCwa2A+PvzjhIjWLr0K091eQgEADG3AohH9kTt3?=
 =?us-ascii?q?nUtM76NKAUUeG0zanIyzTDYuhM2Tjj9YfIcgouoe2WUb1sdsrRzFAiGgXYhVuT?=
 =?us-ascii?q?sYzoJy2Z2vgOvmSB8uZsSOGih3Q5pwx/ojWj3Nogh4vRio4L1lzJ8T91zJs7KN?=
 =?us-ascii?q?GmUkJ3fN2pHZVKuy2ENIZ7RN4pTXtytyYg0LIGvIa2fCgUx5QjwB7Sc/iHc4mT?=
 =?us-ascii?q?4hL/T+adOzh4hHR4eL6lgBay60egxvX9VsmyzllKsjJInsfQun0OzRDf99WLR/?=
 =?us-ascii?q?hn8ku/1zuC1xrf5vxGLEwskKrUMZ8hwro+lpoJtkTDGzf7mFzog6+Ta0Uo4/Wn?=
 =?us-ascii?q?5Pr5Yrr4op+QLpR7igbjMqQohsOwH/84Pg8KX2ia+uSzyqfv/ELkQLhSiv02k6?=
 =?us-ascii?q?/ZsI3VJMgBp665BRNV3Zgn6xqlEzim19EYkGIBLFJCfhKHgI7pO0zULPD/F/e/?=
 =?us-ascii?q?jEygkC13yPDeIr3hHpLNI2DHkLfgfrZy9VRQyQUuzd1E45JUC7cBIO/8W0Prtd?=
 =?us-ascii?q?zYCAM5PBKww+r9FNp90YYeCiqyBLSEOvbSrUOQ/bBoZO2Nf5MO/jD6Lfcj+rjp?=
 =?us-ascii?q?l3B+nFYceayg29wQcGy5GfJ9ZFyUZGepjtofHGNZgwwlUea/jVSDVSJUNW+/Wr?=
 =?us-ascii?q?956jwlBYbjF4raW422nJSH2yG0GIAQYXpJXUuRG3XlfJnRRvEXdSiJKdVgmDFX?=
 =?us-ascii?q?ab/0UoIkyFSiuRH3z5JhKezb/DBesojsh/Zv4OiGrRg18Ts8JcObwWCLTikghm?=
 =?us-ascii?q?kPQS032qFXu0Fxyl6fl6N/hqoLRpRo+/pVX1JiZtbnxOtgBoWqVw=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0A4AgCIYxpchxHrdtBkgheBMYJijHWLH?=
 =?us-ascii?q?YINl10UgV0XGBSHLSI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDi+CNgUCAxgJglw?=
 =?us-ascii?q?DAwECJB8KKQMDAQIGAQEfKQgDAUIRGQWDHYICAQSpIjOFQIRtjD8XgUA/gRGHY?=
 =?us-ascii?q?AESAWyFEgKgWloJkVYMGIFeiBk3hyuaAoFGgR1xMxoIGxWDJxOCFBeOHkAxgQc?=
 =?us-ascii?q?ciwZHgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0A4AgCIYxpchxHrdtBkgheBMYJijHWLHYINl10UgV0XGBS?=
 =?us-ascii?q?HLSI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDi+CNgUCAxgJglwDAwECJB8KKQMDA?=
 =?us-ascii?q?QIGAQEfKQgDAUIRGQWDHYICAQSpIjOFQIRtjD8XgUA/gRGHYAESAWyFEgKgWlo?=
 =?us-ascii?q?JkVYMGIFeiBk3hyuaAoFGgR1xMxoIGxWDJxOCFBeOHkAxgQcciwZHgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,373,1539673200"; 
   d="scan'208";a="57014831"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 19 Dec 2018 07:31:57 -0800
Received: from localhost ([::1]:60790 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZdpE-00086E-Vf
	for like.xu@linux.intel.com; Wed, 19 Dec 2018 10:31:57 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:55703)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <pbonzini@redhat.com>) id 1gZddd-00064o-V8
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 10:20:01 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <pbonzini@redhat.com>) id 1gZddc-0004Bm-30
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 10:19:57 -0500
Received: from mx1.redhat.com ([209.132.183.28]:33278)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <pbonzini@redhat.com>) id 1gZddb-0004At-Oq
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 10:19:56 -0500
Received: from smtp.corp.redhat.com (int-mx06.intmail.prod.int.phx2.redhat.com
	[10.5.11.16])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 52000FD1AA;
	Wed, 19 Dec 2018 15:19:54 +0000 (UTC)
Received: from donizetti.redhat.com (ovpn-112-76.ams2.redhat.com
	[10.36.112.76])
	by smtp.corp.redhat.com (Postfix) with ESMTP id 52B7318215;
	Wed, 19 Dec 2018 15:19:53 +0000 (UTC)
From: Paolo Bonzini <pbonzini@redhat.com>
To: qemu-devel@nongnu.org
Date: Wed, 19 Dec 2018 16:18:58 +0100
Message-Id: <20181219151917.3874-17-pbonzini@redhat.com>
In-Reply-To: <20181219151917.3874-1-pbonzini@redhat.com>
References: <20181219151917.3874-1-pbonzini@redhat.com>
MIME-Version: 1.0
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.16
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.26]);
	Wed, 19 Dec 2018 15:19:54 +0000 (UTC)
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.132.183.28
Subject: [Qemu-devel] [PULL 16/35] esp-pci: Fix status register write erase
 control
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Guenter Roeck <linux@roeck-us.net>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Guenter Roeck <linux@roeck-us.net>

Per AM53C974 datasheet, definition of "SCSI Bus and Control (SBAC)"
register:

Bit 24 'STATUS' Write Erase Control

This bit controls the Write Erase feature on bits 3:1 and bit 6 of the DM=
A
Status Register ((B)+54h). When this bit is programmed to '1', the state
of bits 3:1 are preserved when read. Bits 3:1 are only cleared when a '1'
is written to the corresponding bit location. For example, to clear bit 1=
,
the value of '0000_0010b' should be written to the register. When the DMA
Status Preserve bit is '0', bits 3:1 are cleared when read.

The status register is currently defined to bit 12, not bit 24.
Also, its implementation is reversed: The status is auto-cleared if
the bit is set to 1, and must be cleared explicitly when the bit is
set to 0. This results in spurious interrupts reported by the Linux
kernel, and in some cases even results in stalled SCSI operations.

Set SBAC_STATUS to bit 24 and reverse the logic to fix the problem.

Signed-off-by: Guenter Roeck <linux@roeck-us.net>
Message-Id: <1543442171-24863-1-git-send-email-linux@roeck-us.net>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
---
 hw/scsi/esp-pci.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/hw/scsi/esp-pci.c b/hw/scsi/esp-pci.c
index 419fc668ac..d956909186 100644
--- a/hw/scsi/esp-pci.c
+++ b/hw/scsi/esp-pci.c
@@ -59,7 +59,7 @@
 #define DMA_STAT_SCSIINT 0x10
 #define DMA_STAT_BCMBLT  0x20
=20
-#define SBAC_STATUS 0x1000
+#define SBAC_STATUS (1 << 24)
=20
 typedef struct PCIESPState {
     /*< private >*/
@@ -136,7 +136,7 @@ static void esp_pci_dma_write(PCIESPState *pci, uint3=
2_t saddr, uint32_t val)
         pci->dma_regs[saddr] =3D val;
         break;
     case DMA_STAT:
-        if (!(pci->sbac & SBAC_STATUS)) {
+        if (pci->sbac & SBAC_STATUS) {
             /* clear some bits on write */
             uint32_t mask =3D DMA_STAT_ERROR | DMA_STAT_ABORT | DMA_STAT=
_DONE;
             pci->dma_regs[DMA_STAT] &=3D ~(val & mask);
@@ -157,7 +157,7 @@ static uint32_t esp_pci_dma_read(PCIESPState *pci, ui=
nt32_t saddr)
         if (pci->esp.rregs[ESP_RSTAT] & STAT_INT) {
             val |=3D DMA_STAT_SCSIINT;
         }
-        if (pci->sbac & SBAC_STATUS) {
+        if (!(pci->sbac & SBAC_STATUS)) {
             pci->dma_regs[DMA_STAT] &=3D ~(DMA_STAT_ERROR | DMA_STAT_ABO=
RT |
                                          DMA_STAT_DONE);
         }
--=20
2.20.1



