<stg><name>Self_attention_Pipeline_l_j_back2</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_back2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_back2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %zext_ln161_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %j_back2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc59.i49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc59.i49:0 %j_back2_1 = load i7 %j_back2

]]></Node>
<StgValue><ssdm name="j_back2_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc59.i49:1 %icmp_ln158 = icmp_eq  i7 %j_back2_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc59.i49:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc59.i49:3 %add_ln158 = add i7 %j_back2_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc59.i49:4 %br_ln158 = br i1 %icmp_ln158, void %for.inc59.i49.split, void %for.inc62.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
for.inc59.i49.split:0 %zext_ln158 = zext i7 %j_back2_1

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="7">
<![CDATA[
for.inc59.i49.split:1 %zext_ln161_1 = zext i7 %j_back2_1

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc59.i49.split:2 %add_ln161 = add i10 %zext_ln161_read, i10 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59.i49.split:7 %v64_addr = getelementptr i32 %v64, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="v64_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
for.inc59.i49.split:8 %v74 = load i6 %v64_addr

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc59.i49.split:10 %store_ln158 = store i7 %add_ln158, i7 %j_back2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc62.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
for.inc59.i49.split:3 %zext_ln161_2 = zext i10 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59.i49.split:4 %v90_addr = getelementptr i32 %v90, i64 0, i64 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="v90_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc59.i49.split:5 %specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35

]]></Node>
<StgValue><ssdm name="specpipeline_ln159"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc59.i49.split:6 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
for.inc59.i49.split:8 %v74 = load i6 %v64_addr

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc59.i49.split:9 %store_ln161 = store i32 %v74, i10 %v90_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc59.i49.split:11 %br_ln158 = br void %for.inc59.i49

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="zext_ln161" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln161"/></StgValue>
</port>
<port id="38" name="v90" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v90"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="v64" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v64"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="j_back2" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i10" to="zext_ln161_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="zext_ln161" to="zext_ln161_read" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="store_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="j_back2" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="48" from="j_back2" to="j_back2_1" fromId="5" toId="9">
</dataflow>
<dataflow id="49" from="j_back2_1" to="icmp_ln158" fromId="9" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="icmp_ln158" fromId="50" toId="10">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="52" toId="11">
</dataflow>
<dataflow id="55" from="StgValue_54" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_54" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_54" to="empty" fromId="54" toId="11">
</dataflow>
<dataflow id="58" from="j_back2_1" to="add_ln158" fromId="9" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_59" to="add_ln158" fromId="59" toId="12">
</dataflow>
<dataflow id="61" from="icmp_ln158" to="br_ln158" fromId="10" toId="13">
</dataflow>
<dataflow id="62" from="j_back2_1" to="zext_ln158" fromId="9" toId="14">
</dataflow>
<dataflow id="63" from="j_back2_1" to="zext_ln161_1" fromId="9" toId="15">
</dataflow>
<dataflow id="64" from="zext_ln161_read" to="add_ln161" fromId="6" toId="16">
</dataflow>
<dataflow id="65" from="zext_ln161_1" to="add_ln161" fromId="15" toId="16">
</dataflow>
<dataflow id="66" from="v64" to="v64_addr" fromId="39" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_67" to="v64_addr" fromId="67" toId="17">
</dataflow>
<dataflow id="69" from="zext_ln158" to="v64_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="70" from="v64_addr" to="v74" fromId="17" toId="18">
</dataflow>
<dataflow id="71" from="add_ln158" to="store_ln158" fromId="12" toId="19">
</dataflow>
<dataflow id="72" from="j_back2" to="store_ln158" fromId="5" toId="19">
</dataflow>
<dataflow id="73" from="add_ln161" to="zext_ln161_2" fromId="16" toId="20">
</dataflow>
<dataflow id="74" from="v90" to="v90_addr" fromId="38" toId="21">
</dataflow>
<dataflow id="75" from="StgValue_67" to="v90_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="76" from="zext_ln161_2" to="v90_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecPipeline" to="specpipeline_ln159" fromId="77" toId="22">
</dataflow>
<dataflow id="79" from="StgValue_40" to="specpipeline_ln159" fromId="40" toId="22">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specpipeline_ln159" fromId="80" toId="22">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specpipeline_ln159" fromId="80" toId="22">
</dataflow>
<dataflow id="83" from="StgValue_80" to="specpipeline_ln159" fromId="80" toId="22">
</dataflow>
<dataflow id="85" from="empty_35" to="specpipeline_ln159" fromId="84" toId="22">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopName" to="specloopname_ln158" fromId="86" toId="23">
</dataflow>
<dataflow id="89" from="empty_1" to="specloopname_ln158" fromId="88" toId="23">
</dataflow>
<dataflow id="90" from="v64_addr" to="v74" fromId="17" toId="24">
</dataflow>
<dataflow id="91" from="v74" to="store_ln161" fromId="24" toId="25">
</dataflow>
<dataflow id="92" from="v90_addr" to="store_ln161" fromId="21" toId="25">
</dataflow>
<dataflow id="93" from="icmp_ln158" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
