# Spartan-6-DSP---DSP48A1---
 Verilog design for DSP48A1 With a simple test bench and do file for questasim and tcl script for vivado


- `REG_MUX.v`:This file contains the design of Register followed by a mux which takes the output of the Register and the original input directly


- `MUX_4`:This file contains the desing 4x1 Multiplixer

- `DSP.v`:This file contains Design of the DSP

- `Spartan6_DSP48A1.do`:This file automates the simulation on questasim

- `DSP_run.tcl`:TCL Script to automate the whole proccess on Vivado

