{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 08:46:32 2019 " "Info: Processing started: Wed Nov 27 08:46:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "count\[24\] " "Info: Detected ripple clock \"count\[24\]\" as buffer" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[0\] register count\[24\] 275.94 MHz 3.624 ns Internal " "Info: Clock \"clk\" has Internal fmax of 275.94 MHz between source register \"count\[0\]\" and destination register \"count\[24\]\" (period= 3.624 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.219 ns + Longest register register " "Info: + Longest register to register delay is 3.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X12_Y18_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y18_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.414 ns) 0.912 ns count\[1\]~25 2 COMB LCCOMB_X12_Y18_N8 2 " "Info: 2: + IC(0.498 ns) + CELL(0.414 ns) = 0.912 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 2; COMB Node = 'count\[1\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { count[0] count[1]~25 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.983 ns count\[2\]~27 3 COMB LCCOMB_X12_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.983 ns; Loc. = LCCOMB_X12_Y18_N10; Fanout = 2; COMB Node = 'count\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[1]~25 count[2]~27 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.054 ns count\[3\]~29 4 COMB LCCOMB_X12_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.054 ns; Loc. = LCCOMB_X12_Y18_N12; Fanout = 2; COMB Node = 'count\[3\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[2]~27 count[3]~29 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.213 ns count\[4\]~31 5 COMB LCCOMB_X12_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.213 ns; Loc. = LCCOMB_X12_Y18_N14; Fanout = 2; COMB Node = 'count\[4\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count[3]~29 count[4]~31 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.284 ns count\[5\]~33 6 COMB LCCOMB_X12_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.284 ns; Loc. = LCCOMB_X12_Y18_N16; Fanout = 2; COMB Node = 'count\[5\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[4]~31 count[5]~33 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.355 ns count\[6\]~35 7 COMB LCCOMB_X12_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.355 ns; Loc. = LCCOMB_X12_Y18_N18; Fanout = 2; COMB Node = 'count\[6\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[5]~33 count[6]~35 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.426 ns count\[7\]~37 8 COMB LCCOMB_X12_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.426 ns; Loc. = LCCOMB_X12_Y18_N20; Fanout = 2; COMB Node = 'count\[7\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[6]~35 count[7]~37 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.497 ns count\[8\]~39 9 COMB LCCOMB_X12_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.497 ns; Loc. = LCCOMB_X12_Y18_N22; Fanout = 2; COMB Node = 'count\[8\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[7]~37 count[8]~39 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.568 ns count\[9\]~41 10 COMB LCCOMB_X12_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.568 ns; Loc. = LCCOMB_X12_Y18_N24; Fanout = 2; COMB Node = 'count\[9\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[8]~39 count[9]~41 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.639 ns count\[10\]~43 11 COMB LCCOMB_X12_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.639 ns; Loc. = LCCOMB_X12_Y18_N26; Fanout = 2; COMB Node = 'count\[10\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[9]~41 count[10]~43 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.710 ns count\[11\]~45 12 COMB LCCOMB_X12_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.710 ns; Loc. = LCCOMB_X12_Y18_N28; Fanout = 2; COMB Node = 'count\[11\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[10]~43 count[11]~45 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.856 ns count\[12\]~47 13 COMB LCCOMB_X12_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.856 ns; Loc. = LCCOMB_X12_Y18_N30; Fanout = 2; COMB Node = 'count\[12\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count[11]~45 count[12]~47 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.927 ns count\[13\]~49 14 COMB LCCOMB_X12_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.927 ns; Loc. = LCCOMB_X12_Y17_N0; Fanout = 2; COMB Node = 'count\[13\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[12]~47 count[13]~49 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.998 ns count\[14\]~51 15 COMB LCCOMB_X12_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.998 ns; Loc. = LCCOMB_X12_Y17_N2; Fanout = 2; COMB Node = 'count\[14\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[13]~49 count[14]~51 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.069 ns count\[15\]~53 16 COMB LCCOMB_X12_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.069 ns; Loc. = LCCOMB_X12_Y17_N4; Fanout = 2; COMB Node = 'count\[15\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[14]~51 count[15]~53 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.140 ns count\[16\]~55 17 COMB LCCOMB_X12_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.140 ns; Loc. = LCCOMB_X12_Y17_N6; Fanout = 2; COMB Node = 'count\[16\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[15]~53 count[16]~55 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.211 ns count\[17\]~57 18 COMB LCCOMB_X12_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.211 ns; Loc. = LCCOMB_X12_Y17_N8; Fanout = 2; COMB Node = 'count\[17\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[16]~55 count[17]~57 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.282 ns count\[18\]~59 19 COMB LCCOMB_X12_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.282 ns; Loc. = LCCOMB_X12_Y17_N10; Fanout = 2; COMB Node = 'count\[18\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[17]~57 count[18]~59 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.353 ns count\[19\]~61 20 COMB LCCOMB_X12_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.353 ns; Loc. = LCCOMB_X12_Y17_N12; Fanout = 2; COMB Node = 'count\[19\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[18]~59 count[19]~61 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.512 ns count\[20\]~63 21 COMB LCCOMB_X12_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.512 ns; Loc. = LCCOMB_X12_Y17_N14; Fanout = 2; COMB Node = 'count\[20\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count[19]~61 count[20]~63 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns count\[21\]~65 22 COMB LCCOMB_X12_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = LCCOMB_X12_Y17_N16; Fanout = 2; COMB Node = 'count\[21\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[20]~63 count[21]~65 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns count\[22\]~67 23 COMB LCCOMB_X12_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = LCCOMB_X12_Y17_N18; Fanout = 2; COMB Node = 'count\[22\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[21]~65 count[22]~67 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns count\[23\]~69 24 COMB LCCOMB_X12_Y17_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = LCCOMB_X12_Y17_N20; Fanout = 1; COMB Node = 'count\[23\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[22]~67 count[23]~69 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.135 ns count\[24\]~70 25 COMB LCCOMB_X12_Y17_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.135 ns; Loc. = LCCOMB_X12_Y17_N22; Fanout = 1; COMB Node = 'count\[24\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count[23]~69 count[24]~70 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.219 ns count\[24\] 26 REG LCFF_X12_Y17_N23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.219 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'count\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[24]~70 count[24] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 84.53 % ) " "Info: Total cell delay = 2.721 ns ( 84.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.498 ns ( 15.47 % ) " "Info: Total interconnect delay = 0.498 ns ( 15.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { count[0] count[1]~25 count[2]~27 count[3]~29 count[4]~31 count[5]~33 count[6]~35 count[7]~37 count[8]~39 count[9]~41 count[10]~43 count[11]~45 count[12]~47 count[13]~49 count[14]~51 count[15]~53 count[16]~55 count[17]~57 count[18]~59 count[19]~61 count[20]~63 count[21]~65 count[22]~67 count[23]~69 count[24]~70 count[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { count[0] {} count[1]~25 {} count[2]~27 {} count[3]~29 {} count[4]~31 {} count[5]~33 {} count[6]~35 {} count[7]~37 {} count[8]~39 {} count[9]~41 {} count[10]~43 {} count[11]~45 {} count[12]~47 {} count[13]~49 {} count[14]~51 {} count[15]~53 {} count[16]~55 {} count[17]~57 {} count[18]~59 {} count[19]~61 {} count[20]~63 {} count[21]~65 {} count[22]~67 {} count[23]~69 {} count[24]~70 {} count[24] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.191 ns - Smallest " "Info: - Smallest clock skew is -0.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.537 ns) 2.500 ns count\[24\] 2 REG LCFF_X12_Y17_N23 2 " "Info: 2: + IC(0.964 ns) + CELL(0.537 ns) = 2.500 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'count\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk count[24] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 61.44 % ) " "Info: Total cell delay = 1.536 ns ( 61.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 38.56 % ) " "Info: Total interconnect delay = 0.964 ns ( 38.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk count[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clk {} clk~combout {} count[24] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns count\[0\] 3 REG LCFF_X12_Y18_N1 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y18_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk count[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clk {} clk~combout {} count[24] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { count[0] count[1]~25 count[2]~27 count[3]~29 count[4]~31 count[5]~33 count[6]~35 count[7]~37 count[8]~39 count[9]~41 count[10]~43 count[11]~45 count[12]~47 count[13]~49 count[14]~51 count[15]~53 count[16]~55 count[17]~57 count[18]~59 count[19]~61 count[20]~63 count[21]~65 count[22]~67 count[23]~69 count[24]~70 count[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.219 ns" { count[0] {} count[1]~25 {} count[2]~27 {} count[3]~29 {} count[4]~31 {} count[5]~33 {} count[6]~35 {} count[7]~37 {} count[8]~39 {} count[9]~41 {} count[10]~43 {} count[11]~45 {} count[12]~47 {} count[13]~49 {} count[14]~51 {} count[15]~53 {} count[16]~55 {} count[17]~57 {} count[18]~59 {} count[19]~61 {} count[20]~63 {} count[21]~65 {} count[22]~67 {} count[23]~69 {} count[24]~70 {} count[24] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk count[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clk {} clk~combout {} count[24] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count_slow\[3\] Dir clk -2.247 ns register " "Info: tsu for register \"count_slow\[3\]\" (data pin = \"Dir\", clock pin = \"clk\") is -2.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.166 ns + Longest pin register " "Info: + Longest pin to register delay is 4.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Dir 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'Dir'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dir } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.414 ns) 3.672 ns count_slow\[2\]~8 2 COMB LCCOMB_X30_Y10_N18 1 " "Info: 2: + IC(2.279 ns) + CELL(0.414 ns) = 3.672 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'count_slow\[2\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Dir count_slow[2]~8 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.082 ns count_slow\[3\]~9 3 COMB LCCOMB_X30_Y10_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 4.082 ns; Loc. = LCCOMB_X30_Y10_N20; Fanout = 1; COMB Node = 'count_slow\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_slow[2]~8 count_slow[3]~9 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.166 ns count_slow\[3\] 4 REG LCFF_X30_Y10_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.166 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 2; REG Node = 'count_slow\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count_slow[3]~9 count_slow[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 45.30 % ) " "Info: Total cell delay = 1.887 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 54.70 % ) " "Info: Total interconnect delay = 2.279 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.166 ns" { Dir count_slow[2]~8 count_slow[3]~9 count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.166 ns" { Dir {} Dir~combout {} count_slow[2]~8 {} count_slow[3]~9 {} count_slow[3] {} } { 0.000ns 0.000ns 2.279ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.414ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.377 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.787 ns) 2.750 ns count\[24\] 2 REG LCFF_X12_Y17_N23 2 " "Info: 2: + IC(0.964 ns) + CELL(0.787 ns) = 2.750 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'count\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { clk count[24] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.000 ns) 4.830 ns count\[24\]~clkctrl 3 COMB CLKCTRL_G15 4 " "Info: 3: + IC(2.080 ns) + CELL(0.000 ns) = 4.830 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'count\[24\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { count[24] count[24]~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.377 ns count_slow\[3\] 4 REG LCFF_X30_Y10_N21 2 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.377 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 2; REG Node = 'count_slow\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { count[24]~clkctrl count_slow[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.43 % ) " "Info: Total cell delay = 2.323 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.054 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clk count[24] count[24]~clkctrl count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} count[24] {} count[24]~clkctrl {} count_slow[3] {} } { 0.000ns 0.000ns 0.964ns 2.080ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.166 ns" { Dir count_slow[2]~8 count_slow[3]~9 count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.166 ns" { Dir {} Dir~combout {} count_slow[2]~8 {} count_slow[3]~9 {} count_slow[3] {} } { 0.000ns 0.000ns 2.279ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.414ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clk count[24] count[24]~clkctrl count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} count[24] {} count[24]~clkctrl {} count_slow[3] {} } { 0.000ns 0.000ns 0.964ns 2.080ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[1\] count_slow\[1\] 12.012 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[1\]\" through register \"count_slow\[1\]\" is 12.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.377 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.787 ns) 2.750 ns count\[24\] 2 REG LCFF_X12_Y17_N23 2 " "Info: 2: + IC(0.964 ns) + CELL(0.787 ns) = 2.750 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'count\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { clk count[24] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.000 ns) 4.830 ns count\[24\]~clkctrl 3 COMB CLKCTRL_G15 4 " "Info: 3: + IC(2.080 ns) + CELL(0.000 ns) = 4.830 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'count\[24\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { count[24] count[24]~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.377 ns count_slow\[1\] 4 REG LCFF_X30_Y10_N17 3 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.377 ns; Loc. = LCFF_X30_Y10_N17; Fanout = 3; REG Node = 'count_slow\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { count[24]~clkctrl count_slow[1] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.43 % ) " "Info: Total cell delay = 2.323 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.054 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clk count[24] count[24]~clkctrl count_slow[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} count[24] {} count[24]~clkctrl {} count_slow[1] {} } { 0.000ns 0.000ns 0.964ns 2.080ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.385 ns + Longest register pin " "Info: + Longest register to pin delay is 5.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_slow\[1\] 1 REG LCFF_X30_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N17; Fanout = 3; REG Node = 'count_slow\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_slow[1] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(2.798 ns) 5.385 ns Q\[1\] 2 PIN PIN_B11 0 " "Info: 2: + IC(2.587 ns) + CELL(2.798 ns) = 5.385 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { count_slow[1] Q[1] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 51.96 % ) " "Info: Total cell delay = 2.798 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.587 ns ( 48.04 % ) " "Info: Total interconnect delay = 2.587 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { count_slow[1] Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.385 ns" { count_slow[1] {} Q[1] {} } { 0.000ns 2.587ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clk count[24] count[24]~clkctrl count_slow[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} count[24] {} count[24]~clkctrl {} count_slow[1] {} } { 0.000ns 0.000ns 0.964ns 2.080ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { count_slow[1] Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.385 ns" { count_slow[1] {} Q[1] {} } { 0.000ns 2.587ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count_slow\[3\] Dir clk 3.170 ns register " "Info: th for register \"count_slow\[3\]\" (data pin = \"Dir\", clock pin = \"clk\") is 3.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.377 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.787 ns) 2.750 ns count\[24\] 2 REG LCFF_X12_Y17_N23 2 " "Info: 2: + IC(0.964 ns) + CELL(0.787 ns) = 2.750 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'count\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { clk count[24] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.000 ns) 4.830 ns count\[24\]~clkctrl 3 COMB CLKCTRL_G15 4 " "Info: 3: + IC(2.080 ns) + CELL(0.000 ns) = 4.830 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'count\[24\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { count[24] count[24]~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.377 ns count_slow\[3\] 4 REG LCFF_X30_Y10_N21 2 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.377 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 2; REG Node = 'count_slow\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { count[24]~clkctrl count_slow[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.43 % ) " "Info: Total cell delay = 2.323 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.054 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clk count[24] count[24]~clkctrl count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} count[24] {} count[24]~clkctrl {} count_slow[3] {} } { 0.000ns 0.000ns 0.964ns 2.080ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.473 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Dir 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'Dir'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dir } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.420 ns) 3.389 ns count_slow\[3\]~9 2 COMB LCCOMB_X30_Y10_N20 1 " "Info: 2: + IC(1.990 ns) + CELL(0.420 ns) = 3.389 ns; Loc. = LCCOMB_X30_Y10_N20; Fanout = 1; COMB Node = 'count_slow\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { Dir count_slow[3]~9 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.473 ns count_slow\[3\] 3 REG LCFF_X30_Y10_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.473 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 2; REG Node = 'count_slow\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count_slow[3]~9 count_slow[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/Lab1/part4/part4.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 42.70 % ) " "Info: Total cell delay = 1.483 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 57.30 % ) " "Info: Total interconnect delay = 1.990 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { Dir count_slow[3]~9 count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.473 ns" { Dir {} Dir~combout {} count_slow[3]~9 {} count_slow[3] {} } { 0.000ns 0.000ns 1.990ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clk count[24] count[24]~clkctrl count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} count[24] {} count[24]~clkctrl {} count_slow[3] {} } { 0.000ns 0.000ns 0.964ns 2.080ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { Dir count_slow[3]~9 count_slow[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.473 ns" { Dir {} Dir~combout {} count_slow[3]~9 {} count_slow[3] {} } { 0.000ns 0.000ns 1.990ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 08:46:33 2019 " "Info: Processing ended: Wed Nov 27 08:46:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
