# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU {C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:09 on Apr 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU" C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v 
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 10:54:10 on Apr 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim {C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim/FPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:10 on Apr 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim" C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim/FPU.vt 
# -- Compiling module FPU_vlg_tst
# 
# Top level modules:
# 	FPU_vlg_tst
# End time: 10:54:10 on Apr 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  FPU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" FPU 
# Start time: 10:54:10 on Apr 27,2021
# Loading work.FPU
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: TNB  Hostname: LAPTOP-688MF8BE  ProcessID: 18260
#           Attempting to use alternate WLF file "./wlft479tz2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft479tz2
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 10:58:27 on Apr 27,2021, Elapsed time: 0:04:17
# Errors: 0, Warnings: 2
