{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642546354673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642546354675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 22:52:34 2022 " "Processing started: Tue Jan 18 22:52:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642546354675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546354675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_CPHS -c projeto_CPHS " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_CPHS -c projeto_CPHS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546354675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642546358532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642546358532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file new_toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 new_toplevel " "Found entity 1: new_toplevel" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_cphs_top.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_cphs_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_cphs_top " "Found entity 1: projeto_cphs_top" {  } { { "projeto_cphs_top.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_cphs_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115_SD_CARD_NIOS-rtl " "Found design unit 1: DE2_115_SD_CARD_NIOS-rtl" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377842 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS " "Found entity 1: DE2_115_SD_CARD_NIOS" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_sd_card_nios_rst_controller-rtl " "Found design unit 1: de2_115_sd_card_nios_rst_controller-rtl" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377851 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_sd_card_nios_rst_controller " "Found entity 1: de2_115_sd_card_nios_rst_controller" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_sd_card_nios_rst_controller_001-rtl " "Found design unit 1: de2_115_sd_card_nios_rst_controller_001-rtl" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377858 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_sd_card_nios_rst_controller_001 " "Found entity 1: de2_115_sd_card_nios_rst_controller_001" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_sd_card_nios_rst_controller_002-rtl " "Found design unit 1: de2_115_sd_card_nios_rst_controller_002-rtl" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377869 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_sd_card_nios_rst_controller_002 " "Found entity 1: de2_115_sd_card_nios_rst_controller_002" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_sd_card_nios_rst_controller_004-rtl " "Found design unit 1: de2_115_sd_card_nios_rst_controller_004-rtl" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377877 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_sd_card_nios_rst_controller_004 " "Found entity 1: de2_115_sd_card_nios_rst_controller_004" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_irq_mapper " "Found entity 1: DE2_115_SD_CARD_NIOS_irq_mapper" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_irq_mapper.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546377973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546377973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378060 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378110 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378135 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001 " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378145 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_1_router " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_1_router" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378587 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378587 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378587 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378587 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378670 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019 " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378682 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005 " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378695 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003 " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378708 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002 " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378721 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001 " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642546378727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_default_decode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378736 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_mm_interconnect_0_router " "Found entity 2: DE2_115_SD_CARD_NIOS_mm_interconnect_0_router" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_weight_index.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_weight_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_weight_index " "Found entity 1: DE2_115_SD_CARD_NIOS_weight_index" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_weight_index.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_weight_index.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_video_vga_controller_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_video_vga_controller_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_vga_controller_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_video_pll_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_video_pll_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_flash_bridge_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_flash_bridge_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_flash_bridge_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_flash_bridge_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter " "Found entity 1: DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378891 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_flash_bridge_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_flash_bridge_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer " "Found entity 1: DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_bridge_flash_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_tri_state_bridge_flash_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0 " "Found entity 1: DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_timer " "Found entity 1: DE2_115_SD_CARD_NIOS_timer" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_timer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sync_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sync_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sync_data " "Found entity 1: DE2_115_SD_CARD_NIOS_sync_data" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sw " "Found entity 1: DE2_115_SD_CARD_NIOS_sw" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sw.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_wp_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_wp_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_wp_n " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_wp_n" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_wp_n.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_dat " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_dat" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_dat.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546378990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546378990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_cmd " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_cmd" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_cmd.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_clk " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_clk" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_clk.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_results_input.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_results_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_results_input " "Found entity 1: DE2_115_SD_CARD_NIOS_results_input" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_results_input.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_results_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_pixel_index.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_pixel_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_pixel_index " "Found entity 1: DE2_115_SD_CARD_NIOS_pixel_index" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_pixel_index.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_pixel_index.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_onchip_memory2 " "Found entity 1: DE2_115_SD_CARD_NIOS_onchip_memory2" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_ledr " "Found entity 1: DE2_115_SD_CARD_NIOS_ledr" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_ledr.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_ledg " "Found entity 1: DE2_115_SD_CARD_NIOS_ledg" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_ledg.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_key " "Found entity 1: DE2_115_SD_CARD_NIOS_key" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_key.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SD_CARD_NIOS_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379144 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379144 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SD_CARD_NIOS_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SD_CARD_NIOS_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379144 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379144 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SD_CARD_NIOS_jtag_uart " "Found entity 5: DE2_115_SD_CARD_NIOS_jtag_uart" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_floatdata_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_floatdata_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_floatdata_output " "Found entity 1: DE2_115_SD_CARD_NIOS_floatdata_output" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_floatdata_output.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_floatdata_output.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546379170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546379170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module " "Found entity 2: DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module " "Found entity 3: DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module " "Found entity 4: DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b_module " "Found entity 5: DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module " "Found entity 6: DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module " "Found entity 7: DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module " "Found entity 8: DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug " "Found entity 9: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break " "Found entity 10: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib " "Found entity 20: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im " "Found entity 21: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_performance_monitors" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem " "Found entity 25: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci " "Found entity 26: DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SD_CARD_NIOS_cpu_cpu " "Found entity 27: DE2_115_SD_CARD_NIOS_cpu_cpu" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench " "Found entity 1: DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cfi_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_cfi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_cfi_flash " "Found entity 1: DE2_115_SD_CARD_NIOS_cfi_flash" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c " "Found entity 1: DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380780 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6 " "Found entity 2: DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380780 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2 " "Found entity 3: DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380780 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SD_CARD_NIOS_altpll " "Found entity 4: DE2_115_SD_CARD_NIOS_altpll" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_activations_index.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sd_card_nios/synthesis/submodules/de2_115_sd_card_nios_activations_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_activations_index " "Found entity 1: DE2_115_SD_CARD_NIOS_activations_index" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_activations_index.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_activations_index.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weights_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weights_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weights_rom-SYN " "Found design unit 1: weights_rom-SYN" {  } { { "weights_rom.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/weights_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380804 ""} { "Info" "ISGN_ENTITY_NAME" "1 weights_rom " "Found entity 1: weights_rom" {  } { { "weights_rom.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/weights_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546380804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546380804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "new_toplevel " "Elaborating entity \"new_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642546381715 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "integer2\[9..0\] integer2 " "Bus \"integer2\[9..0\]\" found using same base name as \"integer2\", which might lead to a name conflict." {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 232 -328 -240 249 "integer2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1642546381721 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "integer3\[12..0\] integer " "Bus \"integer3\[12..0\]\" found using same base name as \"integer\", which might lead to a name conflict." {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 840 -328 -260 864 "integer3\[12..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1642546381721 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "integer3\[12..0\] integer " "Bus \"integer3\[12..0\]\" found using same base name as \"integer\", which might lead to a name conflict." {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 328 392 460 352 "integer3\[12..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1642546381721 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "integer " "Converted elements in bus name \"integer\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[8\] integer8 " "Converted element name(s) from \"integer\[8\]\" to \"integer8\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 392 368 414 416 "integer\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[5\] integer5 " "Converted element name(s) from \"integer\[5\]\" to \"integer5\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 193 704 729 239 "integer\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[4\] integer4 " "Converted element name(s) from \"integer\[4\]\" to \"integer4\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 192 856 912 209 "integer\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[5\] integer5 " "Converted element name(s) from \"integer\[5\]\" to \"integer5\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 264 1184 1209 310 "integer\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[5\] integer5 " "Converted element name(s) from \"integer\[5\]\" to \"integer5\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 1184 1209 518 "integer\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[9\] integer9 " "Converted element name(s) from \"integer\[9\]\" to \"integer9\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 360 752 808 377 "integer\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[7\] integer7 " "Converted element name(s) from \"integer\[7\]\" to \"integer7\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 544 384 472 561 "integer\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[15..0\] integer15..0 " "Converted element name(s) from \"integer\[15..0\]\" to \"integer15..0\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 544 -328 -250 568 "integer\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[1\] integer1 " "Converted element name(s) from \"integer\[1\]\" to \"integer1\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 384 1080 1126 401 "integer\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer\[0\] integer0 " "Converted element name(s) from \"integer\[0\]\" to \"integer0\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 176 1048 1102 193 "integer\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381724 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 392 368 414 416 "integer\[8\]" "" } { 193 704 729 239 "integer\[5\]" "" } { 192 856 912 209 "integer\[4\]" "" } { 264 1184 1209 310 "integer\[5\]" "" } { 472 1184 1209 518 "integer\[5\]" "" } { 360 752 808 377 "integer\[9\]" "" } { 544 384 472 561 "integer\[7\]" "" } { 544 -328 -250 568 "integer\[15..0\]" "" } { 384 1080 1126 401 "integer\[1\]" "" } { 176 1048 1102 193 "integer\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1642546381724 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "integer2 " "Converted elements in bus name \"integer2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer2\[9..0\] integer29..0 " "Converted element name(s) from \"integer2\[9..0\]\" to \"integer29..0\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 496 384 472 513 "integer2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer2\[9..0\] integer29..0 " "Converted element name(s) from \"integer2\[9..0\]\" to \"integer29..0\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 232 -328 -240 249 "integer2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381725 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 496 384 472 513 "integer2\[9..0\]" "" } { 232 -328 -240 249 "integer2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1642546381725 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "integer3 " "Converted elements in bus name \"integer3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer3\[12..0\] integer312..0 " "Converted element name(s) from \"integer3\[12..0\]\" to \"integer312..0\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 840 -328 -260 864 "integer3\[12..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381725 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "integer3\[12..0\] integer312..0 " "Converted element name(s) from \"integer3\[12..0\]\" to \"integer312..0\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 328 392 460 352 "integer3\[12..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546381725 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 840 -328 -260 864 "integer3\[12..0\]" "" } { 328 392 460 352 "integer3\[12..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1642546381725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS DE2_115_SD_CARD_NIOS:inst " "Elaborating entity \"DE2_115_SD_CARD_NIOS\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\"" {  } { { "new_toplevel.bdf" "inst" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546381748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_activations_index DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_activations_index:activations_index " "Elaborating entity \"DE2_115_SD_CARD_NIOS_activations_index\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_activations_index:activations_index\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "activations_index" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546381883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_altpll DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll " "Elaborating entity \"DE2_115_SD_CARD_NIOS_altpll\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "altpll" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546381914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "stdsync2" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546381946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2\|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2\|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "dffpipe3" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546381971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "sd1" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cfi_flash DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cfi_flash\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "cfi_flash" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" "tdt" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642546382091 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" "slave_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" "tda" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cfi_flash.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "clock_crossing_io" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "cpu" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546382964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu.v" "cpu" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546383125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench:the_DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench:the_DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_test_bench" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 5985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384514 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546384514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546384652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546384652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 7053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546384859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546384859 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546384859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546384992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546384992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_bht" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 7251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385190 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546385190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546385348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546385348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 8208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546385551 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546385551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546385790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546385790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546385823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b_module:DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_register_bank_b" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 8226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546386033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 8811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546386205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546386342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546386373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546386374 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546386374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546386678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546386678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546386708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546387249 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546387249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546387657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546388821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546389019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546389029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546390932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546390953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546391953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 9233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400333 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546400333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_1jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546400472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546400472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 9299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546400697 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546400697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546400851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546400851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546400865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 9411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401071 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546401071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546401208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546401208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 10190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546401720 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546401720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_break" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546401834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_td_mode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_td_mode:DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_dtrace\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_td_mode:DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_pib" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546402925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_im" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546403349 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546403349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546403510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546403510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem\|DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546403994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546404004 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546404004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_floatdata_output DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_floatdata_output:floatdata_output " "Elaborating entity \"DE2_115_SD_CARD_NIOS_floatdata_output\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_floatdata_output:floatdata_output\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "floatdata_output" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_jtag_uart DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart " "Elaborating entity \"DE2_115_SD_CARD_NIOS_jtag_uart\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "jtag_uart" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w " "Elaborating entity \"DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546404969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "wfifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546405582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546405593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546405593 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546405593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546405735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546405735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546405749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546405808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546405808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546405827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546405887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546405887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546405911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546406017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546406017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546406050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546406156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546406156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546406190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546406305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546406305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546406333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r " "Elaborating entity \"DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546406453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407182 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546407182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_key DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_key:key " "Elaborating entity \"DE2_115_SD_CARD_NIOS_key\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_key:key\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "key" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_ledg DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_ledg:ledg " "Elaborating entity \"DE2_115_SD_CARD_NIOS_ledg\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_ledg:ledg\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "ledg" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_ledr DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_ledr:ledr " "Elaborating entity \"DE2_115_SD_CARD_NIOS_ledr\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_ledr:ledr\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "ledr" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_onchip_memory2 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_onchip_memory2\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "onchip_memory2" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SD_CARD_NIOS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE2_115_SD_CARD_NIOS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546407503 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546407503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6i1 " "Found entity 1: altsyncram_p6i1" {  } { { "db/altsyncram_p6i1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_p6i1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546407679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546407679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6i1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_p6i1:auto_generated " "Elaborating entity \"altsyncram_p6i1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_p6i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546407693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546412145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546412145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_p6i1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_p6i1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_p6i1.tdf" "decode3" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_p6i1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546412163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546412278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546412278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_p6i1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_p6i1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_p6i1.tdf" "mux2" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_p6i1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546412297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_pixel_index DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_pixel_index:pixel_index " "Elaborating entity \"DE2_115_SD_CARD_NIOS_pixel_index\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_pixel_index:pixel_index\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "pixel_index" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_results_input DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_results_input:results_input " "Elaborating entity \"DE2_115_SD_CARD_NIOS_results_input\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_results_input:results_input\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "results_input" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_sd_clk DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_clk:sd_clk " "Elaborating entity \"DE2_115_SD_CARD_NIOS_sd_clk\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_clk:sd_clk\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "sd_clk" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_sd_cmd DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_cmd:sd_cmd " "Elaborating entity \"DE2_115_SD_CARD_NIOS_sd_cmd\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_cmd:sd_cmd\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "sd_cmd" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_sd_dat DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_dat:sd_dat " "Elaborating entity \"DE2_115_SD_CARD_NIOS_sd_dat\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_dat:sd_dat\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "sd_dat" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_sd_wp_n DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_wp_n:sd_wp_n " "Elaborating entity \"DE2_115_SD_CARD_NIOS_sd_wp_n\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sd_wp_n:sd_wp_n\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "sd_wp_n" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_sw DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sw:sw " "Elaborating entity \"DE2_115_SD_CARD_NIOS_sw\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sw:sw\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "sw" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_sync_data DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data " "Elaborating entity \"DE2_115_SD_CARD_NIOS_sync_data\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "sync_data" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_timer DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_timer:timer " "Elaborating entity \"DE2_115_SD_CARD_NIOS_timer\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_timer:timer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "timer" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "tri_state_bridge_flash_bridge_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546415987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "tri_state_flash_bridge_pinsharer_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer:pin_sharer " "Elaborating entity \"DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer:pin_sharer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0.v" "pin_sharer" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642546416058 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter:arbiter " "Elaborating entity \"DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter:arbiter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0.v" "arbiter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter.sv" "arb" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0\|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "video_character_buffer_with_dma_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416279 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546416279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m672 " "Found entity 1: altsyncram_m672" {  } { { "db/altsyncram_m672.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_m672.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546416541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546416541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m672 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated " "Elaborating entity \"altsyncram_m672\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "Character_Rom" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546416805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546416805 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546416805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ai1 " "Found entity 1: altsyncram_0ai1" {  } { { "db/altsyncram_0ai1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_0ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546417009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546417009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ai1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated " "Elaborating entity \"altsyncram_0ai1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_video_pll_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_video_pll_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "video_pll_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" "video_pll" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546417479 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546417479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546417630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546417630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" "reset_from_locked" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_video_vga_controller_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_video_vga_controller_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "video_vga_controller_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642546417787 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642546417787 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_weight_index DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_weight_index:weight_index " "Elaborating entity \"DE2_115_SD_CARD_NIOS_weight_index\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_weight_index:weight_index\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "weight_index" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "mm_interconnect_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546417845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "ledr_s1_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546418929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cfi_flash_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cfi_flash_uas_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cfi_flash_uas_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 2968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_agent" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546419806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 3675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546420197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cfi_flash_uas_agent_rsp_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cfi_flash_uas_agent_rdata_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router:router " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router:router\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "router" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router:router\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router:router\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "router_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001:router_001\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001:router_001\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "router_002" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002:router_002\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002:router_002\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "router_003" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546424967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003:router_003\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003:router_003\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005:router_005\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "router_005" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005:router_005\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005:router_005\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019:router_019\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "router_019" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019:router_019\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019:router_019\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_router_019.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546425987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cfi_flash_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cfi_flash_uas_burst_adapter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cfi_flash_uas_burst_adapter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 5958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546426951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642546427442 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642546427443 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642546427443 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "crosser" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 6978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546427707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 7177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546428145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546428186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0.v" 7206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546428231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546428258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "mm_interconnect_1" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sd_clk_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sd_clk_s1_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "sd_clk_s1_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "timer_s1_translator" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "sd_clk_s1_agent" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "sd_clk_s1_agent_rsp_fifo" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_router DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router:router " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_router\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router:router\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "router" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router:router\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router:router\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001:router_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "router_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001_default_decode DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001:router_001\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001:router_001\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546429922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|DE2_115_SD_CARD_NIOS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" "crosser" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_mm_interconnect_1.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546430458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SD_CARD_NIOS_irq_mapper DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_irq_mapper:irq_mapper " "Elaborating entity \"DE2_115_SD_CARD_NIOS_irq_mapper\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "irq_mapper" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_115_sd_card_nios_rst_controller DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller " "Elaborating entity \"de2_115_sd_card_nios_rst_controller\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "rst_controller" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller.vhd" "rst_controller" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_115_sd_card_nios_rst_controller_001 DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_001 " "Elaborating entity \"de2_115_sd_card_nios_rst_controller_001\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "rst_controller_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de2_115_sd_card_nios_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at de2_115_sd_card_nios_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642546431254 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_115_sd_card_nios_rst_controller_002 DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002 " "Elaborating entity \"de2_115_sd_card_nios_rst_controller_002\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "rst_controller_002" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" "rst_controller_002" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_115_sd_card_nios_rst_controller_004 DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_004:rst_controller_004 " "Elaborating entity \"de2_115_sd_card_nios_rst_controller_004\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_004:rst_controller_004\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "rst_controller_004" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431585 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de2_115_sd_card_nios_rst_controller_004.vhd(55) " "VHDL Signal Declaration warning at de2_115_sd_card_nios_rst_controller_004.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642546431586 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_004:rst_controller_004\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_004:rst_controller_004\|altera_reset_controller:rst_controller_004\"" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" "rst_controller_004" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/de2_115_sd_card_nios_rst_controller_004.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546431680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst11 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst11\"" {  } { { "new_toplevel.bdf" "inst11" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 104 1096 1272 280 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432038 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because neither the aconst or aset port is used " "Assertion warning: Ignored LPM_AVALUE parameter because neither the aconst or aset port is used" {  } { { "lpm_dff.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_dff.tdf" 91 2 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 104 1096 1272 280 "inst11" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546432043 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because neither the sconst or sset port is used " "Assertion warning: Ignored LPM_SVALUE parameter because neither the sconst or sset port is used" {  } { { "lpm_dff.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_dff.tdf" 112 2 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 104 1096 1272 280 "inst11" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546432045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst11 " "Elaborated megafunction instantiation \"LPM_DFF:inst11\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 104 1096 1272 280 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst11 " "Instantiated megafunction \"LPM_DFF:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432056 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 104 1096 1272 280 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546432056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant LPM_DFF:inst11\|lpm_constant:ac " "Elaborating entity \"lpm_constant\" for hierarchy \"LPM_DFF:inst11\|lpm_constant:ac\"" {  } { { "lpm_dff.tdf" "ac" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_dff.tdf" 64 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_DFF:inst11\|lpm_constant:ac LPM_DFF:inst11 " "Elaborated megafunction instantiation \"LPM_DFF:inst11\|lpm_constant:ac\", which is child of megafunction instantiation \"LPM_DFF:inst11\"" {  } { { "lpm_dff.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_dff.tdf" 64 3 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 104 1096 1272 280 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/lpm_constant_0j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546432398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546432398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 LPM_DFF:inst11\|lpm_constant:ac\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"LPM_DFF:inst11\|lpm_constant:ac\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst6 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst6\"" {  } { { "new_toplevel.bdf" "inst6" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 912 1032 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst6 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst6\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 912 1032 232 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546432827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst6 " "Instantiated megafunction \"LPM_RAM_DQ:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 10 " "Parameter \"LPM_NUMWORDS\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 4 " "Parameter \"LPM_WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546432827 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 912 1032 232 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546432827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst6\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst6\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433040 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 912 1032 232 "inst6" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546433048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst6\|altram:sram LPM_RAM_DQ:inst6 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst6\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst6\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 912 1032 232 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst6\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst6\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst6\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst6 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst6\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst6\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 912 1032 232 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_no71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_no71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_no71 " "Found entity 1: altsyncram_no71" {  } { { "db/altsyncram_no71.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_no71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546433293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546433293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_no71 LPM_RAM_DQ:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_no71:auto_generated " "Elaborating entity \"altsyncram_no71\" for hierarchy \"LPM_RAM_DQ:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_no71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst4\"" {  } { { "new_toplevel.bdf" "inst4" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 96 616 728 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 96 616 728 184 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst4 " "Instantiated megafunction \"BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546433565 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 96 616 728 184 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546433565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst4\|lpm_mux:\$00000 BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 96 616 728 184 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546433902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546433902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc BUSMUX:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546433919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "new_toplevel.bdf" "inst2" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 344 808 1048 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434128 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "TO_NEAREST " "Undeclared parameter TO_NEAREST" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 400 552 400 "inst8" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434131 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ROUNDING TO_NEAREST " "Can't find a definition for parameter ROUNDING -- assuming TO_NEAREST was intended to be a quoted string" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 400 552 400 "inst8" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1642546434131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF ALU:inst2\|LPM_DFF:inst7 " "Elaborating entity \"LPM_DFF\" for hierarchy \"ALU:inst2\|LPM_DFF:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 616 792 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434152 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because neither the aconst or aset port is used " "Assertion warning: Ignored LPM_AVALUE parameter because neither the aconst or aset port is used" {  } { { "lpm_dff.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_dff.tdf" 91 2 0 } } { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 616 792 416 "inst7" "" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 344 808 1048 472 "inst2" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434154 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because neither the sconst or sset port is used " "Assertion warning: Ignored LPM_SVALUE parameter because neither the sconst or sset port is used" {  } { { "lpm_dff.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_dff.tdf" 112 2 0 } } { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 616 792 416 "inst7" "" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 344 808 1048 472 "inst2" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|LPM_DFF:inst7 " "Elaborated megafunction instantiation \"ALU:inst2\|LPM_DFF:inst7\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 616 792 416 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|LPM_DFF:inst7 " "Instantiated megafunction \"ALU:inst2\|LPM_DFF:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434166 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 616 792 416 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546434166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTFP_ADD_SUB ALU:inst2\|ALTFP_ADD_SUB:inst8 " "Elaborating entity \"ALTFP_ADD_SUB\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 400 552 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|ALTFP_ADD_SUB:inst8 " "Elaborated megafunction instantiation \"ALU:inst2\|ALTFP_ADD_SUB:inst8\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 400 552 400 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|ALTFP_ADD_SUB:inst8 " "Instantiated megafunction \"ALU:inst2\|ALTFP_ADD_SUB:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 7 " "Parameter \"PIPELINE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ROUNDING TO_NEAREST " "Parameter \"ROUNDING\" = \"TO_NEAREST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_EXP 8 " "Parameter \"WIDTH_EXP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_MAN 23 " "Parameter \"WIDTH_MAN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546434417 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 240 400 552 400 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546434417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_add_sub_81j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_add_sub_81j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_81j " "Found entity 1: altfp_add_sub_81j" {  } { { "db/altfp_add_sub_81j.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546434541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_add_sub_81j ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated " "Elaborating entity \"altfp_add_sub_81j\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\"" {  } { { "altfp_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altfp_add_sub.tdf" 63 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altbarrel_shift_oif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altbarrel_shift_oif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altbarrel_shift_oif " "Found entity 1: altbarrel_shift_oif" {  } { { "db/altbarrel_shift_oif.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altbarrel_shift_oif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546434711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altbarrel_shift_oif ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altbarrel_shift_oif:lbarrel_shift " "Elaborating entity \"altbarrel_shift_oif\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altbarrel_shift_oif:lbarrel_shift\"" {  } { { "db/altfp_add_sub_81j.tdf" "lbarrel_shift" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altbarrel_shift_d3d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altbarrel_shift_d3d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altbarrel_shift_d3d " "Found entity 1: altbarrel_shift_d3d" {  } { { "db/altbarrel_shift_d3d.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altbarrel_shift_d3d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546434836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altbarrel_shift_d3d ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altbarrel_shift_d3d:rbarrel_shift " "Elaborating entity \"altbarrel_shift_d3d\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altbarrel_shift_d3d:rbarrel_shift\"" {  } { { "db/altfp_add_sub_81j.tdf" "rbarrel_shift" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fp7 " "Found entity 1: altpriority_encoder_fp7" {  } { { "db/altpriority_encoder_fp7.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546434931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546434931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fp7 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt " "Elaborating entity \"altpriority_encoder_fp7\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\"" {  } { { "db/altfp_add_sub_81j.tdf" "leading_zeroes_cnt" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546434955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_ge9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_ge9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_ge9 " "Found entity 1: altpriority_encoder_ge9" {  } { { "db/altpriority_encoder_ge9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_ge9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546435034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546435034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_ge9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10 " "Elaborating entity \"altpriority_encoder_ge9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\"" {  } { { "db/altpriority_encoder_fp7.tdf" "altpriority_encoder10" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fp7.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546435177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_0d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_0d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_0d9 " "Found entity 1: altpriority_encoder_0d9" {  } { { "db/altpriority_encoder_0d9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_0d9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546435303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546435303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_0d9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12 " "Elaborating entity \"altpriority_encoder_0d9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\"" {  } { { "db/altpriority_encoder_ge9.tdf" "altpriority_encoder12" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_ge9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546435365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_rc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_rc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_rc9 " "Found entity 1: altpriority_encoder_rc9" {  } { { "db/altpriority_encoder_rc9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_rc9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546435476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546435476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_rc9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14 " "Elaborating entity \"altpriority_encoder_rc9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\"" {  } { { "db/altpriority_encoder_0d9.tdf" "altpriority_encoder14" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_0d9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546435540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_oc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_oc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_oc9 " "Found entity 1: altpriority_encoder_oc9" {  } { { "db/altpriority_encoder_oc9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_oc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546435621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546435621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_oc9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_oc9:altpriority_encoder16 " "Elaborating entity \"altpriority_encoder_oc9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_oc9:altpriority_encoder16\"" {  } { { "db/altpriority_encoder_rc9.tdf" "altpriority_encoder16" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_rc9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546435751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_or9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_or9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_or9 " "Found entity 1: altpriority_encoder_or9" {  } { { "db/altpriority_encoder_or9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_or9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546435948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546435948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_or9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_or9:altpriority_encoder17 " "Elaborating entity \"altpriority_encoder_or9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_or9:altpriority_encoder17\"" {  } { { "db/altpriority_encoder_rc9.tdf" "altpriority_encoder17" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_rc9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546436065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_rr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_rr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_rr9 " "Found entity 1: altpriority_encoder_rr9" {  } { { "db/altpriority_encoder_rr9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_rr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546436215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546436215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_rr9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rr9:altpriority_encoder15 " "Elaborating entity \"altpriority_encoder_rr9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rr9:altpriority_encoder15\"" {  } { { "db/altpriority_encoder_0d9.tdf" "altpriority_encoder15" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_0d9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546436314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_0s9 " "Found entity 1: altpriority_encoder_0s9" {  } { { "db/altpriority_encoder_0s9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546436583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546436583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_0s9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0s9:altpriority_encoder13 " "Elaborating entity \"altpriority_encoder_0s9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0s9:altpriority_encoder13\"" {  } { { "db/altpriority_encoder_ge9.tdf" "altpriority_encoder13" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_ge9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546436621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_gt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_gt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_gt9 " "Found entity 1: altpriority_encoder_gt9" {  } { { "db/altpriority_encoder_gt9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_gt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546437076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546437076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_gt9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_gt9:altpriority_encoder11 " "Elaborating entity \"altpriority_encoder_gt9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_gt9:altpriority_encoder11\"" {  } { { "db/altpriority_encoder_fp7.tdf" "altpriority_encoder11" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fp7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546437102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_3i9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_3i9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_3i9 " "Found entity 1: altpriority_encoder_3i9" {  } { { "db/altpriority_encoder_3i9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_3i9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546437984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546437984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_3i9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt " "Elaborating entity \"altpriority_encoder_3i9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\"" {  } { { "db/altfp_add_sub_81j.tdf" "trailing_zeros_cnt" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546438007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_41a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_41a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_41a " "Found entity 1: altpriority_encoder_41a" {  } { { "db/altpriority_encoder_41a.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_41a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546438075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546438075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_41a ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24 " "Elaborating entity \"altpriority_encoder_41a\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\"" {  } { { "db/altpriority_encoder_3i9.tdf" "altpriority_encoder24" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_3i9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546438102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_kv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_kv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_kv9 " "Found entity 1: altpriority_encoder_kv9" {  } { { "db/altpriority_encoder_kv9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_kv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546438175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546438175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_kv9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26 " "Elaborating entity \"altpriority_encoder_kv9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\"" {  } { { "db/altpriority_encoder_41a.tdf" "altpriority_encoder26" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_41a.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546438213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fv9 " "Found entity 1: altpriority_encoder_fv9" {  } { { "db/altpriority_encoder_fv9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546438289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546438289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fv9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28 " "Elaborating entity \"altpriority_encoder_fv9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\"" {  } { { "db/altpriority_encoder_kv9.tdf" "altpriority_encoder28" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_kv9.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546438334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_cv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_cv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_cv9 " "Found entity 1: altpriority_encoder_cv9" {  } { { "db/altpriority_encoder_cv9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_cv9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546438404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546438404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_cv9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\|altpriority_encoder_cv9:altpriority_encoder30 " "Elaborating entity \"altpriority_encoder_cv9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_41a:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\|altpriority_encoder_cv9:altpriority_encoder30\"" {  } { { "db/altpriority_encoder_fv9.tdf" "altpriority_encoder30" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fv9.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546438462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_4i9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_4i9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_4i9 " "Found entity 1: altpriority_encoder_4i9" {  } { { "db/altpriority_encoder_4i9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_4i9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546439721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546439721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_4i9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25 " "Elaborating entity \"altpriority_encoder_4i9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\"" {  } { { "db/altpriority_encoder_3i9.tdf" "altpriority_encoder25" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_3i9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546439754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_kg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_kg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_kg9 " "Found entity 1: altpriority_encoder_kg9" {  } { { "db/altpriority_encoder_kg9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_kg9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546440340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546440340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_kg9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33 " "Elaborating entity \"altpriority_encoder_kg9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\"" {  } { { "db/altpriority_encoder_4i9.tdf" "altpriority_encoder33" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_4i9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546440375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fg9 " "Found entity 1: altpriority_encoder_fg9" {  } { { "db/altpriority_encoder_fg9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fg9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546440630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546440630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fg9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35 " "Elaborating entity \"altpriority_encoder_fg9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\"" {  } { { "db/altpriority_encoder_kg9.tdf" "altpriority_encoder35" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_kg9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546440673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_cg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_cg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_cg9 " "Found entity 1: altpriority_encoder_cg9" {  } { { "db/altpriority_encoder_cg9.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_cg9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546440858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546440858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_cg9 ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\|altpriority_encoder_cg9:altpriority_encoder37 " "Elaborating entity \"altpriority_encoder_cg9\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|altpriority_encoder_3i9:trailing_zeros_cnt\|altpriority_encoder_4i9:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\|altpriority_encoder_cg9:altpriority_encoder37\"" {  } { { "db/altpriority_encoder_fg9.tdf" "altpriority_encoder37" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpriority_encoder_fg9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546440917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvl " "Found entity 1: add_sub_gvl" {  } { { "db/add_sub_gvl.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/add_sub_gvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546441151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546441151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gvl ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|add_sub_gvl:add_sub4 " "Elaborating entity \"add_sub_gvl\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|add_sub_gvl:add_sub4\"" {  } { { "db/altfp_add_sub_81j.tdf" "add_sub4" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546441192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6lm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6lm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6lm " "Found entity 1: add_sub_6lm" {  } { { "db/add_sub_6lm.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/add_sub_6lm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546441453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546441453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6lm ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|add_sub_6lm:add_sub7 " "Elaborating entity \"add_sub_6lm\" for hierarchy \"ALU:inst2\|ALTFP_ADD_SUB:inst8\|altfp_add_sub_81j:auto_generated\|add_sub_6lm:add_sub7\"" {  } { { "db/altfp_add_sub_81j.tdf" "add_sub7" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_add_sub_81j.tdf" 124 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546441474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTFP_MULT ALU:inst2\|ALTFP_MULT:inst5 " "Elaborating entity \"ALTFP_MULT\" for hierarchy \"ALU:inst2\|ALTFP_MULT:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 256 136 288 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546441670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|ALTFP_MULT:inst5 " "Elaborated megafunction instantiation \"ALU:inst2\|ALTFP_MULT:inst5\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 256 136 288 416 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546441685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|ALTFP_MULT:inst5 " "Instantiated megafunction \"ALU:inst2\|ALTFP_MULT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546441686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 5 " "Parameter \"PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546441686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REDUCED_FUNCTIONALITY YES " "Parameter \"REDUCED_FUNCTIONALITY\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546441686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_EXP 8 " "Parameter \"WIDTH_EXP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546441686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_MAN 23 " "Parameter \"WIDTH_MAN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546441686 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 256 136 288 416 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546441686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_mult_ejp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_mult_ejp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult_ejp " "Found entity 1: altfp_mult_ejp" {  } { { "db/altfp_mult_ejp.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_mult_ejp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546441842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546441842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ejp ALU:inst2\|ALTFP_MULT:inst5\|altfp_mult_ejp:auto_generated " "Elaborating entity \"altfp_mult_ejp\" for hierarchy \"ALU:inst2\|ALTFP_MULT:inst5\|altfp_mult_ejp:auto_generated\"" {  } { { "altfp_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546441856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_smt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_smt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_smt " "Found entity 1: mult_smt" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mult_smt.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546442003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546442003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_smt ALU:inst2\|ALTFP_MULT:inst5\|altfp_mult_ejp:auto_generated\|mult_smt:man_product2_mult " "Elaborating entity \"mult_smt\" for hierarchy \"ALU:inst2\|ALTFP_MULT:inst5\|altfp_mult_ejp:auto_generated\|mult_smt:man_product2_mult\"" {  } { { "db/altfp_mult_ejp.tdf" "man_product2_mult" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altfp_mult_ejp.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546442033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights_rom weights_rom:inst7 " "Elaborating entity \"weights_rom\" for hierarchy \"weights_rom:inst7\"" {  } { { "new_toplevel.bdf" "inst7" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 320 456 672 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546442381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weights_rom:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weights_rom:inst7\|altsyncram:altsyncram_component\"" {  } { { "weights_rom.vhd" "altsyncram_component" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/weights_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546442419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weights_rom:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weights_rom:inst7\|altsyncram:altsyncram_component\"" {  } { { "weights_rom.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/weights_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546442435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weights_rom:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"weights_rom:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file doc_init.mif " "Parameter \"init_file\" = \"doc_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7840 " "Parameter \"numwords_a\" = \"7840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546442435 ""}  } { { "weights_rom.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/weights_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546442435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bhr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhr3 " "Found entity 1: altsyncram_bhr3" {  } { { "db/altsyncram_bhr3.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_bhr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546442584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546442584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhr3 weights_rom:inst7\|altsyncram:altsyncram_component\|altsyncram_bhr3:auto_generated " "Elaborating entity \"altsyncram_bhr3\" for hierarchy \"weights_rom:inst7\|altsyncram:altsyncram_component\|altsyncram_bhr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546442601 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "7840 8192 C:/Users/RafaelAlvesVieira/Desktop/project/doc_init.mif " "Memory depth (7840) in the design file differs from memory depth (8192) in the Memory Initialization File \"C:/Users/RafaelAlvesVieira/Desktop/project/doc_init.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "weights_rom.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/weights_rom.vhd" 59 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1642546442650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst3 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst3\"" {  } { { "new_toplevel.bdf" "inst3" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 472 592 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546443554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst3 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst3\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 472 592 584 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546443566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst3 " "Instantiated megafunction \"LPM_RAM_DQ:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546443566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 784 " "Parameter \"LPM_NUMWORDS\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546443566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546443566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546443566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546443566 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 472 592 584 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546443566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst3\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst3\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546443609 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 472 592 584 "inst3" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546443615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst3\|altram:sram LPM_RAM_DQ:inst3 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst3\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst3\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 472 592 584 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546443632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst3\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546443700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst3\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst3 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst3\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 472 472 592 584 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546443719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo71 " "Found entity 1: altsyncram_fo71" {  } { { "db/altsyncram_fo71.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_fo71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546444016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546444016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fo71 LPM_RAM_DQ:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_fo71:auto_generated " "Elaborating entity \"altsyncram_fo71\" for hierarchy \"LPM_RAM_DQ:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_fo71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546444077 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1642546448721 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1642546448722 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1642546448758 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "tri_state_bridge_flash_bridge_0_out_read_n_to_the_cfi_flash tri_state_bridge_flash_bridge_0_out_read_n_to_the_cfi_flash\[0\] inst " "Port \"tri_state_bridge_flash_bridge_0_out_read_n_to_the_cfi_flash\" in macrofunction \"inst\" has no range declared,the Quartus Prime software will connect the port to pin \"tri_state_bridge_flash_bridge_0_out_read_n_to_the_cfi_flash\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "new_toplevel.bdf" "inst" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1642546448884 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "tri_state_bridge_flash_bridge_0_out_select_n_to_the_cfi_flash tri_state_bridge_flash_bridge_0_out_select_n_to_the_cfi_flash\[0\] inst " "Port \"tri_state_bridge_flash_bridge_0_out_select_n_to_the_cfi_flash\" in macrofunction \"inst\" has no range declared,the Quartus Prime software will connect the port to pin \"tri_state_bridge_flash_bridge_0_out_select_n_to_the_cfi_flash\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "new_toplevel.bdf" "inst" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1642546448884 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "tri_state_bridge_flash_bridge_0_out_write_n_to_the_cfi_flash tri_state_bridge_flash_bridge_0_out_write_n_to_the_cfi_flash\[0\] inst " "Port \"tri_state_bridge_flash_bridge_0_out_write_n_to_the_cfi_flash\" in macrofunction \"inst\" has no range declared,the Quartus Prime software will connect the port to pin \"tri_state_bridge_flash_bridge_0_out_write_n_to_the_cfi_flash\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "new_toplevel.bdf" "inst" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1642546448885 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642546449878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.18.22:54:18 Progress: Loading sld84b3a435/alt_sld_fab_wrapper_hw.tcl " "2022.01.18.22:54:18 Progress: Loading sld84b3a435/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546458013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546464184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546464428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546472894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546473052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546473227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546473389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546473397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546473398 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642546474135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld84b3a435/alt_sld_fab.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546474562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546474562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546474726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546474726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546474762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546474762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546474873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546474873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546475023 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546475023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546475023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/ip/sld84b3a435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546475148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546475148 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\] " "Synthesized away node \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m672.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_m672.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 359 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1599 0 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642546479147 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642546479147 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642546479147 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1642546480986 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1642546480986 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ALU:inst2\|altfp_add_sub:inst8\|altfp_add_sub_81j:auto_generated\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ALU:inst2\|altfp_add_sub:inst8\|altfp_add_sub_81j:auto_generated\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642546492636 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642546492636 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642546492636 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642546492639 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642546492639 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642546492639 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642546492639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546492713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546492713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_kvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546492866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546492866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546492979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546492979 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546492979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d1 " "Found entity 1: altsyncram_e3d1" {  } { { "db/altsyncram_e3d1.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_e3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546493348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546493348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|altfp_add_sub:inst8\|altfp_add_sub_81j:auto_generated\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"ALU:inst2\|altfp_add_sub:inst8\|altfp_add_sub_81j:auto_generated\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546493912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|altfp_add_sub:inst8\|altfp_add_sub_81j:auto_generated\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"ALU:inst2\|altfp_add_sub:inst8\|altfp_add_sub_81j:auto_generated\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546493913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546493913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546493913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546493913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b6m " "Found entity 1: shift_taps_b6m" {  } { { "db/shift_taps_b6m.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/shift_taps_b6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546494097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546494097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l31 " "Found entity 1: altsyncram_1l31" {  } { { "db/altsyncram_1l31.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altsyncram_1l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546494278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546494278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546494445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546494445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546494577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546494577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546494739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546494739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546495076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495076 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546495076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546495240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546495240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546495388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell:the_DE2_115_SD_CARD_NIOS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642546495388 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642546495388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642546495564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546495564 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642546498201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 7657 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_jtag_uart.v" 398 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 5903 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 7666 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.v" 4045 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_timer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_timer.v" 167 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_timer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_timer.v" 176 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 278 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1642546498910 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1642546498911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 768 -328 -152 784 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642546506249 "|new_toplevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642546506249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546507335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1125 " "1125 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642546515087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.map.smsg " "Generated suppressed messages file C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546520542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642546530281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642546530281 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" 35 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1625 0 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1642546530911 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" 35 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1625 0 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1642546530911 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 150 -1 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 300 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1216 0 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1642546530912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9678 " "Implemented 9678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642546532535 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642546532535 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642546532535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8874 " "Implemented 8874 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642546532535 ""} { "Info" "ICUT_CUT_TM_RAMS" "663 " "Implemented 663 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642546532535 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1642546532535 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1642546532535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642546532535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5163 " "Peak virtual memory: 5163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642546532798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 22:55:32 2022 " "Processing ended: Tue Jan 18 22:55:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642546532798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642546532798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642546532798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642546532798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642546536049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642546536050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 22:55:34 2022 " "Processing started: Tue Jan 18 22:55:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642546536050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642546536050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_CPHS -c projeto_CPHS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_CPHS -c projeto_CPHS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642546536050 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642546536345 ""}
{ "Info" "0" "" "Project  = projeto_CPHS" {  } {  } 0 0 "Project  = projeto_CPHS" 0 0 "Fitter" 0 0 1642546536346 ""}
{ "Info" "0" "" "Revision = projeto_CPHS" {  } {  } 0 0 "Revision = projeto_CPHS" 0 0 "Fitter" 0 0 1642546536346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642546536816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642546536816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_CPHS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto_CPHS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642546537083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642546537177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642546537177 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1642546537258 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1642546537267 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1642546537267 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1642546537269 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1642546537269 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1642546537269 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1642546537269 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1642546537269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642546537816 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642546539272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642546539272 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 29156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642546539310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 29158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642546539310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 29160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642546539310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 29162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642546539310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 29164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642546539310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642546539310 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642546539325 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642546541443 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The input ports of the PLL DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7 and the PLL DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7 DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 ARESET " "PLL DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|pll7 and PLL DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 32 2 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1642546542968 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 32 2 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1642546542968 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 Pin_Y2 " "PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } } { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1642546543104 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642546544544 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1642546544544 ""}
{ "Info" "ISTA_SDC_FOUND" "projeto_CPHS.SDC " "Reading SDC File: 'projeto_CPHS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642546544735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "projeto_CPHS.sdc 10 CLOCK2_50 port " "Ignored filter at projeto_CPHS.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642546544736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock projeto_CPHS.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at projeto_CPHS.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642546544737 ""}  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642546544737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "projeto_CPHS.sdc 11 CLOCK3_50 port " "Ignored filter at projeto_CPHS.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642546544737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock projeto_CPHS.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at projeto_CPHS.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642546544738 ""}  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642546544738 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546544749 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546544749 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546544749 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[2\]\} \{inst\|altpll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[2\]\} \{inst\|altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546544749 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1642546544749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1642546544750 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642546544750 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642546544779 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642546544802 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642546544896 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst11\|dffs\[7\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Register lpm_dff:inst11\|dffs\[7\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546545194 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642546545194 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst12\|dffs\[5\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Register lpm_dff:inst12\|dffs\[5\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546545194 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642546545194 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1642546545456 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1642546545462 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " "  10.000 inst\|altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|altpll\|sd1\|pll7\|clk\[1\] " "  10.000 inst\|altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " " 100.000 inst\|altpll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " "  40.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642546545462 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1642546545462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|inst " "Destination node ALU:inst2\|inst" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 120 -8 56 168 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 2802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst10 " "Destination node inst10" {  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 408 392 456 456 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546747 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546747 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 40 -272 -96 56 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 29116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|DE2_115_SD_CARD_NIOS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|inst  " "Automatically promoted node ALU:inst2\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/ALU.bdf" { { 120 -8 56 168 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 2802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 28600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\]  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|readdata\[0\] " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|readdata\[0\]" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\]  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|readdata\[1\] " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|readdata\[1\]" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546748 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546749 ""}  } { { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 408 392 456 456 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 11770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|grant_reg~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|grant_reg~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 12428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci\|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 5935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|select_n_to_the_cfi_flashen_reg~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|select_n_to_the_cfi_flashen_reg~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 17563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|read_n_to_the_cfi_flashen_reg~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|read_n_to_the_cfi_flashen_reg~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 17564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|write_n_to_the_cfi_flashen_reg~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|write_n_to_the_cfi_flashen_reg~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 17565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|address_to_the_cfi_flashen_reg~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|address_to_the_cfi_flashen_reg~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_tri_state_bridge_flash_bridge_0.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 17566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546749 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546749 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 2945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 11887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546750 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 2967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_004:rst_controller_004\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_004:rst_controller_004\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|vga_blue\[0\] " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|vga_blue\[0\]" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|blanking_pulse " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|blanking_pulse" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|hblanking_pulse " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|hblanking_pulse" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|vblanking_pulse " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|vblanking_pulse" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|early_hsync_pulse " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|early_hsync_pulse" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|early_vsync_pulse " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|early_vsync_pulse" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|s_mode " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|s_mode" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_vga_controller_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_vga_controller_0.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|end_of_active_frame " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\|end_of_active_frame" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|clear_screen " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|clear_screen" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|delayed_buf_waitrequest\[1\] " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|delayed_buf_waitrequest\[1\]" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642546546750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546750 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_003\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_003\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546751 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[5\]  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|readdata\[5\] " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|readdata\[5\]" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[0\]~0 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[16\]~1 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[16\]~1" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[8\]~2 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[8\]~2" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[24\]~3 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[24\]~3" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[15\]~4 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[15\]~4" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[23\]~5 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[23\]~5" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[7\]~6 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[7\]~6" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[31\]~7 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[31\]~7" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[6\]~8 " "Destination node busmux:inst4\|lpm_mux:\$00000\|mux_rsc:auto_generated\|result_node\[6\]~8" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/mux_rsc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1642546546751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546751 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_sync_data.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 4771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_003\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|de2_115_sd_card_nios_rst_controller_001:rst_controller_003\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546752 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 12075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|prev_reset  " "Automatically promoted node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642546546752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|readdata\[0\]~1 " "Destination node DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_altpll:altpll\|readdata\[0\]~1" {  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 15718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642546546752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642546546752 ""}  } { { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_altpll.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 9045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642546546752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642546549907 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642546549932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642546549933 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642546549959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642546550005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642546550046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642546551135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "81 Block RAM " "Packed 81 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1642546551156 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "120 Embedded multiplier block " "Packed 120 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1642546551156 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1642546551156 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "120 " "Created 120 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1642546551156 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642546551156 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_video_pll_0.v" 35 0 0 } } { "DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/DE2_115_SD_CARD_NIOS.vhd" 1625 0 0 } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { -144 -1224 -328 896 "inst" "" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 704 -328 -152 720 "VGA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1642546551466 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642546553643 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1642546553643 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642546553658 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642546553683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642546560781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642546566455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642546566653 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642546620257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642546620257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642546623200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 1.8% " "5e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1642546639287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642546643715 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642546643715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642546664144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642546664144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642546664150 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.71 " "Total time spent on timing analysis during the Fitter is 22.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642546664685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642546664828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642546667206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642546667211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642546668947 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642546672426 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1642546675315 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone IV E " "63 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_CE_N 3.3-V LVTTL AG7 " "Pin FL_CE_N uses I/O standard 3.3-V LVTTL at AG7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_CE_N } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 648 -328 -152 664 "FL_CE_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_OE_N 3.3-V LVTTL AG8 " "Pin FL_OE_N uses I/O standard 3.3-V LVTTL at AG8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_OE_N } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 664 -328 -152 680 "FL_OE_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WE_N 3.3-V LVTTL AC10 " "Pin FL_WE_N uses I/O standard 3.3-V LVTTL at AC10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_WE_N } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 632 -328 -152 648 "FL_WE_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[22\] 3.3-V LVTTL AD11 " "Pin FL_ADDR\[22\] uses I/O standard 3.3-V LVTTL at AD11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[22] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[21\] 3.3-V LVTTL AD10 " "Pin FL_ADDR\[21\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[21] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[20\] 3.3-V LVTTL AE10 " "Pin FL_ADDR\[20\] uses I/O standard 3.3-V LVTTL at AE10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[20] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[19\] 3.3-V LVTTL AD12 " "Pin FL_ADDR\[19\] uses I/O standard 3.3-V LVTTL at AD12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[19] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[18\] 3.3-V LVTTL AC12 " "Pin FL_ADDR\[18\] uses I/O standard 3.3-V LVTTL at AC12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[18] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[17\] 3.3-V LVTTL AH12 " "Pin FL_ADDR\[17\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[16\] 3.3-V LVTTL AA8 " "Pin FL_ADDR\[16\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[15\] 3.3-V LVTTL Y10 " "Pin FL_ADDR\[15\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[14\] 3.3-V LVTTL AC8 " "Pin FL_ADDR\[14\] uses I/O standard 3.3-V LVTTL at AC8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[13\] 3.3-V LVTTL AD8 " "Pin FL_ADDR\[13\] uses I/O standard 3.3-V LVTTL at AD8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[12\] 3.3-V LVTTL AA10 " "Pin FL_ADDR\[12\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[11\] 3.3-V LVTTL AF9 " "Pin FL_ADDR\[11\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[10\] 3.3-V LVTTL AE9 " "Pin FL_ADDR\[10\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[9\] 3.3-V LVTTL AB10 " "Pin FL_ADDR\[9\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[8\] 3.3-V LVTTL AB12 " "Pin FL_ADDR\[8\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[7\] 3.3-V LVTTL AB13 " "Pin FL_ADDR\[7\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[6\] 3.3-V LVTTL AA12 " "Pin FL_ADDR\[6\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[5\] 3.3-V LVTTL AA13 " "Pin FL_ADDR\[5\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[4\] 3.3-V LVTTL Y12 " "Pin FL_ADDR\[4\] uses I/O standard 3.3-V LVTTL at Y12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[3\] 3.3-V LVTTL Y14 " "Pin FL_ADDR\[3\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[2\] 3.3-V LVTTL Y13 " "Pin FL_ADDR\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[1\] 3.3-V LVTTL AH7 " "Pin FL_ADDR\[1\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[0\] 3.3-V LVTTL AG12 " "Pin FL_ADDR\[0\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 600 -328 -150 616 "FL_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 400 -328 -152 416 "SD_CMD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 440 -328 -152 456 "SD_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 440 -328 -152 456 "SD_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 440 -328 -152 456 "SD_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 440 -328 -152 456 "SD_DAT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 616 -328 -152 632 "FL_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 40 -272 -96 56 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 -312 -131 136 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 -312 -131 136 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 -312 -131 136 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 120 -312 -131 136 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 520 -160 19 536 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "new_toplevel.bdf" "" { Schematic "C:/Users/RafaelAlvesVieira/Desktop/project/new_toplevel.bdf" { { 480 -328 -160 496 "SD_WP_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/RafaelAlvesVieira/Desktop/project/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1642546675492 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1642546675492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.fit.smsg " "Generated suppressed messages file C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642546676812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 297 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5612 " "Peak virtual memory: 5612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642546683244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 22:58:03 2022 " "Processing ended: Tue Jan 18 22:58:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642546683244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642546683244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642546683244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642546683244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642546685413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642546685414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 22:58:04 2022 " "Processing started: Tue Jan 18 22:58:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642546685414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642546685414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_CPHS -c projeto_CPHS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_CPHS -c projeto_CPHS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642546685414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642546687417 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642546693416 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642546693591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642546694879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 22:58:14 2022 " "Processing ended: Tue Jan 18 22:58:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642546694879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642546694879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642546694879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642546694879 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642546695752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642546698965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642546698967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 22:58:16 2022 " "Processing started: Tue Jan 18 22:58:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642546698967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642546698967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_CPHS -c projeto_CPHS " "Command: quartus_sta projeto_CPHS -c projeto_CPHS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642546698967 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642546699303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642546703240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642546703240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546703320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546703320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642546704675 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1642546704675 ""}
{ "Info" "ISTA_SDC_FOUND" "projeto_CPHS.SDC " "Reading SDC File: 'projeto_CPHS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642546704824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "projeto_CPHS.sdc 10 CLOCK2_50 port " "Ignored filter at projeto_CPHS.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1642546704826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock projeto_CPHS.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at projeto_CPHS.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642546704827 ""}  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1642546704827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "projeto_CPHS.sdc 11 CLOCK3_50 port " "Ignored filter at projeto_CPHS.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1642546704827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock projeto_CPHS.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at projeto_CPHS.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642546704827 ""}  } { { "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" "" { Text "C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1642546704827 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546704836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546704836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546704836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[2\]\} \{inst\|altpll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[2\]\} \{inst\|altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1642546704836 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546704836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1642546704836 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642546704840 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642546704868 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642546704887 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642546704949 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst11\|dffs\[1\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Register lpm_dff:inst11\|dffs\[1\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546705244 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642546705244 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst12\|dffs\[28\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Register lpm_dff:inst12\|dffs\[28\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546705244 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642546705244 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546705425 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642546705430 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642546705522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.576 " "Worst-case setup slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.576               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.138               0.000 CLOCK_50  " "    4.138               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.293               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   31.293               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.545               0.000 altera_reserved_tck  " "   45.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.828               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   90.828               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546706150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.308               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.383               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "    0.388               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546706286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.363 " "Worst-case recovery slack is 5.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.363               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    5.363               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.883               0.000 CLOCK_50  " "   15.883               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.432               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   33.432               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.958               0.000 altera_reserved_tck  " "   47.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.981               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   95.981               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546706335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.051 " "Worst-case removal slack is 1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 CLOCK_50  " "    1.051               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 altera_reserved_tck  " "    1.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.547               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "    2.547               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.091               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    3.091               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.929               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    4.929               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546706378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.619 " "Worst-case minimum pulse width slack is 4.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.619               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    4.619               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.380               0.000 CLOCK_50  " "    9.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.686               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.686               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547               0.000 altera_reserved_tck  " "   49.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.700               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   49.700               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546706386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546706386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 101 synchronizer chains. " "Report Metastability: Found 101 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 101 " "Number of Synchronizer Chains Found: 101" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.337 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.337" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.337 ns " "Worst Case Available Settling Time: 11.337 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546707075 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546707075 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642546707090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642546707144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642546709587 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst11\|dffs\[1\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Register lpm_dff:inst11\|dffs\[1\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546710188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642546710188 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst12\|dffs\[28\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Register lpm_dff:inst12\|dffs\[28\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546710188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642546710188 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546710209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.425 " "Worst-case setup slack is 1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    1.425               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.379               0.000 CLOCK_50  " "    4.379               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.000               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   32.000               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.976               0.000 altera_reserved_tck  " "   45.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.596               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   91.596               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546710571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 CLOCK_50  " "    0.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.308               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.336               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "    0.340               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546710746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.819 " "Worst-case recovery slack is 5.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.819               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    5.819               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.127               0.000 CLOCK_50  " "   16.127               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.049               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   34.049               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.256               0.000 altera_reserved_tck  " "   48.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.374               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   96.374               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546710878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.951 " "Worst-case removal slack is 0.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 CLOCK_50  " "    0.951               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 altera_reserved_tck  " "    1.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.251               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "    2.251               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    2.742               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.447               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    4.447               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546710972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.652 " "Worst-case minimum pulse width slack is 4.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    4.652               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 CLOCK_50  " "    9.413               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.680               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.680               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.692               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   49.692               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546710998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546710998 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 101 synchronizer chains. " "Report Metastability: Found 101 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 101 " "Number of Synchronizer Chains Found: 101" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.337 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.337" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.060 ns " "Worst Case Available Settling Time: 12.060 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546712104 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546712104 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642546712124 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst11\|dffs\[1\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\] " "Register lpm_dff:inst11\|dffs\[1\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546712524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642546712524 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Node: DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_dff:inst12\|dffs\[28\] DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\] " "Register lpm_dff:inst12\|dffs\[28\] is being clocked by DE2_115_SD_CARD_NIOS:inst\|DE2_115_SD_CARD_NIOS_sync_data:sync_data\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642546712524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1642546712524 "|new_toplevel|DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546712545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.284 " "Worst-case setup slack is 5.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.284               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    5.284               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.330               0.000 CLOCK_50  " "    6.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.638               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   35.638               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.162               0.000 altera_reserved_tck  " "   48.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.476               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   95.476               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546712695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 CLOCK_50  " "    0.103               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.108               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.172               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "    0.175               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546712841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.500 " "Worst-case recovery slack is 7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    7.500               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.794               0.000 CLOCK_50  " "   17.794               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.423               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   36.423               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.292               0.000 altera_reserved_tck  " "   49.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.868               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   97.868               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546712886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 CLOCK_50  " "    0.485               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "    1.344               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    1.619               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.530               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    2.530               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546712941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    4.750               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.164               0.000 CLOCK_50  " "    9.164               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.758               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.758               0.000 inst\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.755               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\]  " "   49.755               0.000 inst\|altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642546712962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642546712962 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 101 synchronizer chains. " "Report Metastability: Found 101 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 101 " "Number of Synchronizer Chains Found: 101" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.337 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.337" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.684 ns " "Worst Case Available Settling Time: 15.684 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642546714044 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642546714044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642546715075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642546715080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642546715694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 22:58:35 2022 " "Processing ended: Tue Jan 18 22:58:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642546715694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642546715694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642546715694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642546715694 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 363 s " "Quartus Prime Full Compilation was successful. 0 errors, 363 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642546717232 ""}
