$date
	Sun Apr 24 07:28:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_synth $end
$var wire 1 ! creset $end
$var wire 10 " clc [9:0] $end
$var reg 1 # clk $end
$var reg 1 $ outn $end
$var reg 1 % outp $end
$scope module A1 $end
$var wire 1 & clks $end
$var wire 1 # clock $end
$var wire 1 ! creset $end
$var wire 1 ' dclock $end
$var wire 1 ( dvalid $end
$var wire 1 $ outn $end
$var wire 1 % outp $end
$var wire 1 ) valid $end
$var wire 10 * clcb [9:0] $end
$var wire 10 + clc [9:0] $end
$scope module U1 $end
$var wire 1 , _0_ $end
$var wire 1 ) clk $end
$var wire 1 - d $end
$var wire 1 . res $end
$var reg 1 / q $end
$var reg 1 0 qb $end
$upscope $end
$scope module U10 $end
$var wire 1 1 _0_ $end
$var wire 1 ) clk $end
$var wire 1 2 d $end
$var wire 1 3 res $end
$var reg 1 4 q $end
$var reg 1 5 qb $end
$upscope $end
$scope module U2 $end
$var wire 1 6 _0_ $end
$var wire 1 ) clk $end
$var wire 1 7 d $end
$var wire 1 8 res $end
$var reg 1 9 q $end
$var reg 1 : qb $end
$upscope $end
$scope module U3 $end
$var wire 1 ; _0_ $end
$var wire 1 ) clk $end
$var wire 1 < d $end
$var wire 1 = res $end
$var reg 1 > q $end
$var reg 1 ? qb $end
$upscope $end
$scope module U4 $end
$var wire 1 @ _0_ $end
$var wire 1 ) clk $end
$var wire 1 A d $end
$var wire 1 B res $end
$var reg 1 C q $end
$var reg 1 D qb $end
$upscope $end
$scope module U5 $end
$var wire 1 E _0_ $end
$var wire 1 ) clk $end
$var wire 1 F d $end
$var wire 1 G res $end
$var reg 1 H q $end
$var reg 1 I qb $end
$upscope $end
$scope module U6 $end
$var wire 1 J _0_ $end
$var wire 1 ) clk $end
$var wire 1 K d $end
$var wire 1 L res $end
$var reg 1 M q $end
$var reg 1 N qb $end
$upscope $end
$scope module U7 $end
$var wire 1 O _0_ $end
$var wire 1 ) clk $end
$var wire 1 P d $end
$var wire 1 Q res $end
$var reg 1 R q $end
$var reg 1 S qb $end
$upscope $end
$scope module U8 $end
$var wire 1 T _0_ $end
$var wire 1 ) clk $end
$var wire 1 U d $end
$var wire 1 V res $end
$var reg 1 W q $end
$var reg 1 X qb $end
$upscope $end
$scope module U9 $end
$var wire 1 Y _0_ $end
$var wire 1 ) clk $end
$var wire 1 Z d $end
$var wire 1 [ res $end
$var reg 1 \ q $end
$var reg 1 ] qb $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x]
x\
0[
xZ
xY
xX
xW
0V
xU
xT
xS
xR
0Q
xP
xO
xN
xM
0L
xK
xJ
xI
xH
0G
xF
xE
xD
xC
0B
xA
x@
x?
x>
0=
x<
x;
x:
x9
08
17
06
x5
x4
03
x2
x1
00
1/
0.
1-
0,
bx1 +
bx0 *
1)
1(
1'
0&
0%
1$
1#
bx1 "
1!
$end
#50000
x!
0(
0)
1%
#70000
0;
1<
bx00 *
0:
bx11 "
bx11 +
19
1!
1(
1)
0$
#120000
x!
0(
0)
1$
#140000
0@
1A
bx111 "
bx111 +
1>
bx000 *
0?
1!
1(
1)
0%
#190000
x!
0(
0)
1%
#210000
0E
1F
bx0000 *
0D
bx1111 "
bx1111 +
1C
1!
1(
1)
0$
#260000
x!
0(
0)
1$
#280000
0J
1K
bx11111 "
bx11111 +
1H
bx00000 *
0I
1!
1(
1)
0%
#330000
x!
0(
0)
1%
#350000
0O
1P
bx000000 *
0N
bx111111 "
bx111111 +
1M
1!
1(
1)
0$
#400000
x!
0(
0)
1$
0'
0#
#420000
