-- Project:   Organ_1
-- Generated: 10/31/2017 06:23:24
-- PSoC Creator  4.1 Update 1

ENTITY Organ_1 IS
    PORT(
        C2(0)_PAD : OUT std_ulogic;
        C6(0)_PAD : OUT std_ulogic;
        C3(0)_PAD : OUT std_ulogic;
        CS5(0)_PAD : OUT std_ulogic;
        C4(0)_PAD : OUT std_ulogic;
        D_6_Out(0)_PAD : OUT std_ulogic;
        C5(0)_PAD : OUT std_ulogic;
        D_Sharp_6_Out(0)_PAD : OUT std_ulogic;
        F_6_Out(0)_PAD : OUT std_ulogic;
        F_Sharp_6_Out(0)_PAD : OUT std_ulogic;
        G_6_Out(0)_PAD : OUT std_ulogic;
        G_Sharp_6_Out(0)_PAD : OUT std_ulogic;
        A_6_Out(0)_PAD : OUT std_ulogic;
        A_Sharp_6_Out(0)_PAD : OUT std_ulogic;
        B_6_Out(0)_PAD : OUT std_ulogic;
        E_6_Out(0)_PAD : OUT std_ulogic;
        C1(0)_PAD : OUT std_ulogic;
        CS6(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Organ_1;

ARCHITECTURE __DEFAULT__ OF Organ_1 IS
    SIGNAL A_6_Out(0)__PA : bit;
    SIGNAL A_Sharp_6_Out(0)__PA : bit;
    SIGNAL B_6_Out(0)__PA : bit;
    SIGNAL C1(0)__PA : bit;
    SIGNAL C2(0)__PA : bit;
    SIGNAL C3(0)__PA : bit;
    SIGNAL C4(0)__PA : bit;
    SIGNAL C5(0)__PA : bit;
    SIGNAL C6(0)__PA : bit;
    SIGNAL CS5(0)__PA : bit;
    SIGNAL CS6(0)__PA : bit;
    SIGNAL C_0 : bit;
    ATTRIBUTE placement_force OF C_0 : SIGNAL IS "U(1,1,B)2";
    SIGNAL C_1 : bit;
    ATTRIBUTE placement_force OF C_1 : SIGNAL IS "U(1,1,B)0";
    SIGNAL C_2 : bit;
    ATTRIBUTE placement_force OF C_2 : SIGNAL IS "U(0,0,B)3";
    SIGNAL C_3 : bit;
    ATTRIBUTE placement_force OF C_3 : SIGNAL IS "U(0,0,B)2";
    SIGNAL C_4 : bit;
    ATTRIBUTE placement_force OF C_4 : SIGNAL IS "U(0,0,B)1";
    SIGNAL C_5 : bit;
    ATTRIBUTE placement_force OF C_5 : SIGNAL IS "U(0,0,B)0";
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL D_6_Out(0)__PA : bit;
    SIGNAL D_Sharp_6_Out(0)__PA : bit;
    SIGNAL E_6_Out(0)__PA : bit;
    SIGNAL F_6_Out(0)__PA : bit;
    SIGNAL F_Sharp_6_Out(0)__PA : bit;
    SIGNAL G_6_Out(0)__PA : bit;
    SIGNAL G_Sharp_6_Out(0)__PA : bit;
    SIGNAL Net_100 : bit;
    ATTRIBUTE placement_force OF Net_100 : SIGNAL IS "U(1,0,A)0";
    SIGNAL Net_103 : bit;
    ATTRIBUTE placement_force OF Net_103 : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_103_split : bit;
    ATTRIBUTE placement_force OF Net_103_split : SIGNAL IS "U(0,2,A)1";
    SIGNAL Net_103_split_1 : bit;
    ATTRIBUTE placement_force OF Net_103_split_1 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_103_split_2 : bit;
    ATTRIBUTE placement_force OF Net_103_split_2 : SIGNAL IS "U(0,3,A)0";
    SIGNAL Net_152 : bit;
    ATTRIBUTE placement_force OF Net_152 : SIGNAL IS "U(3,3,A)1";
    SIGNAL Net_2 : bit;
    SIGNAL Net_32 : bit;
    SIGNAL Net_37 : bit;
    SIGNAL Net_48 : bit;
    ATTRIBUTE placement_force OF Net_48 : SIGNAL IS "U(3,5,A)2";
    SIGNAL Net_51 : bit;
    SIGNAL Net_79 : bit;
    ATTRIBUTE placement_force OF Net_79 : SIGNAL IS "U(3,1,B)3";
    SIGNAL Net_79_split : bit;
    ATTRIBUTE placement_force OF Net_79_split : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_79_split_1 : bit;
    ATTRIBUTE placement_force OF Net_79_split_1 : SIGNAL IS "U(2,0,B)0";
    SIGNAL Net_79_split_2 : bit;
    ATTRIBUTE placement_force OF Net_79_split_2 : SIGNAL IS "U(3,0,B)0";
    SIGNAL Net_85 : bit;
    ATTRIBUTE placement_force OF Net_85 : SIGNAL IS "U(0,4,A)3";
    SIGNAL Net_85_split : bit;
    ATTRIBUTE placement_force OF Net_85_split : SIGNAL IS "U(0,5,A)0";
    SIGNAL Net_85_split_1 : bit;
    ATTRIBUTE placement_force OF Net_85_split_1 : SIGNAL IS "U(1,4,A)1";
    SIGNAL Net_85_split_2 : bit;
    ATTRIBUTE placement_force OF Net_85_split_2 : SIGNAL IS "U(0,4,B)0";
    SIGNAL Net_88 : bit;
    ATTRIBUTE placement_force OF Net_88 : SIGNAL IS "U(3,4,B)1";
    SIGNAL Net_88_split : bit;
    ATTRIBUTE placement_force OF Net_88_split : SIGNAL IS "U(3,3,B)2";
    SIGNAL Net_88_split_1 : bit;
    ATTRIBUTE placement_force OF Net_88_split_1 : SIGNAL IS "U(3,5,A)0";
    SIGNAL Net_88_split_2 : bit;
    ATTRIBUTE placement_force OF Net_88_split_2 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_91 : bit;
    ATTRIBUTE placement_force OF Net_91 : SIGNAL IS "U(0,4,A)2";
    SIGNAL Net_91_split : bit;
    ATTRIBUTE placement_force OF Net_91_split : SIGNAL IS "U(1,3,B)3";
    SIGNAL Net_91_split_1 : bit;
    ATTRIBUTE placement_force OF Net_91_split_1 : SIGNAL IS "U(1,4,B)1";
    SIGNAL Net_91_split_2 : bit;
    ATTRIBUTE placement_force OF Net_91_split_2 : SIGNAL IS "U(1,2,B)0";
    SIGNAL Net_94 : bit;
    ATTRIBUTE placement_force OF Net_94 : SIGNAL IS "U(3,4,B)2";
    SIGNAL Net_94_split : bit;
    ATTRIBUTE placement_force OF Net_94_split : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_94_split_1 : bit;
    ATTRIBUTE placement_force OF Net_94_split_1 : SIGNAL IS "U(2,3,A)0";
    SIGNAL Net_94_split_2 : bit;
    ATTRIBUTE placement_force OF Net_94_split_2 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_97 : bit;
    ATTRIBUTE placement_force OF Net_97 : SIGNAL IS "U(3,4,B)3";
    SIGNAL Net_97_split : bit;
    ATTRIBUTE placement_force OF Net_97_split : SIGNAL IS "U(2,4,B)1";
    SIGNAL Net_97_split_1 : bit;
    ATTRIBUTE placement_force OF Net_97_split_1 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_97_split_2 : bit;
    ATTRIBUTE placement_force OF Net_97_split_2 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Top_Clock : bit;
    ATTRIBUTE global_signal OF Top_Clock : SIGNAL IS true;
    SIGNAL Top_Clock_local : bit;
    SIGNAL \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \A_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_10\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \A_6:count_10_split\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_10_split\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \A_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_3\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \A_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_4\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \A_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_5\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \A_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_6\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \A_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_7\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \A_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_8\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \A_6:count_8_split\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_8_split\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \A_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \A_6:count_9\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \A_Sharp_6:count_0\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_0\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \A_Sharp_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_10\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \A_Sharp_6:count_10_split\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_10_split\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \A_Sharp_6:count_1\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_1\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \A_Sharp_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_2\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \A_Sharp_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_3\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \A_Sharp_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_4\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \A_Sharp_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_5\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \A_Sharp_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_6\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \A_Sharp_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_7\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \A_Sharp_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_8\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \A_Sharp_6:count_8_split\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_8_split\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \A_Sharp_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \A_Sharp_6:count_9\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \B_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_2\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \B_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_3\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \B_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_4\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \B_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \B_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_6\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \B_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_7\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \B_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_8\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \B_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \B_6:count_9\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \C_6:Net_42\ : bit;
    SIGNAL \C_6:Net_47\ : bit;
    SIGNAL \C_Sharp_6:Net_42\ : bit;
    SIGNAL \C_Sharp_6:Net_47\ : bit;
    SIGNAL \D_6:Net_42\ : bit;
    SIGNAL \D_6:Net_47\ : bit;
    SIGNAL \D_SHARP_6:Net_42\ : bit;
    SIGNAL \D_SHARP_6:Net_47\ : bit;
    SIGNAL \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \E_6:count_0\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_0\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \E_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_10\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \E_6:count_1\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_1\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \E_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_2\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \E_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_3\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \E_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_4\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \E_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_5\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \E_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_6\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \E_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_7\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \E_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_8\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \E_6:count_8_split\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_8_split\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \E_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_9\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \E_6:count_9_split\ : bit;
    ATTRIBUTE placement_force OF \E_6:count_9_split\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \F_6:count_0\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_0\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \F_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_10\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \F_6:count_1\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_1\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \F_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \F_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_3\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \F_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_4\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \F_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_5\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \F_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_6\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \F_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_7\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \F_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_8\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \F_6:count_8_split\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_8_split\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \F_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_9\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \F_6:count_9_split\ : bit;
    ATTRIBUTE placement_force OF \F_6:count_9_split\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \F_Sharp_6:count_0\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_0\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \F_Sharp_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_10\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \F_Sharp_6:count_10_split\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_10_split\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \F_Sharp_6:count_1\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_1\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \F_Sharp_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_2\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \F_Sharp_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_3\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \F_Sharp_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_4\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \F_Sharp_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_5\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \F_Sharp_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_6\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \F_Sharp_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_7\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \F_Sharp_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_8\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \F_Sharp_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_9\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \F_Sharp_6:count_9_split\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:count_9_split\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \F_Sharp_6:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \F_Sharp_6:not_last_reset\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \G_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_10\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \G_6:count_10_split\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_10_split\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \G_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_2\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \G_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_3\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \G_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_4\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \G_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_5\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \G_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_6\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \G_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_7\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \G_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_8\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \G_6:count_8_split\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_8_split\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \G_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \G_6:count_9\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \G_Sharp_6:count_10\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_10\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \G_Sharp_6:count_10_split\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_10_split\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \G_Sharp_6:count_2\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_2\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \G_Sharp_6:count_3\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_3\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \G_Sharp_6:count_4\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_4\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \G_Sharp_6:count_5\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_5\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \G_Sharp_6:count_6\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_6\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \G_Sharp_6:count_7\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_7\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \G_Sharp_6:count_8\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_8\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \G_Sharp_6:count_8_split\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_8_split\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \G_Sharp_6:count_9\ : bit;
    ATTRIBUTE placement_force OF \G_Sharp_6:count_9\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(1,0,B)1";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cydff_1 : bit;
    ATTRIBUTE placement_force OF cydff_1 : SIGNAL IS "U(0,1,B)1";
    SIGNAL cydff_4 : bit;
    ATTRIBUTE placement_force OF cydff_4 : SIGNAL IS "U(2,4,B)3";
    SIGNAL tmpOE__C2_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__C2_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    ATTRIBUTE lib_model OF Net_79_split_1 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_79_split_1 : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF C2(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF C2(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF C6(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF C6(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF C3(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF C3(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF CS5(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CS5(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF C4(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF C4(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF D_6_Out(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF D_6_Out(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF C5(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF C5(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF D_Sharp_6_Out(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF D_Sharp_6_Out(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF F_6_Out(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF F_6_Out(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF F_Sharp_6_Out(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF F_Sharp_6_Out(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF G_6_Out(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF G_6_Out(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF G_Sharp_6_Out(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF G_Sharp_6_Out(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF A_6_Out(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF A_6_Out(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF A_Sharp_6_Out(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF A_Sharp_6_Out(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF B_6_Out(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF B_6_Out(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF E_6_Out(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF E_6_Out(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF C1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF C1(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF CS6(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF CS6(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \E_6:count_8_split\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \E_6:count_8_split\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \E_6:count_9_split\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \E_6:count_9_split\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_103_split_2 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_103_split_2 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_103_split_1 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_103_split_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_103_split : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_103_split : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_8_split\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \A_Sharp_6:count_8_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_10_split\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \A_Sharp_6:count_10_split\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_97_split_2 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_97_split_2 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_97_split_1 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_97_split_1 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_97_split : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_97_split : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \A_6:count_8_split\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \A_6:count_8_split\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \A_6:count_10_split\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \A_6:count_10_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_94_split_2 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_94_split_2 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_94_split_1 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_94_split_1 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_94_split : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_94_split : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_8_split\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \G_Sharp_6:count_8_split\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_10_split\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \G_Sharp_6:count_10_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_91_split_2 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_91_split_2 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_91_split_1 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_91_split_1 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_91_split : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_91_split : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \G_6:count_8_split\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \G_6:count_8_split\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \G_6:count_10_split\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \G_6:count_10_split\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_88_split_2 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_88_split_2 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_88_split_1 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_88_split_1 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_88_split : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Net_88_split : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \F_6:count_8_split\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \F_6:count_8_split\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \F_6:count_9_split\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \F_6:count_9_split\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_79_split_2 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Net_79_split_2 : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \C_6:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \C_Sharp_6:CounterHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \D_6:CounterHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \D_SHARP_6:CounterHW\ : LABEL IS "F(Timer,3)";
    ATTRIBUTE lib_model OF C_4 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF C_4 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF C_0 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF C_0 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF C_5 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF C_5 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF C_3 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF C_3 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF C_2 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF C_2 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF C_1 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF C_1 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF cydff_4 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF cydff_4 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_48 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Net_48 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:not_last_reset\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \F_Sharp_6:not_last_reset\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_85 : LABEL IS "macrocell48";
    ATTRIBUTE Location OF Net_85 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_10\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \F_Sharp_6:count_10\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_9\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \F_Sharp_6:count_9\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_8\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \F_Sharp_6:count_8\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_7\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \F_Sharp_6:count_7\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_6\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \F_Sharp_6:count_6\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_5\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \F_Sharp_6:count_5\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_4\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \F_Sharp_6:count_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_3\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \F_Sharp_6:count_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_2\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \F_Sharp_6:count_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_1\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \F_Sharp_6:count_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_0\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \F_Sharp_6:count_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_79 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF Net_79 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_85_split : LABEL IS "macrocell61";
    ATTRIBUTE Location OF Net_85_split : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \F_6:count_10\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \F_6:count_10\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \F_6:count_9\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \F_6:count_9\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \F_6:count_8\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \F_6:count_8\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \F_6:count_7\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \F_6:count_7\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \F_6:count_6\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \F_6:count_6\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \F_6:count_5\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \F_6:count_5\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \F_6:count_4\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \F_6:count_4\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \F_6:count_3\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \F_6:count_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \F_6:count_2\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \F_6:count_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \F_6:count_1\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \F_6:count_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \F_6:count_0\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \F_6:count_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_85_split_1 : LABEL IS "macrocell73";
    ATTRIBUTE Location OF Net_85_split_1 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_88 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF Net_88 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \G_6:count_10\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \G_6:count_10\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \G_6:count_9\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \G_6:count_9\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \G_6:count_8\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \G_6:count_8\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \G_6:count_7\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \G_6:count_7\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \G_6:count_6\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \G_6:count_6\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \G_6:count_5\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \G_6:count_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \G_6:count_4\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \G_6:count_4\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \G_6:count_3\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \G_6:count_3\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \G_6:count_2\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \G_6:count_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_85_split_2 : LABEL IS "macrocell84";
    ATTRIBUTE Location OF Net_85_split_2 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_91 : LABEL IS "macrocell85";
    ATTRIBUTE Location OF Net_91 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_10\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \G_Sharp_6:count_10\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_9\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \G_Sharp_6:count_9\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_8\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \G_Sharp_6:count_8\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_7\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \G_Sharp_6:count_7\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_6\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \G_Sharp_6:count_6\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_5\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \G_Sharp_6:count_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_4\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \G_Sharp_6:count_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_3\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \G_Sharp_6:count_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \G_Sharp_6:count_2\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \G_Sharp_6:count_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_10_split\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \F_Sharp_6:count_10_split\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_94 : LABEL IS "macrocell96";
    ATTRIBUTE Location OF Net_94 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \A_6:count_10\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \A_6:count_10\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \A_6:count_9\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \A_6:count_9\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \A_6:count_8\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \A_6:count_8\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \A_6:count_7\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \A_6:count_7\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \A_6:count_6\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \A_6:count_6\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \A_6:count_5\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \A_6:count_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \A_6:count_4\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \A_6:count_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \A_6:count_3\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \A_6:count_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \F_Sharp_6:count_9_split\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \F_Sharp_6:count_9_split\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_97 : LABEL IS "macrocell106";
    ATTRIBUTE Location OF Net_97 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_10\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \A_Sharp_6:count_10\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_9\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \A_Sharp_6:count_9\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_8\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \A_Sharp_6:count_8\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_7\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \A_Sharp_6:count_7\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_6\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \A_Sharp_6:count_6\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_5\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \A_Sharp_6:count_5\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_4\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \A_Sharp_6:count_4\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_3\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \A_Sharp_6:count_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_2\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \A_Sharp_6:count_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_1\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \A_Sharp_6:count_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \A_Sharp_6:count_0\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \A_Sharp_6:count_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_100 : LABEL IS "macrocell118";
    ATTRIBUTE Location OF Net_100 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \B_6:count_9\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \B_6:count_9\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \B_6:count_8\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \B_6:count_8\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \B_6:count_7\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \B_6:count_7\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \B_6:count_6\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \B_6:count_6\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \B_6:count_5\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \B_6:count_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \B_6:count_4\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \B_6:count_4\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \B_6:count_3\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \B_6:count_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \B_6:count_2\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \B_6:count_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_79_split : LABEL IS "macrocell127";
    ATTRIBUTE Location OF Net_79_split : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_103 : LABEL IS "macrocell128";
    ATTRIBUTE Location OF Net_103 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \E_6:count_10\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \E_6:count_10\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \E_6:count_9\ : LABEL IS "macrocell130";
    ATTRIBUTE Location OF \E_6:count_9\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \E_6:count_8\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \E_6:count_8\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \E_6:count_7\ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF \E_6:count_7\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \E_6:count_6\ : LABEL IS "macrocell133";
    ATTRIBUTE Location OF \E_6:count_6\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \E_6:count_5\ : LABEL IS "macrocell134";
    ATTRIBUTE Location OF \E_6:count_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \E_6:count_4\ : LABEL IS "macrocell135";
    ATTRIBUTE Location OF \E_6:count_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \E_6:count_3\ : LABEL IS "macrocell136";
    ATTRIBUTE Location OF \E_6:count_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \E_6:count_2\ : LABEL IS "macrocell137";
    ATTRIBUTE Location OF \E_6:count_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \E_6:count_1\ : LABEL IS "macrocell138";
    ATTRIBUTE Location OF \E_6:count_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \E_6:count_0\ : LABEL IS "macrocell139";
    ATTRIBUTE Location OF \E_6:count_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF cydff_1 : LABEL IS "macrocell140";
    ATTRIBUTE Location OF cydff_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_152 : LABEL IS "macrocell141";
    ATTRIBUTE Location OF Net_152 : LABEL IS "U(3,3)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Net_79_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8 * main_9 * main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_79_split_1,
            main_0 => Net_79,
            main_1 => \F_6:count_10\,
            main_2 => \F_6:count_9\,
            main_3 => \F_6:count_8\,
            main_4 => \F_6:count_7\,
            main_5 => \F_6:count_6\,
            main_6 => \F_6:count_5\,
            main_7 => \F_6:count_4\,
            main_8 => \F_6:count_3\,
            main_9 => \F_6:count_2\,
            main_10 => \F_6:count_1\,
            main_11 => \F_6:count_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Top_Clock,
            dclk_0 => Top_Clock_local,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    C2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "efdae7a8-badd-48af-80d8-44ca9e3ad679",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    C2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "C2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => C2(0)__PA,
            oe => open,
            pin_input => C_4,
            pad_out => C2(0)_PAD,
            pad_in => C2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    C6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    C6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "C6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => C6(0)__PA,
            oe => open,
            pin_input => C_0,
            pad_out => C6(0)_PAD,
            pad_in => C6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    C3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d513805-e044-4f20-9fab-fbc510ade47d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    C3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "C3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => C3(0)__PA,
            oe => open,
            pin_input => C_3,
            pad_out => C3(0)_PAD,
            pad_in => C3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "47526018-cfbc-409b-8050-f0151ff1283e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS5(0)__PA,
            oe => open,
            pin_input => Net_152,
            pad_out => CS5(0)_PAD,
            pad_in => CS5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    C4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "078c4848-3b74-48ff-8843-81e6403d83f2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    C4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "C4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => C4(0)__PA,
            oe => open,
            pin_input => C_2,
            pad_out => C4(0)_PAD,
            pad_in => C4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "45d2ec8b-f92c-4ffa-9feb-e7d908851bc8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => D_6_Out(0)__PA,
            oe => open,
            pin_input => Net_48,
            pad_out => D_6_Out(0)_PAD,
            pad_in => D_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    C5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fa3bc9bd-a3f8-4471-99ee-c9d402c32566",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    C5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "C5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => C5(0)__PA,
            oe => open,
            pin_input => C_1,
            pad_out => C5(0)_PAD,
            pad_in => C5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D_Sharp_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9696679d-6f82-432c-96eb-223bf900bcab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D_Sharp_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D_Sharp_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => D_Sharp_6_Out(0)__PA,
            oe => open,
            pin_input => cydff_4,
            pad_out => D_Sharp_6_Out(0)_PAD,
            pad_in => D_Sharp_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    F_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "697e49fe-896d-492b-80cc-e35361f621f1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    F_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "F_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => F_6_Out(0)__PA,
            oe => open,
            pin_input => Net_79,
            pad_out => F_6_Out(0)_PAD,
            pad_in => F_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    F_Sharp_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "41e750f8-d7a6-4dda-b503-b1bcce26753f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    F_Sharp_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "F_Sharp_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => F_Sharp_6_Out(0)__PA,
            oe => open,
            pin_input => Net_85,
            pad_out => F_Sharp_6_Out(0)_PAD,
            pad_in => F_Sharp_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    G_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7d4c0d3b-cf07-4d9d-a628-3051634f2ad2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    G_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "G_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => G_6_Out(0)__PA,
            oe => open,
            pin_input => Net_88,
            pad_out => G_6_Out(0)_PAD,
            pad_in => G_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    G_Sharp_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "67bda3b3-3987-4733-99ab-aa268be0cefc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    G_Sharp_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "G_Sharp_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => G_Sharp_6_Out(0)__PA,
            oe => open,
            pin_input => Net_91,
            pad_out => G_Sharp_6_Out(0)_PAD,
            pad_in => G_Sharp_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bdfef2dd-e0df-4a23-a30b-8df586691b17",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => A_6_Out(0)__PA,
            oe => open,
            pin_input => Net_94,
            pad_out => A_6_Out(0)_PAD,
            pad_in => A_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A_Sharp_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0545ab82-c96f-44e1-87df-3d285a7acdc3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A_Sharp_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A_Sharp_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => A_Sharp_6_Out(0)__PA,
            oe => open,
            pin_input => Net_97,
            pad_out => A_Sharp_6_Out(0)_PAD,
            pad_in => A_Sharp_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    B_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "85b9b8e1-47d0-4baa-ae6b-b09bd500b4c5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => B_6_Out(0)__PA,
            oe => open,
            pin_input => Net_100,
            pad_out => B_6_Out(0)_PAD,
            pad_in => B_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    E_6_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "63915d7f-c1aa-4bba-a15b-ae516bb78b1e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    E_6_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "E_6_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => E_6_Out(0)__PA,
            oe => open,
            pin_input => Net_103,
            pad_out => E_6_Out(0)_PAD,
            pad_in => E_6_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    C1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "40c2f7c5-5247-49a1-9fa4-92eed786ff76",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    C1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "C1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => C1(0)__PA,
            oe => open,
            pin_input => C_5,
            pad_out => C1(0)_PAD,
            pad_in => C1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CS6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "95935107-f76c-45cb-ab34-77a47a995d21",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CS6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CS6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CS6(0)__PA,
            oe => open,
            pin_input => cydff_1,
            pad_out => CS6(0)_PAD,
            pad_in => CS6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \F_Sharp_6:count_7\,
            main_1 => \F_Sharp_6:count_6\,
            main_2 => \F_Sharp_6:count_5\,
            main_3 => \F_Sharp_6:count_4\,
            main_4 => \F_Sharp_6:count_3\,
            main_5 => \F_Sharp_6:count_2\,
            main_6 => \F_Sharp_6:count_1\,
            main_7 => \F_Sharp_6:count_0\);

    \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \F_6:count_7\,
            main_1 => \F_6:count_6\,
            main_2 => \F_6:count_5\,
            main_3 => \F_6:count_4\,
            main_4 => \F_6:count_3\,
            main_5 => \F_6:count_2\,
            main_6 => \F_6:count_1\,
            main_7 => \F_6:count_0\);

    \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => \G_6:count_7\,
            main_3 => \G_6:count_6\,
            main_4 => \G_6:count_5\,
            main_5 => \G_6:count_4\,
            main_6 => \G_6:count_3\,
            main_7 => \G_6:count_2\);

    \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => \G_Sharp_6:count_7\,
            main_3 => \G_Sharp_6:count_6\,
            main_4 => \G_Sharp_6:count_5\,
            main_5 => \G_Sharp_6:count_4\,
            main_6 => \G_Sharp_6:count_3\,
            main_7 => \G_Sharp_6:count_2\);

    \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \F_6:count_2\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \A_6:count_7\,
            main_4 => \A_6:count_6\,
            main_5 => \A_6:count_5\,
            main_6 => \A_6:count_4\,
            main_7 => \A_6:count_3\);

    \E_6:count_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_8_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \E_6:count_9_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6 * main_7 * main_8 * !main_9 * !main_10) + (!main_2) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_9_split\,
            main_0 => \E_6:count_10\,
            main_1 => \E_6:count_9\,
            main_2 => \E_6:count_8\,
            main_3 => \E_6:count_7\,
            main_4 => \E_6:count_6\,
            main_5 => \E_6:count_5\,
            main_6 => \E_6:count_4\,
            main_7 => \E_6:count_3\,
            main_8 => \E_6:count_2\,
            main_9 => \E_6:count_1\,
            main_10 => \E_6:count_0\,
            main_11 => \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_103_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_103_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => Net_103,
            main_2 => \E_6:count_8\,
            main_3 => \E_6:count_7\,
            main_4 => \E_6:count_6\,
            main_5 => \E_6:count_5\,
            main_6 => \E_6:count_4\,
            main_7 => \E_6:count_3\,
            main_8 => \E_6:count_2\,
            main_9 => \E_6:count_1\,
            main_10 => \E_6:count_0\,
            main_11 => Net_103_split);

    Net_103_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_103_split_1,
            main_0 => Net_103,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \A_Sharp_6:count_7\,
            main_1 => \A_Sharp_6:count_6\,
            main_2 => \A_Sharp_6:count_5\,
            main_3 => \A_Sharp_6:count_4\,
            main_4 => \A_Sharp_6:count_3\,
            main_5 => \A_Sharp_6:count_2\,
            main_6 => \A_Sharp_6:count_1\,
            main_7 => \A_Sharp_6:count_0\);

    Net_103_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_103_split,
            main_0 => \E_6:count_10\,
            main_1 => \E_6:count_9\);

    \A_Sharp_6:count_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_8_split\,
            main_0 => \A_Sharp_6:count_10\,
            main_1 => \A_Sharp_6:count_9\,
            main_2 => \A_Sharp_6:count_8\,
            main_3 => \A_Sharp_6:count_7\,
            main_4 => \A_Sharp_6:count_6\,
            main_5 => \A_Sharp_6:count_5\,
            main_6 => \A_Sharp_6:count_4\,
            main_7 => \A_Sharp_6:count_3\,
            main_8 => \A_Sharp_6:count_2\,
            main_9 => \A_Sharp_6:count_1\,
            main_10 => \A_Sharp_6:count_0\,
            main_11 => \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \A_Sharp_6:count_10_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_10_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_10\,
            main_2 => \A_Sharp_6:count_9\,
            main_3 => \A_Sharp_6:count_8\,
            main_4 => \A_Sharp_6:count_7\,
            main_5 => \A_Sharp_6:count_6\,
            main_6 => \A_Sharp_6:count_5\,
            main_7 => \A_Sharp_6:count_4\,
            main_8 => \A_Sharp_6:count_3\,
            main_9 => \A_Sharp_6:count_2\,
            main_10 => \A_Sharp_6:count_1\,
            main_11 => \A_Sharp_6:count_0\);

    Net_97_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_97_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => Net_97,
            main_2 => \A_Sharp_6:count_8\,
            main_3 => \A_Sharp_6:count_7\,
            main_4 => \A_Sharp_6:count_6\,
            main_5 => \A_Sharp_6:count_5\,
            main_6 => \A_Sharp_6:count_4\,
            main_7 => \A_Sharp_6:count_3\,
            main_8 => \A_Sharp_6:count_2\,
            main_9 => \A_Sharp_6:count_1\,
            main_10 => \A_Sharp_6:count_0\,
            main_11 => Net_97_split);

    Net_97_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_97_split_1,
            main_0 => Net_97,
            main_1 => \A_Sharp_6:count_10\,
            main_2 => \A_Sharp_6:count_9\,
            main_3 => \A_Sharp_6:count_8\,
            main_4 => \A_Sharp_6:count_7\,
            main_5 => \A_Sharp_6:count_6\,
            main_6 => \A_Sharp_6:count_5\,
            main_7 => \A_Sharp_6:count_4\,
            main_8 => \A_Sharp_6:count_3\,
            main_9 => \A_Sharp_6:count_2\,
            main_10 => \A_Sharp_6:count_1\,
            main_11 => \A_Sharp_6:count_0\);

    Net_97_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_97_split,
            main_0 => \A_Sharp_6:count_10\,
            main_1 => \A_Sharp_6:count_9\);

    \A_6:count_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_8_split\,
            main_0 => \F_6:count_2\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \A_6:count_10\,
            main_4 => \A_6:count_9\,
            main_5 => \A_6:count_8\,
            main_6 => \A_6:count_7\,
            main_7 => \A_6:count_6\,
            main_8 => \A_6:count_5\,
            main_9 => \A_6:count_4\,
            main_10 => \A_6:count_3\,
            main_11 => \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \A_6:count_10_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_10_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\,
            main_4 => \A_6:count_10\,
            main_5 => \A_6:count_9\,
            main_6 => \A_6:count_8\,
            main_7 => \A_6:count_7\,
            main_8 => \A_6:count_6\,
            main_9 => \A_6:count_5\,
            main_10 => \A_6:count_4\,
            main_11 => \A_6:count_3\);

    Net_94_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_94_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\,
            main_4 => Net_94,
            main_5 => \A_6:count_8\,
            main_6 => \A_6:count_7\,
            main_7 => \A_6:count_6\,
            main_8 => \A_6:count_5\,
            main_9 => \A_6:count_4\,
            main_10 => \A_6:count_3\,
            main_11 => Net_94_split);

    Net_94_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_94_split_1,
            main_0 => \F_6:count_2\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => Net_94,
            main_4 => \A_6:count_10\,
            main_5 => \A_6:count_9\,
            main_6 => \A_6:count_8\,
            main_7 => \A_6:count_7\,
            main_8 => \A_6:count_6\,
            main_9 => \A_6:count_5\,
            main_10 => \A_6:count_4\,
            main_11 => \A_6:count_3\);

    Net_94_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_94_split,
            main_0 => \A_6:count_10\,
            main_1 => \A_6:count_9\);

    \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => \B_6:count_7\,
            main_3 => \B_6:count_6\,
            main_4 => \B_6:count_5\,
            main_5 => \B_6:count_4\,
            main_6 => \B_6:count_3\,
            main_7 => \B_6:count_2\);

    \G_Sharp_6:count_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8 * !main_9 * !main_10) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_8_split\,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => \G_Sharp_6:count_10\,
            main_3 => \G_Sharp_6:count_9\,
            main_4 => \G_Sharp_6:count_8\,
            main_5 => \G_Sharp_6:count_7\,
            main_6 => \G_Sharp_6:count_6\,
            main_7 => \G_Sharp_6:count_5\,
            main_8 => \G_Sharp_6:count_4\,
            main_9 => \G_Sharp_6:count_3\,
            main_10 => \G_Sharp_6:count_2\,
            main_11 => \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \G_Sharp_6:count_10_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_10_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_10\,
            main_4 => \G_Sharp_6:count_9\,
            main_5 => \G_Sharp_6:count_8\,
            main_6 => \G_Sharp_6:count_7\,
            main_7 => \G_Sharp_6:count_6\,
            main_8 => \G_Sharp_6:count_5\,
            main_9 => \G_Sharp_6:count_4\,
            main_10 => \G_Sharp_6:count_3\,
            main_11 => \G_Sharp_6:count_2\);

    Net_91_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_91_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => Net_91,
            main_4 => \G_Sharp_6:count_8\,
            main_5 => \G_Sharp_6:count_7\,
            main_6 => \G_Sharp_6:count_6\,
            main_7 => \G_Sharp_6:count_5\,
            main_8 => \G_Sharp_6:count_4\,
            main_9 => \G_Sharp_6:count_3\,
            main_10 => \G_Sharp_6:count_2\,
            main_11 => Net_91_split);

    Net_91_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_91_split_1,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => Net_91,
            main_3 => \G_Sharp_6:count_10\,
            main_4 => \G_Sharp_6:count_9\,
            main_5 => \G_Sharp_6:count_8\,
            main_6 => \G_Sharp_6:count_7\,
            main_7 => \G_Sharp_6:count_6\,
            main_8 => \G_Sharp_6:count_5\,
            main_9 => \G_Sharp_6:count_4\,
            main_10 => \G_Sharp_6:count_3\,
            main_11 => \G_Sharp_6:count_2\);

    Net_91_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_91_split,
            main_0 => \G_Sharp_6:count_10\,
            main_1 => \G_Sharp_6:count_9\);

    \G_6:count_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7 * main_8 * main_9 * !main_10) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_8_split\,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => \G_6:count_10\,
            main_3 => \G_6:count_9\,
            main_4 => \G_6:count_8\,
            main_5 => \G_6:count_7\,
            main_6 => \G_6:count_6\,
            main_7 => \G_6:count_5\,
            main_8 => \G_6:count_4\,
            main_9 => \G_6:count_3\,
            main_10 => \G_6:count_2\,
            main_11 => \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \G_6:count_10_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_10_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    Net_88_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_88_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => Net_88,
            main_4 => \G_6:count_8\,
            main_5 => \G_6:count_7\,
            main_6 => \G_6:count_6\,
            main_7 => \G_6:count_5\,
            main_8 => \G_6:count_4\,
            main_9 => \G_6:count_3\,
            main_10 => \G_6:count_2\,
            main_11 => Net_88_split);

    Net_88_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_88_split_1,
            main_0 => \F_6:count_1\,
            main_1 => \F_6:count_0\,
            main_2 => Net_88,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    Net_88_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_88_split,
            main_0 => \G_6:count_10\,
            main_1 => \G_6:count_9\);

    \F_6:count_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8 * main_9 * main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_8_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_10\,
            main_2 => \F_6:count_9\,
            main_3 => \F_6:count_8\,
            main_4 => \F_6:count_7\,
            main_5 => \F_6:count_6\,
            main_6 => \F_6:count_5\,
            main_7 => \F_6:count_4\,
            main_8 => \F_6:count_3\,
            main_9 => \F_6:count_2\,
            main_10 => \F_6:count_1\,
            main_11 => \F_6:count_0\);

    \F_6:count_9_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * main_10) + (!main_2) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_9_split\,
            main_0 => \F_6:count_10\,
            main_1 => \F_6:count_9\,
            main_2 => \F_6:count_8\,
            main_3 => \F_6:count_7\,
            main_4 => \F_6:count_6\,
            main_5 => \F_6:count_5\,
            main_6 => \F_6:count_4\,
            main_7 => \F_6:count_3\,
            main_8 => \F_6:count_2\,
            main_9 => \F_6:count_1\,
            main_10 => \F_6:count_0\,
            main_11 => \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \E_6:count_7\,
            main_1 => \E_6:count_6\,
            main_2 => \E_6:count_5\,
            main_3 => \E_6:count_4\,
            main_4 => \E_6:count_3\,
            main_5 => \E_6:count_2\,
            main_6 => \E_6:count_1\,
            main_7 => \E_6:count_0\);

    Net_79_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8 * main_9 * main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_79_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => Net_79,
            main_2 => \F_6:count_8\,
            main_3 => \F_6:count_7\,
            main_4 => \F_6:count_6\,
            main_5 => \F_6:count_5\,
            main_6 => \F_6:count_4\,
            main_7 => \F_6:count_3\,
            main_8 => \F_6:count_2\,
            main_9 => \F_6:count_1\,
            main_10 => \F_6:count_0\,
            main_11 => Net_79_split);

    \C_6:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_2,
            cmp => \C_6:Net_47\,
            irq => \C_6:Net_42\);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \C_Sharp_6:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_32,
            cmp => \C_Sharp_6:Net_47\,
            irq => \C_Sharp_6:Net_42\);

    \D_6:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_37,
            cmp => \D_6:Net_47\,
            irq => \D_6:Net_42\);

    \D_SHARP_6:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_51,
            cmp => \D_SHARP_6:Net_47\,
            irq => \D_SHARP_6:Net_42\);

    C_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => C_4,
            clk_en => open,
            clock_0 => Net_2,
            main_0 => C_0,
            main_1 => C_3,
            main_2 => C_2,
            main_3 => C_1);

    C_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => C_0,
            clk_en => open,
            clock_0 => Net_2);

    C_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => C_5,
            clk_en => open,
            clock_0 => Net_2,
            main_0 => C_4,
            main_1 => C_0,
            main_2 => C_3,
            main_3 => C_2,
            main_4 => C_1);

    C_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => C_3,
            clk_en => open,
            clock_0 => Net_2,
            main_0 => C_0,
            main_1 => C_2,
            main_2 => C_1);

    C_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => C_2,
            clk_en => open,
            clock_0 => Net_2,
            main_0 => C_0,
            main_1 => C_1);

    C_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => C_1,
            clk_en => open,
            clock_0 => Net_2,
            main_0 => C_0);

    cydff_4:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_4,
            clk_en => open,
            clock_0 => Net_51);

    Net_48:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_48,
            clk_en => open,
            clock_0 => Net_37);

    \F_Sharp_6:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:not_last_reset\,
            clock_0 => Top_Clock);

    Net_85:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_85,
            clock_0 => Top_Clock,
            main_0 => Net_85_split_1,
            main_1 => Net_85_split_2);

    \F_Sharp_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_9\,
            main_2 => \F_Sharp_6:count_8\,
            main_3 => \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \F_Sharp_6:count_10_split\);

    \F_Sharp_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_9_split\);

    \F_Sharp_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_2 => \F_Sharp_6:count_10_split\);

    \F_Sharp_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_6\,
            main_2 => \F_Sharp_6:count_5\,
            main_3 => \F_Sharp_6:count_4\,
            main_4 => \F_Sharp_6:count_3\,
            main_5 => \F_Sharp_6:count_2\,
            main_6 => \F_Sharp_6:count_1\,
            main_7 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10 * !main_11) + (main_0 * main_6 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_10\,
            main_2 => \F_Sharp_6:count_9\,
            main_3 => \F_Sharp_6:count_8\,
            main_4 => \F_Sharp_6:count_7\,
            main_5 => \F_Sharp_6:count_6\,
            main_6 => \F_Sharp_6:count_5\,
            main_7 => \F_Sharp_6:count_4\,
            main_8 => \F_Sharp_6:count_3\,
            main_9 => \F_Sharp_6:count_2\,
            main_10 => \F_Sharp_6:count_1\,
            main_11 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_4\,
            main_2 => \F_Sharp_6:count_3\,
            main_3 => \F_Sharp_6:count_2\,
            main_4 => \F_Sharp_6:count_1\,
            main_5 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_3\,
            main_2 => \F_Sharp_6:count_2\,
            main_3 => \F_Sharp_6:count_1\,
            main_4 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_2\,
            main_2 => \F_Sharp_6:count_1\,
            main_3 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10) + (main_0 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_10\,
            main_2 => \F_Sharp_6:count_9\,
            main_3 => \F_Sharp_6:count_8\,
            main_4 => \F_Sharp_6:count_7\,
            main_5 => \F_Sharp_6:count_6\,
            main_6 => \F_Sharp_6:count_5\,
            main_7 => \F_Sharp_6:count_4\,
            main_8 => \F_Sharp_6:count_3\,
            main_9 => \F_Sharp_6:count_2\,
            main_10 => \F_Sharp_6:count_1\,
            main_11 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10) + (main_0 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_1\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_10\,
            main_2 => \F_Sharp_6:count_9\,
            main_3 => \F_Sharp_6:count_8\,
            main_4 => \F_Sharp_6:count_7\,
            main_5 => \F_Sharp_6:count_6\,
            main_6 => \F_Sharp_6:count_5\,
            main_7 => \F_Sharp_6:count_4\,
            main_8 => \F_Sharp_6:count_3\,
            main_9 => \F_Sharp_6:count_2\,
            main_10 => \F_Sharp_6:count_1\,
            main_11 => \F_Sharp_6:count_0\);

    \F_Sharp_6:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_0\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_10\,
            main_2 => \F_Sharp_6:count_9\,
            main_3 => \F_Sharp_6:count_8\,
            main_4 => \F_Sharp_6:count_7\,
            main_5 => \F_Sharp_6:count_6\,
            main_6 => \F_Sharp_6:count_5\,
            main_7 => \F_Sharp_6:count_4\,
            main_8 => \F_Sharp_6:count_3\,
            main_9 => \F_Sharp_6:count_2\,
            main_10 => \F_Sharp_6:count_1\,
            main_11 => \F_Sharp_6:count_0\);

    Net_79:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_79,
            clock_0 => Top_Clock,
            main_0 => Net_79_split_1,
            main_1 => Net_79_split_2);

    Net_85_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_85_split,
            main_0 => \F_Sharp_6:count_10\,
            main_1 => \F_Sharp_6:count_9\);

    \F_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_9\,
            main_2 => \F_6:count_8\,
            main_3 => \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \F_6:count_8_split\);

    \F_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_9_split\);

    \F_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_2 => \F_6:count_8_split\);

    \F_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8 * main_9 * main_10 * main_11) + (main_0 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_10\,
            main_2 => \F_6:count_9\,
            main_3 => \F_6:count_8\,
            main_4 => \F_6:count_7\,
            main_5 => \F_6:count_6\,
            main_6 => \F_6:count_5\,
            main_7 => \F_6:count_4\,
            main_8 => \F_6:count_3\,
            main_9 => \F_6:count_2\,
            main_10 => \F_6:count_1\,
            main_11 => \F_6:count_0\);

    \F_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_5\,
            main_2 => \F_6:count_4\,
            main_3 => \F_6:count_3\,
            main_4 => \F_6:count_2\,
            main_5 => \F_6:count_1\,
            main_6 => \F_6:count_0\);

    \F_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_4\,
            main_2 => \F_6:count_3\,
            main_3 => \F_6:count_2\,
            main_4 => \F_6:count_1\,
            main_5 => \F_6:count_0\);

    \F_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7 * main_9 * main_10 * main_11) + (main_0 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_10\,
            main_2 => \F_6:count_9\,
            main_3 => \F_6:count_8\,
            main_4 => \F_6:count_7\,
            main_5 => \F_6:count_6\,
            main_6 => \F_6:count_5\,
            main_7 => \F_6:count_4\,
            main_8 => \F_6:count_3\,
            main_9 => \F_6:count_2\,
            main_10 => \F_6:count_1\,
            main_11 => \F_6:count_0\);

    \F_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8) + (!main_9) + (!main_10) + (!main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_10\,
            main_2 => \F_6:count_9\,
            main_3 => \F_6:count_8\,
            main_4 => \F_6:count_7\,
            main_5 => \F_6:count_6\,
            main_6 => \F_6:count_5\,
            main_7 => \F_6:count_4\,
            main_8 => \F_6:count_3\,
            main_9 => \F_6:count_2\,
            main_10 => \F_6:count_1\,
            main_11 => \F_6:count_0\);

    \F_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\);

    \F_6:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_1\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_0\);

    \F_6:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \F_6:count_0\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\);

    Net_85_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_85_split_1,
            main_0 => Net_85,
            main_1 => \F_Sharp_6:count_10\,
            main_2 => \F_Sharp_6:count_9\,
            main_3 => \F_Sharp_6:count_8\,
            main_4 => \F_Sharp_6:count_7\,
            main_5 => \F_Sharp_6:count_6\,
            main_6 => \F_Sharp_6:count_5\,
            main_7 => \F_Sharp_6:count_4\,
            main_8 => \F_Sharp_6:count_3\,
            main_9 => \F_Sharp_6:count_2\,
            main_10 => \F_Sharp_6:count_1\,
            main_11 => \F_Sharp_6:count_0\);

    Net_88:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_88,
            clock_0 => Top_Clock,
            main_0 => Net_88_split_1,
            main_1 => Net_88_split_2);

    \G_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \G_6:count_9\,
            main_2 => \G_6:count_8\,
            main_3 => \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \G_6:count_10_split\);

    \G_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \G_6:count_8\,
            main_2 => \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \G_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \G_6:count_8_split\);

    \G_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10) + (main_0 * main_1 * main_2 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    \G_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10) + (main_0 * main_1 * main_2 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    \G_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10) + (main_0 * main_1 * main_2 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    \G_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10) + (main_0 * main_1 * main_2 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    \G_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10) + (main_0 * main_1 * main_2 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    \G_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1) + (!main_2) + (main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_6:count_10\,
            main_4 => \G_6:count_9\,
            main_5 => \G_6:count_8\,
            main_6 => \G_6:count_7\,
            main_7 => \G_6:count_6\,
            main_8 => \G_6:count_5\,
            main_9 => \G_6:count_4\,
            main_10 => \G_6:count_3\,
            main_11 => \G_6:count_2\);

    Net_85_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_85_split_2,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => Net_85,
            main_2 => \F_Sharp_6:count_8\,
            main_3 => \F_Sharp_6:count_7\,
            main_4 => \F_Sharp_6:count_6\,
            main_5 => \F_Sharp_6:count_5\,
            main_6 => \F_Sharp_6:count_4\,
            main_7 => \F_Sharp_6:count_3\,
            main_8 => \F_Sharp_6:count_2\,
            main_9 => \F_Sharp_6:count_1\,
            main_10 => \F_Sharp_6:count_0\,
            main_11 => Net_85_split);

    Net_91:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_91,
            clock_0 => Top_Clock,
            main_0 => Net_91_split_1,
            main_1 => Net_91_split_2);

    \G_Sharp_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \G_Sharp_6:count_9\,
            main_2 => \G_Sharp_6:count_8\,
            main_3 => \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \G_Sharp_6:count_10_split\);

    \G_Sharp_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \G_Sharp_6:count_8\,
            main_2 => \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \G_Sharp_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \G_Sharp_6:count_8_split\);

    \G_Sharp_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_1 * main_2 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_10\,
            main_4 => \G_Sharp_6:count_9\,
            main_5 => \G_Sharp_6:count_8\,
            main_6 => \G_Sharp_6:count_7\,
            main_7 => \G_Sharp_6:count_6\,
            main_8 => \G_Sharp_6:count_5\,
            main_9 => \G_Sharp_6:count_4\,
            main_10 => \G_Sharp_6:count_3\,
            main_11 => \G_Sharp_6:count_2\);

    \G_Sharp_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_5\,
            main_4 => \G_Sharp_6:count_4\,
            main_5 => \G_Sharp_6:count_3\,
            main_6 => \G_Sharp_6:count_2\);

    \G_Sharp_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_1 * main_2 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_10\,
            main_4 => \G_Sharp_6:count_9\,
            main_5 => \G_Sharp_6:count_8\,
            main_6 => \G_Sharp_6:count_7\,
            main_7 => \G_Sharp_6:count_6\,
            main_8 => \G_Sharp_6:count_5\,
            main_9 => \G_Sharp_6:count_4\,
            main_10 => \G_Sharp_6:count_3\,
            main_11 => \G_Sharp_6:count_2\);

    \G_Sharp_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_1 * main_2 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_10\,
            main_4 => \G_Sharp_6:count_9\,
            main_5 => \G_Sharp_6:count_8\,
            main_6 => \G_Sharp_6:count_7\,
            main_7 => \G_Sharp_6:count_6\,
            main_8 => \G_Sharp_6:count_5\,
            main_9 => \G_Sharp_6:count_4\,
            main_10 => \G_Sharp_6:count_3\,
            main_11 => \G_Sharp_6:count_2\);

    \G_Sharp_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_2\);

    \G_Sharp_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1) + (!main_2) + (main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \G_Sharp_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \G_Sharp_6:count_10\,
            main_4 => \G_Sharp_6:count_9\,
            main_5 => \G_Sharp_6:count_8\,
            main_6 => \G_Sharp_6:count_7\,
            main_7 => \G_Sharp_6:count_6\,
            main_8 => \G_Sharp_6:count_5\,
            main_9 => \G_Sharp_6:count_4\,
            main_10 => \G_Sharp_6:count_3\,
            main_11 => \G_Sharp_6:count_2\);

    \F_Sharp_6:count_10_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7 * !main_8 * main_9 * main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_10_split\,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_Sharp_6:count_10\,
            main_2 => \F_Sharp_6:count_9\,
            main_3 => \F_Sharp_6:count_8\,
            main_4 => \F_Sharp_6:count_7\,
            main_5 => \F_Sharp_6:count_6\,
            main_6 => \F_Sharp_6:count_5\,
            main_7 => \F_Sharp_6:count_4\,
            main_8 => \F_Sharp_6:count_3\,
            main_9 => \F_Sharp_6:count_2\,
            main_10 => \F_Sharp_6:count_1\,
            main_11 => \F_Sharp_6:count_0\);

    Net_94:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_94,
            clock_0 => Top_Clock,
            main_0 => Net_94_split_1,
            main_1 => Net_94_split_2);

    \A_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_6:count_9\,
            main_2 => \A_6:count_8\,
            main_3 => \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \A_6:count_10_split\);

    \A_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_6:count_8\,
            main_2 => \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \A_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_6:count_8_split\);

    \A_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\,
            main_4 => \A_6:count_6\,
            main_5 => \A_6:count_5\,
            main_6 => \A_6:count_4\,
            main_7 => \A_6:count_3\);

    \A_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * main_11) + (main_0 * main_1 * main_2 * main_3 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\,
            main_4 => \A_6:count_10\,
            main_5 => \A_6:count_9\,
            main_6 => \A_6:count_8\,
            main_7 => \A_6:count_7\,
            main_8 => \A_6:count_6\,
            main_9 => \A_6:count_5\,
            main_10 => \A_6:count_4\,
            main_11 => \A_6:count_3\);

    \A_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * main_11) + (main_0 * main_1 * main_2 * main_3 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\,
            main_4 => \A_6:count_10\,
            main_5 => \A_6:count_9\,
            main_6 => \A_6:count_8\,
            main_7 => \A_6:count_7\,
            main_8 => \A_6:count_6\,
            main_9 => \A_6:count_5\,
            main_10 => \A_6:count_4\,
            main_11 => \A_6:count_3\);

    \A_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1) + (!main_2) + (!main_3) + (main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * !main_10) + (!main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\,
            main_4 => \A_6:count_10\,
            main_5 => \A_6:count_9\,
            main_6 => \A_6:count_8\,
            main_7 => \A_6:count_7\,
            main_8 => \A_6:count_6\,
            main_9 => \A_6:count_5\,
            main_10 => \A_6:count_4\,
            main_11 => \A_6:count_3\);

    \A_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_2\,
            main_2 => \F_6:count_1\,
            main_3 => \F_6:count_0\);

    \F_Sharp_6:count_9_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9 * !main_10) + (!main_2) + (!main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \F_Sharp_6:count_9_split\,
            main_0 => \F_Sharp_6:count_10\,
            main_1 => \F_Sharp_6:count_9\,
            main_2 => \F_Sharp_6:count_8\,
            main_3 => \F_Sharp_6:count_7\,
            main_4 => \F_Sharp_6:count_6\,
            main_5 => \F_Sharp_6:count_5\,
            main_6 => \F_Sharp_6:count_4\,
            main_7 => \F_Sharp_6:count_3\,
            main_8 => \F_Sharp_6:count_2\,
            main_9 => \F_Sharp_6:count_1\,
            main_10 => \F_Sharp_6:count_0\,
            main_11 => \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_97:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_97,
            clock_0 => Top_Clock,
            main_0 => Net_97_split_1,
            main_1 => Net_97_split_2);

    \A_Sharp_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_9\,
            main_2 => \A_Sharp_6:count_8\,
            main_3 => \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \A_Sharp_6:count_10_split\);

    \A_Sharp_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_8\,
            main_2 => \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \A_Sharp_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_8_split\);

    \A_Sharp_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_6\,
            main_2 => \A_Sharp_6:count_5\,
            main_3 => \A_Sharp_6:count_4\,
            main_4 => \A_Sharp_6:count_3\,
            main_5 => \A_Sharp_6:count_2\,
            main_6 => \A_Sharp_6:count_1\,
            main_7 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_5\,
            main_2 => \A_Sharp_6:count_4\,
            main_3 => \A_Sharp_6:count_3\,
            main_4 => \A_Sharp_6:count_2\,
            main_5 => \A_Sharp_6:count_1\,
            main_6 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11) + (main_0 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_10\,
            main_2 => \A_Sharp_6:count_9\,
            main_3 => \A_Sharp_6:count_8\,
            main_4 => \A_Sharp_6:count_7\,
            main_5 => \A_Sharp_6:count_6\,
            main_6 => \A_Sharp_6:count_5\,
            main_7 => \A_Sharp_6:count_4\,
            main_8 => \A_Sharp_6:count_3\,
            main_9 => \A_Sharp_6:count_2\,
            main_10 => \A_Sharp_6:count_1\,
            main_11 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11) + (main_0 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_10\,
            main_2 => \A_Sharp_6:count_9\,
            main_3 => \A_Sharp_6:count_8\,
            main_4 => \A_Sharp_6:count_7\,
            main_5 => \A_Sharp_6:count_6\,
            main_6 => \A_Sharp_6:count_5\,
            main_7 => \A_Sharp_6:count_4\,
            main_8 => \A_Sharp_6:count_3\,
            main_9 => \A_Sharp_6:count_2\,
            main_10 => \A_Sharp_6:count_1\,
            main_11 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_2\,
            main_2 => \A_Sharp_6:count_1\,
            main_3 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_1\,
            main_2 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_1\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_0\);

    \A_Sharp_6:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \A_Sharp_6:count_0\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \A_Sharp_6:count_10\,
            main_2 => \A_Sharp_6:count_9\,
            main_3 => \A_Sharp_6:count_8\,
            main_4 => \A_Sharp_6:count_7\,
            main_5 => \A_Sharp_6:count_6\,
            main_6 => \A_Sharp_6:count_5\,
            main_7 => \A_Sharp_6:count_4\,
            main_8 => \A_Sharp_6:count_3\,
            main_9 => \A_Sharp_6:count_2\,
            main_10 => \A_Sharp_6:count_1\,
            main_11 => \A_Sharp_6:count_0\);

    Net_100:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * !main_11) + (main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_100,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => Net_100,
            main_4 => \B_6:count_9\,
            main_5 => \B_6:count_8\,
            main_6 => \B_6:count_7\,
            main_7 => \B_6:count_6\,
            main_8 => \B_6:count_5\,
            main_9 => \B_6:count_4\,
            main_10 => \B_6:count_3\,
            main_11 => \B_6:count_2\);

    \B_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10) + (main_0 * main_4 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\,
            main_11 => \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \B_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10) + (main_0 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\,
            main_11 => \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \B_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10) + (main_0 * main_1 * main_2 * main_6 * main_7 * main_8 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\);

    \B_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10) + (main_0 * main_1 * main_2 * main_7 * main_8 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\);

    \B_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10) + (main_0 * main_1 * main_2 * main_8 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\);

    \B_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10) + (main_0 * main_1 * main_2 * main_9 * main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\);

    \B_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_2\);

    \B_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1) + (!main_2) + (main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \B_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \F_6:count_1\,
            main_2 => \F_6:count_0\,
            main_3 => \B_6:count_9\,
            main_4 => \B_6:count_8\,
            main_5 => \B_6:count_7\,
            main_6 => \B_6:count_6\,
            main_7 => \B_6:count_5\,
            main_8 => \B_6:count_4\,
            main_9 => \B_6:count_3\,
            main_10 => \B_6:count_2\);

    Net_79_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_79_split,
            main_0 => \F_6:count_10\,
            main_1 => \F_6:count_9\);

    Net_103:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_103,
            clock_0 => Top_Clock,
            main_0 => Net_103_split_1,
            main_1 => Net_103_split_2);

    \E_6:count_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_10\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_9\,
            main_2 => \E_6:count_8\,
            main_3 => \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \E_6:count_8_split\);

    \E_6:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_9\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_9_split\);

    \E_6:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_8\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_2 => \E_6:count_8_split\);

    \E_6:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_7\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \E_6:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_6 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_6\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \E_6:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_7 * main_8 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_5\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \E_6:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_4\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_3\,
            main_2 => \E_6:count_2\,
            main_3 => \E_6:count_1\,
            main_4 => \E_6:count_0\);

    \E_6:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_9 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_3\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \E_6:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11) + (main_0 * main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_2\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    \E_6:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_1\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_0\);

    \E_6:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * main_9 * !main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \E_6:count_0\,
            clock_0 => Top_Clock,
            main_0 => \F_Sharp_6:not_last_reset\,
            main_1 => \E_6:count_10\,
            main_2 => \E_6:count_9\,
            main_3 => \E_6:count_8\,
            main_4 => \E_6:count_7\,
            main_5 => \E_6:count_6\,
            main_6 => \E_6:count_5\,
            main_7 => \E_6:count_4\,
            main_8 => \E_6:count_3\,
            main_9 => \E_6:count_2\,
            main_10 => \E_6:count_1\,
            main_11 => \E_6:count_0\);

    cydff_1:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_1,
            clk_en => open,
            clock_0 => Net_32);

    Net_152:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => Net_152,
            clk_en => open,
            clock_0 => cydff_1);

END __DEFAULT__;
