// Seed: 3555978172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_5;
  wor id_6 = 1;
  id_7(
      .id_0(id_1),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_2),
      .id_4(id_2 ^ id_5),
      .id_5(id_6),
      .id_6(1),
      .id_7(1'b0),
      .id_8(id_6 * 1)
  );
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_4, id_3, id_2, id_4
  );
  assign id_2 = 1;
endmodule
