<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: uotghs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('uotghs_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">uotghs.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="uotghs_8h__dep__incl.png" border="0" usemap="#auotghs_8hdep" alt=""/></div>
<map name="auotghs_8hdep" id="auotghs_8hdep">
<area shape="rect" title=" " alt="" coords="366,5,445,31"/>
<area shape="rect" href="sam3a4c_8h.html" title=" " alt="" coords="5,79,99,104"/>
<area shape="rect" href="sam3a8c_8h.html" title=" " alt="" coords="123,79,216,104"/>
<area shape="rect" href="sam3x4c_8h.html" title=" " alt="" coords="240,79,333,104"/>
<area shape="rect" href="sam3x4e_8h.html" title=" " alt="" coords="358,79,453,104"/>
<area shape="rect" href="sam3x8c_8h.html" title=" " alt="" coords="477,79,571,104"/>
<area shape="rect" href="sam3x8e_8h.html" title=" " alt="" coords="595,79,690,104"/>
<area shape="rect" href="sam3x8h_8h.html" title=" " alt="" coords="714,79,809,104"/>
</map>
</div>
</div>
<p><a href="uotghs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghsDevdma.html">UotghsDevdma</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUotghsDevdma.html" title="UotghsDevdma hardware registers.">UotghsDevdma</a> hardware registers.  <a href="structUotghsDevdma.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghsHstdma.html">UotghsHstdma</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUotghsHstdma.html" title="UotghsHstdma hardware registers.">UotghsHstdma</a> hardware registers.  <a href="structUotghsHstdma.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html">Uotghs</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afe17bdd9f434fb6094cae1424ac9fade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:afe17bdd9f434fb6094cae1424ac9fade"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUotghs.html">Uotghs</a> hardware registers.  <br /></td></tr>
<tr class="separator:afe17bdd9f434fb6094cae1424ac9fade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3744fbfcaacd692983a0efb792b51f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab3744fbfcaacd692983a0efb792b51f4">UOTGHSHSTDMA_NUMBER</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ab3744fbfcaacd692983a0efb792b51f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fe4ecaf659ede3d3040f094503d7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a50fe4ecaf659ede3d3040f094503d7a5">UOTGHS_DEVCTRL_UADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a50fe4ecaf659ede3d3040f094503d7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534fcb6ee6ad9ea768f61bffa80ea6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a534fcb6ee6ad9ea768f61bffa80ea6e6">UOTGHS_DEVCTRL_UADD_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a50fe4ecaf659ede3d3040f094503d7a5">UOTGHS_DEVCTRL_UADD_Pos</a>)</td></tr>
<tr class="memdesc:a534fcb6ee6ad9ea768f61bffa80ea6e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) USB Address  <br /></td></tr>
<tr class="separator:a534fcb6ee6ad9ea768f61bffa80ea6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb763f19f976449a25bbed896e74344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aedb763f19f976449a25bbed896e74344">UOTGHS_DEVCTRL_UADD</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a534fcb6ee6ad9ea768f61bffa80ea6e6">UOTGHS_DEVCTRL_UADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a50fe4ecaf659ede3d3040f094503d7a5">UOTGHS_DEVCTRL_UADD_Pos</a>)))</td></tr>
<tr class="separator:aedb763f19f976449a25bbed896e74344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d33516a14ee828ba91f81344f16f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a67d33516a14ee828ba91f81344f16f87">UOTGHS_DEVCTRL_ADDEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a67d33516a14ee828ba91f81344f16f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Address Enable  <br /></td></tr>
<tr class="separator:a67d33516a14ee828ba91f81344f16f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21edee1f5b6df53bece1aeef94a2de96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a21edee1f5b6df53bece1aeef94a2de96">UOTGHS_DEVCTRL_DETACH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a21edee1f5b6df53bece1aeef94a2de96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Detach  <br /></td></tr>
<tr class="separator:a21edee1f5b6df53bece1aeef94a2de96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8df0b8c7abb73054208c665f800b711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa8df0b8c7abb73054208c665f800b711">UOTGHS_DEVCTRL_RMWKUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aa8df0b8c7abb73054208c665f800b711"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Remote Wake-Up  <br /></td></tr>
<tr class="separator:aa8df0b8c7abb73054208c665f800b711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc307731fc7a5ce930e178eb1ccab19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acc307731fc7a5ce930e178eb1ccab19f">UOTGHS_DEVCTRL_SPDCONF_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:acc307731fc7a5ce930e178eb1ccab19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d857bbe29419118f8322782f56a1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a02d857bbe29419118f8322782f56a1ac">UOTGHS_DEVCTRL_SPDCONF_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#acc307731fc7a5ce930e178eb1ccab19f">UOTGHS_DEVCTRL_SPDCONF_Pos</a>)</td></tr>
<tr class="memdesc:a02d857bbe29419118f8322782f56a1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Mode Configuration  <br /></td></tr>
<tr class="separator:a02d857bbe29419118f8322782f56a1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01984b2c92fb7bf33eb912a99b410de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a01984b2c92fb7bf33eb912a99b410de3">UOTGHS_DEVCTRL_SPDCONF</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a02d857bbe29419118f8322782f56a1ac">UOTGHS_DEVCTRL_SPDCONF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#acc307731fc7a5ce930e178eb1ccab19f">UOTGHS_DEVCTRL_SPDCONF_Pos</a>)))</td></tr>
<tr class="separator:a01984b2c92fb7bf33eb912a99b410de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a997121a997081d099d854c4a7f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac1a997121a997081d099d854c4a7f31c">UOTGHS_DEVCTRL_SPDCONF_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ac1a997121a997081d099d854c4a7f31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) The peripheral starts in full-speed mode and performs a high-speed reset to switch to the high-speed mode if the host is high-speed capable.  <br /></td></tr>
<tr class="separator:ac1a997121a997081d099d854c4a7f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc6988e2af8595064ae43b91ba5ac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5fc6988e2af8595064ae43b91ba5ac71">UOTGHS_DEVCTRL_SPDCONF_LOW_POWER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a5fc6988e2af8595064ae43b91ba5ac71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) For a better consumption, if high-speed is not needed.  <br /></td></tr>
<tr class="separator:a5fc6988e2af8595064ae43b91ba5ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6ccc8afff6029d194e8dd12d43b284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abd6ccc8afff6029d194e8dd12d43b284">UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED</a>&#160;&#160;&#160;(0x2u &lt;&lt; 10)</td></tr>
<tr class="memdesc:abd6ccc8afff6029d194e8dd12d43b284"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Forced high speed.  <br /></td></tr>
<tr class="separator:abd6ccc8afff6029d194e8dd12d43b284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61875881b7775ab9c5d31c7c0549ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac61875881b7775ab9c5d31c7c0549ce2">UOTGHS_DEVCTRL_SPDCONF_FORCED_FS</a>&#160;&#160;&#160;(0x3u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ac61875881b7775ab9c5d31c7c0549ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) The peripheral remains in full-speed mode whatever the host speed capability.  <br /></td></tr>
<tr class="separator:ac61875881b7775ab9c5d31c7c0549ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e61735e93baaeff2963761b10f33dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a69e61735e93baaeff2963761b10f33dd">UOTGHS_DEVCTRL_LS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a69e61735e93baaeff2963761b10f33dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Low-Speed Mode Force  <br /></td></tr>
<tr class="separator:a69e61735e93baaeff2963761b10f33dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970e281322a6332fd18f647e1c44fb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a970e281322a6332fd18f647e1c44fb9d">UOTGHS_DEVCTRL_TSTJ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a970e281322a6332fd18f647e1c44fb9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Test mode J  <br /></td></tr>
<tr class="separator:a970e281322a6332fd18f647e1c44fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b71cd573dd510ad4237cf204c13ccb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6b71cd573dd510ad4237cf204c13ccb7">UOTGHS_DEVCTRL_TSTK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a6b71cd573dd510ad4237cf204c13ccb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Test mode K  <br /></td></tr>
<tr class="separator:a6b71cd573dd510ad4237cf204c13ccb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8c9a19e6b03231ef8a02b7fa8309a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5c8c9a19e6b03231ef8a02b7fa8309a0">UOTGHS_DEVCTRL_TSTPCKT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a5c8c9a19e6b03231ef8a02b7fa8309a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Test packet mode  <br /></td></tr>
<tr class="separator:a5c8c9a19e6b03231ef8a02b7fa8309a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275177ebee311f679c9ff96e69e5b24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a275177ebee311f679c9ff96e69e5b24b">UOTGHS_DEVCTRL_OPMODE2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a275177ebee311f679c9ff96e69e5b24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVCTRL) Specific Operational mode  <br /></td></tr>
<tr class="separator:a275177ebee311f679c9ff96e69e5b24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4729115607ee575010328e88d81931e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4729115607ee575010328e88d81931e2">UOTGHS_DEVISR_SUSP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4729115607ee575010328e88d81931e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Suspend Interrupt  <br /></td></tr>
<tr class="separator:a4729115607ee575010328e88d81931e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d7741ce8431ad10c756fdd7e832ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a96d7741ce8431ad10c756fdd7e832ace">UOTGHS_DEVISR_MSOF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a96d7741ce8431ad10c756fdd7e832ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Micro Start of Frame Interrupt  <br /></td></tr>
<tr class="separator:a96d7741ce8431ad10c756fdd7e832ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ae75733973d0ea3b8d133796a9df55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af4ae75733973d0ea3b8d133796a9df55">UOTGHS_DEVISR_SOF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af4ae75733973d0ea3b8d133796a9df55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Start of Frame Interrupt  <br /></td></tr>
<tr class="separator:af4ae75733973d0ea3b8d133796a9df55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7843c8d0b75e295b5e1fb96dd8c2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaa7843c8d0b75e295b5e1fb96dd8c2c2">UOTGHS_DEVISR_EORST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aaa7843c8d0b75e295b5e1fb96dd8c2c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) End of Reset Interrupt  <br /></td></tr>
<tr class="separator:aaa7843c8d0b75e295b5e1fb96dd8c2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf306268784cd4d19b49dfff5560c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2cf306268784cd4d19b49dfff5560c15">UOTGHS_DEVISR_WAKEUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a2cf306268784cd4d19b49dfff5560c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Wake-Up Interrupt  <br /></td></tr>
<tr class="separator:a2cf306268784cd4d19b49dfff5560c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d80c14767478163b0ef476c0215a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab1d80c14767478163b0ef476c0215a4e">UOTGHS_DEVISR_EORSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ab1d80c14767478163b0ef476c0215a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) End of Resume Interrupt  <br /></td></tr>
<tr class="separator:ab1d80c14767478163b0ef476c0215a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83d070e0a2ee40f8f5e86c75bb7f8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad83d070e0a2ee40f8f5e86c75bb7f8f5">UOTGHS_DEVISR_UPRSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad83d070e0a2ee40f8f5e86c75bb7f8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Upstream Resume Interrupt  <br /></td></tr>
<tr class="separator:ad83d070e0a2ee40f8f5e86c75bb7f8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b962a21504e366e956a44e8450d40b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9b962a21504e366e956a44e8450d40b9">UOTGHS_DEVISR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a9b962a21504e366e956a44e8450d40b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 0 Interrupt  <br /></td></tr>
<tr class="separator:a9b962a21504e366e956a44e8450d40b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc33cb59c36755d41bdbc770b1122cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adc33cb59c36755d41bdbc770b1122cbb">UOTGHS_DEVISR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:adc33cb59c36755d41bdbc770b1122cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 1 Interrupt  <br /></td></tr>
<tr class="separator:adc33cb59c36755d41bdbc770b1122cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91257a7228350436c4c54d3eb280b084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a91257a7228350436c4c54d3eb280b084">UOTGHS_DEVISR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a91257a7228350436c4c54d3eb280b084"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 2 Interrupt  <br /></td></tr>
<tr class="separator:a91257a7228350436c4c54d3eb280b084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177b5f1aa304c0f4213cfe761feedaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a177b5f1aa304c0f4213cfe761feedaf8">UOTGHS_DEVISR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a177b5f1aa304c0f4213cfe761feedaf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 3 Interrupt  <br /></td></tr>
<tr class="separator:a177b5f1aa304c0f4213cfe761feedaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6947ef7de91818fb83ff97d391d5920b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6947ef7de91818fb83ff97d391d5920b">UOTGHS_DEVISR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6947ef7de91818fb83ff97d391d5920b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 4 Interrupt  <br /></td></tr>
<tr class="separator:a6947ef7de91818fb83ff97d391d5920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9676bd1ef8337482025be2c418f90164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9676bd1ef8337482025be2c418f90164">UOTGHS_DEVISR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a9676bd1ef8337482025be2c418f90164"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 5 Interrupt  <br /></td></tr>
<tr class="separator:a9676bd1ef8337482025be2c418f90164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94222c3b1f860458bafbd33818c030c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a94222c3b1f860458bafbd33818c030c5">UOTGHS_DEVISR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a94222c3b1f860458bafbd33818c030c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 6 Interrupt  <br /></td></tr>
<tr class="separator:a94222c3b1f860458bafbd33818c030c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ea3798cc8d587c48b8649ea1ccd4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a72ea3798cc8d587c48b8649ea1ccd4b4">UOTGHS_DEVISR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a72ea3798cc8d587c48b8649ea1ccd4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 7 Interrupt  <br /></td></tr>
<tr class="separator:a72ea3798cc8d587c48b8649ea1ccd4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f18439dbf80ba3fab0fb312ae55872d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f18439dbf80ba3fab0fb312ae55872d">UOTGHS_DEVISR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a1f18439dbf80ba3fab0fb312ae55872d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 8 Interrupt  <br /></td></tr>
<tr class="separator:a1f18439dbf80ba3fab0fb312ae55872d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8627d8b6bf2a0924cb4622c95483af0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8627d8b6bf2a0924cb4622c95483af0d">UOTGHS_DEVISR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a8627d8b6bf2a0924cb4622c95483af0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) Endpoint 9 Interrupt  <br /></td></tr>
<tr class="separator:a8627d8b6bf2a0924cb4622c95483af0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0286f3fb7b5be940a2e6aa3112a5111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa0286f3fb7b5be940a2e6aa3112a5111">UOTGHS_DEVISR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:aa0286f3fb7b5be940a2e6aa3112a5111"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) DMA Channel 1 Interrupt  <br /></td></tr>
<tr class="separator:aa0286f3fb7b5be940a2e6aa3112a5111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122e8d7b5972c0da6bfa7da9d28aeb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a122e8d7b5972c0da6bfa7da9d28aeb40">UOTGHS_DEVISR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a122e8d7b5972c0da6bfa7da9d28aeb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) DMA Channel 2 Interrupt  <br /></td></tr>
<tr class="separator:a122e8d7b5972c0da6bfa7da9d28aeb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2bb58fb8e65a6fbd98a3d22760bcc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aad2bb58fb8e65a6fbd98a3d22760bcc7">UOTGHS_DEVISR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:aad2bb58fb8e65a6fbd98a3d22760bcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) DMA Channel 3 Interrupt  <br /></td></tr>
<tr class="separator:aad2bb58fb8e65a6fbd98a3d22760bcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421b72074e97f5a87d5ef9647a2c1322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a421b72074e97f5a87d5ef9647a2c1322">UOTGHS_DEVISR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a421b72074e97f5a87d5ef9647a2c1322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) DMA Channel 4 Interrupt  <br /></td></tr>
<tr class="separator:a421b72074e97f5a87d5ef9647a2c1322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8298164dd5304e7a0a88963217d602a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8298164dd5304e7a0a88963217d602a9">UOTGHS_DEVISR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a8298164dd5304e7a0a88963217d602a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) DMA Channel 5 Interrupt  <br /></td></tr>
<tr class="separator:a8298164dd5304e7a0a88963217d602a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e9acadeed813d258c2e8dd0cd124dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab8e9acadeed813d258c2e8dd0cd124dc">UOTGHS_DEVISR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ab8e9acadeed813d258c2e8dd0cd124dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVISR) DMA Channel 6 Interrupt  <br /></td></tr>
<tr class="separator:ab8e9acadeed813d258c2e8dd0cd124dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e231424efd1f5bbd75b7b1a0b0964c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac6e231424efd1f5bbd75b7b1a0b0964c">UOTGHS_DEVICR_SUSPC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac6e231424efd1f5bbd75b7b1a0b0964c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) Suspend Interrupt Clear  <br /></td></tr>
<tr class="separator:ac6e231424efd1f5bbd75b7b1a0b0964c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f46a18b438f91c2fcb3d2b12ae8577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a86f46a18b438f91c2fcb3d2b12ae8577">UOTGHS_DEVICR_MSOFC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a86f46a18b438f91c2fcb3d2b12ae8577"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) Micro Start of Frame Interrupt Clear  <br /></td></tr>
<tr class="separator:a86f46a18b438f91c2fcb3d2b12ae8577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0776faf191eaa45a0f1d38dbd747a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0776faf191eaa45a0f1d38dbd747a07b">UOTGHS_DEVICR_SOFC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a0776faf191eaa45a0f1d38dbd747a07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) Start of Frame Interrupt Clear  <br /></td></tr>
<tr class="separator:a0776faf191eaa45a0f1d38dbd747a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac052870af5033d75e82c3ab8787a412f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac052870af5033d75e82c3ab8787a412f">UOTGHS_DEVICR_EORSTC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac052870af5033d75e82c3ab8787a412f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) End of Reset Interrupt Clear  <br /></td></tr>
<tr class="separator:ac052870af5033d75e82c3ab8787a412f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b9426b084f2333232093163820685c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a48b9426b084f2333232093163820685c">UOTGHS_DEVICR_WAKEUPC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a48b9426b084f2333232093163820685c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) Wake-Up Interrupt Clear  <br /></td></tr>
<tr class="separator:a48b9426b084f2333232093163820685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b8bb1b59a8f2a0b3bbe59b4bab1572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af0b8bb1b59a8f2a0b3bbe59b4bab1572">UOTGHS_DEVICR_EORSMC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af0b8bb1b59a8f2a0b3bbe59b4bab1572"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) End of Resume Interrupt Clear  <br /></td></tr>
<tr class="separator:af0b8bb1b59a8f2a0b3bbe59b4bab1572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb3b531ef0925fb40157622f89e95bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6bb3b531ef0925fb40157622f89e95bb">UOTGHS_DEVICR_UPRSMC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a6bb3b531ef0925fb40157622f89e95bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVICR) Upstream Resume Interrupt Clear  <br /></td></tr>
<tr class="separator:a6bb3b531ef0925fb40157622f89e95bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cd8ebe78dc3baf0d37a86435752cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a37cd8ebe78dc3baf0d37a86435752cd0">UOTGHS_DEVIFR_SUSPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a37cd8ebe78dc3baf0d37a86435752cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) Suspend Interrupt Set  <br /></td></tr>
<tr class="separator:a37cd8ebe78dc3baf0d37a86435752cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fb24323aabccf352c4291ac1793063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a48fb24323aabccf352c4291ac1793063">UOTGHS_DEVIFR_MSOFS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a48fb24323aabccf352c4291ac1793063"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) Micro Start of Frame Interrupt Set  <br /></td></tr>
<tr class="separator:a48fb24323aabccf352c4291ac1793063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a64480742dc5aba240095c3944403f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa2a64480742dc5aba240095c3944403f">UOTGHS_DEVIFR_SOFS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa2a64480742dc5aba240095c3944403f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) Start of Frame Interrupt Set  <br /></td></tr>
<tr class="separator:aa2a64480742dc5aba240095c3944403f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eea0d93abc59772e0d45af7540edeca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8eea0d93abc59772e0d45af7540edeca">UOTGHS_DEVIFR_EORSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a8eea0d93abc59772e0d45af7540edeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) End of Reset Interrupt Set  <br /></td></tr>
<tr class="separator:a8eea0d93abc59772e0d45af7540edeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8d3cb1060a38ff5c4932bcfe0acef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aba8d3cb1060a38ff5c4932bcfe0acef0">UOTGHS_DEVIFR_WAKEUPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aba8d3cb1060a38ff5c4932bcfe0acef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) Wake-Up Interrupt Set  <br /></td></tr>
<tr class="separator:aba8d3cb1060a38ff5c4932bcfe0acef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21106aabf9dfded4db141b4fef9bb54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af21106aabf9dfded4db141b4fef9bb54">UOTGHS_DEVIFR_EORSMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af21106aabf9dfded4db141b4fef9bb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) End of Resume Interrupt Set  <br /></td></tr>
<tr class="separator:af21106aabf9dfded4db141b4fef9bb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac22b3269816de6b80292b433ad8faf9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac22b3269816de6b80292b433ad8faf9e">UOTGHS_DEVIFR_UPRSMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ac22b3269816de6b80292b433ad8faf9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) Upstream Resume Interrupt Set  <br /></td></tr>
<tr class="separator:ac22b3269816de6b80292b433ad8faf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15b7f881ea55933b336cdb2f4d99664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae15b7f881ea55933b336cdb2f4d99664">UOTGHS_DEVIFR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ae15b7f881ea55933b336cdb2f4d99664"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) DMA Channel 1 Interrupt Set  <br /></td></tr>
<tr class="separator:ae15b7f881ea55933b336cdb2f4d99664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf31aa0fc5723e0e771415bd57eb0c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abf31aa0fc5723e0e771415bd57eb0c65">UOTGHS_DEVIFR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:abf31aa0fc5723e0e771415bd57eb0c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) DMA Channel 2 Interrupt Set  <br /></td></tr>
<tr class="separator:abf31aa0fc5723e0e771415bd57eb0c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76d689c37b2acc123c14cf3ed07ea70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac76d689c37b2acc123c14cf3ed07ea70">UOTGHS_DEVIFR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ac76d689c37b2acc123c14cf3ed07ea70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) DMA Channel 3 Interrupt Set  <br /></td></tr>
<tr class="separator:ac76d689c37b2acc123c14cf3ed07ea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe16be89c3d707f14089093e49371510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afe16be89c3d707f14089093e49371510">UOTGHS_DEVIFR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:afe16be89c3d707f14089093e49371510"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) DMA Channel 4 Interrupt Set  <br /></td></tr>
<tr class="separator:afe16be89c3d707f14089093e49371510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211cdde2f78fbfc1a896e8c3b77c9b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a211cdde2f78fbfc1a896e8c3b77c9b79">UOTGHS_DEVIFR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a211cdde2f78fbfc1a896e8c3b77c9b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) DMA Channel 5 Interrupt Set  <br /></td></tr>
<tr class="separator:a211cdde2f78fbfc1a896e8c3b77c9b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57184f5c55d8e81d14c1983ddae7ac0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a57184f5c55d8e81d14c1983ddae7ac0d">UOTGHS_DEVIFR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a57184f5c55d8e81d14c1983ddae7ac0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIFR) DMA Channel 6 Interrupt Set  <br /></td></tr>
<tr class="separator:a57184f5c55d8e81d14c1983ddae7ac0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e18fbd488edc42cce322a6692d7273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa3e18fbd488edc42cce322a6692d7273">UOTGHS_DEVIMR_SUSPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa3e18fbd488edc42cce322a6692d7273"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Suspend Interrupt Mask  <br /></td></tr>
<tr class="separator:aa3e18fbd488edc42cce322a6692d7273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec532421626b868ff1707e4758fe5890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aec532421626b868ff1707e4758fe5890">UOTGHS_DEVIMR_MSOFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aec532421626b868ff1707e4758fe5890"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Micro Start of Frame Interrupt Mask  <br /></td></tr>
<tr class="separator:aec532421626b868ff1707e4758fe5890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6c54a0ee7508bad02be80c62ea2413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5a6c54a0ee7508bad02be80c62ea2413">UOTGHS_DEVIMR_SOFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a5a6c54a0ee7508bad02be80c62ea2413"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Start of Frame Interrupt Mask  <br /></td></tr>
<tr class="separator:a5a6c54a0ee7508bad02be80c62ea2413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff1a71ef122c22a812d343380cf1bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7ff1a71ef122c22a812d343380cf1bc1">UOTGHS_DEVIMR_EORSTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a7ff1a71ef122c22a812d343380cf1bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) End of Reset Interrupt Mask  <br /></td></tr>
<tr class="separator:a7ff1a71ef122c22a812d343380cf1bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113b86ee3758d1efb6453b4a01eadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad9113b86ee3758d1efb6453b4a01eadd">UOTGHS_DEVIMR_WAKEUPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad9113b86ee3758d1efb6453b4a01eadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Wake-Up Interrupt Mask  <br /></td></tr>
<tr class="separator:ad9113b86ee3758d1efb6453b4a01eadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237d2b701dbb4d0a87605cb2160dc80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a237d2b701dbb4d0a87605cb2160dc80e">UOTGHS_DEVIMR_EORSME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a237d2b701dbb4d0a87605cb2160dc80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) End of Resume Interrupt Mask  <br /></td></tr>
<tr class="separator:a237d2b701dbb4d0a87605cb2160dc80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6bc0ae747d7cc9ab73bb8910ebc31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4a6bc0ae747d7cc9ab73bb8910ebc31d">UOTGHS_DEVIMR_UPRSME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a4a6bc0ae747d7cc9ab73bb8910ebc31d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Upstream Resume Interrupt Mask  <br /></td></tr>
<tr class="separator:a4a6bc0ae747d7cc9ab73bb8910ebc31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63b8e54d743c85cfae9ab841309238c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa63b8e54d743c85cfae9ab841309238c">UOTGHS_DEVIMR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aa63b8e54d743c85cfae9ab841309238c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:aa63b8e54d743c85cfae9ab841309238c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1021f86d1e3793cfd663a3e063580550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1021f86d1e3793cfd663a3e063580550">UOTGHS_DEVIMR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a1021f86d1e3793cfd663a3e063580550"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a1021f86d1e3793cfd663a3e063580550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb48f72cd43f1f86e3ad993cc7a4b130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acb48f72cd43f1f86e3ad993cc7a4b130">UOTGHS_DEVIMR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:acb48f72cd43f1f86e3ad993cc7a4b130"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:acb48f72cd43f1f86e3ad993cc7a4b130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b3d46144b1e1efd55c8a098193eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a49b3d46144b1e1efd55c8a098193eaf8">UOTGHS_DEVIMR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a49b3d46144b1e1efd55c8a098193eaf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:a49b3d46144b1e1efd55c8a098193eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76a5212f95d3548ee16059cc075bb18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad76a5212f95d3548ee16059cc075bb18">UOTGHS_DEVIMR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ad76a5212f95d3548ee16059cc075bb18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 4 Interrupt Mask  <br /></td></tr>
<tr class="separator:ad76a5212f95d3548ee16059cc075bb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717aa25763e6a8f6215eeb4b425b85d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a717aa25763e6a8f6215eeb4b425b85d3">UOTGHS_DEVIMR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a717aa25763e6a8f6215eeb4b425b85d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 5 Interrupt Mask  <br /></td></tr>
<tr class="separator:a717aa25763e6a8f6215eeb4b425b85d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8acd7604e2900d7abafb078253c1572f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8acd7604e2900d7abafb078253c1572f">UOTGHS_DEVIMR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a8acd7604e2900d7abafb078253c1572f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 6 Interrupt Mask  <br /></td></tr>
<tr class="separator:a8acd7604e2900d7abafb078253c1572f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd8be971c509ee59743342de7af2ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6fd8be971c509ee59743342de7af2ef2">UOTGHS_DEVIMR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a6fd8be971c509ee59743342de7af2ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 7 Interrupt Mask  <br /></td></tr>
<tr class="separator:a6fd8be971c509ee59743342de7af2ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9d2c286e53a6498cb9167ed7e3af5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6a9d2c286e53a6498cb9167ed7e3af5e">UOTGHS_DEVIMR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a6a9d2c286e53a6498cb9167ed7e3af5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 8 Interrupt Mask  <br /></td></tr>
<tr class="separator:a6a9d2c286e53a6498cb9167ed7e3af5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5c7b9ad37c2c0973114a4cebc44f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8b5c7b9ad37c2c0973114a4cebc44f79">UOTGHS_DEVIMR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a8b5c7b9ad37c2c0973114a4cebc44f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) Endpoint 9 Interrupt Mask  <br /></td></tr>
<tr class="separator:a8b5c7b9ad37c2c0973114a4cebc44f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203e954a3fb015b19bbee036cb960697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a203e954a3fb015b19bbee036cb960697">UOTGHS_DEVIMR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a203e954a3fb015b19bbee036cb960697"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) DMA Channel 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a203e954a3fb015b19bbee036cb960697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64be8e1481be48f85e14e18e21e7136a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a64be8e1481be48f85e14e18e21e7136a">UOTGHS_DEVIMR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a64be8e1481be48f85e14e18e21e7136a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) DMA Channel 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:a64be8e1481be48f85e14e18e21e7136a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f60c868961a722d31774032a45aa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0f60c868961a722d31774032a45aa02c">UOTGHS_DEVIMR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a0f60c868961a722d31774032a45aa02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) DMA Channel 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:a0f60c868961a722d31774032a45aa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8d97fa1e6b60c1c3d0ae7dbfd46613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3a8d97fa1e6b60c1c3d0ae7dbfd46613">UOTGHS_DEVIMR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a3a8d97fa1e6b60c1c3d0ae7dbfd46613"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) DMA Channel 4 Interrupt Mask  <br /></td></tr>
<tr class="separator:a3a8d97fa1e6b60c1c3d0ae7dbfd46613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba18ff5e1a25d1afa672082ac4a88041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aba18ff5e1a25d1afa672082ac4a88041">UOTGHS_DEVIMR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aba18ff5e1a25d1afa672082ac4a88041"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) DMA Channel 5 Interrupt Mask  <br /></td></tr>
<tr class="separator:aba18ff5e1a25d1afa672082ac4a88041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cb38c219854ca2f082c5aa6da6cb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a80cb38c219854ca2f082c5aa6da6cb20">UOTGHS_DEVIMR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a80cb38c219854ca2f082c5aa6da6cb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIMR) DMA Channel 6 Interrupt Mask  <br /></td></tr>
<tr class="separator:a80cb38c219854ca2f082c5aa6da6cb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a24f1b47253fa791e57dd672b0df1c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2a24f1b47253fa791e57dd672b0df1c7">UOTGHS_DEVIDR_SUSPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a2a24f1b47253fa791e57dd672b0df1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Suspend Interrupt Disable  <br /></td></tr>
<tr class="separator:a2a24f1b47253fa791e57dd672b0df1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5107342667179295f7644f14a673b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acc5107342667179295f7644f14a673b6">UOTGHS_DEVIDR_MSOFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:acc5107342667179295f7644f14a673b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Micro Start of Frame Interrupt Disable  <br /></td></tr>
<tr class="separator:acc5107342667179295f7644f14a673b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ab3e414bae0b6b692a143b80233876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a72ab3e414bae0b6b692a143b80233876">UOTGHS_DEVIDR_SOFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a72ab3e414bae0b6b692a143b80233876"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Start of Frame Interrupt Disable  <br /></td></tr>
<tr class="separator:a72ab3e414bae0b6b692a143b80233876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed46effb55d3cdfaef547da5fbda97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abed46effb55d3cdfaef547da5fbda97b">UOTGHS_DEVIDR_EORSTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:abed46effb55d3cdfaef547da5fbda97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) End of Reset Interrupt Disable  <br /></td></tr>
<tr class="separator:abed46effb55d3cdfaef547da5fbda97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e3de09073e3c2724ff7f06764ba8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a14e3de09073e3c2724ff7f06764ba8cf">UOTGHS_DEVIDR_WAKEUPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a14e3de09073e3c2724ff7f06764ba8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Wake-Up Interrupt Disable  <br /></td></tr>
<tr class="separator:a14e3de09073e3c2724ff7f06764ba8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5730381afa43431447788ad493eb57b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5730381afa43431447788ad493eb57b8">UOTGHS_DEVIDR_EORSMEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a5730381afa43431447788ad493eb57b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) End of Resume Interrupt Disable  <br /></td></tr>
<tr class="separator:a5730381afa43431447788ad493eb57b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c9e4ec5c92bd75be89f7afbb60935e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a30c9e4ec5c92bd75be89f7afbb60935e">UOTGHS_DEVIDR_UPRSMEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a30c9e4ec5c92bd75be89f7afbb60935e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Upstream Resume Interrupt Disable  <br /></td></tr>
<tr class="separator:a30c9e4ec5c92bd75be89f7afbb60935e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ac7fa09680bd85f9405880d2667921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a92ac7fa09680bd85f9405880d2667921">UOTGHS_DEVIDR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a92ac7fa09680bd85f9405880d2667921"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:a92ac7fa09680bd85f9405880d2667921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cfd2d295f847c72c4fc0f53e6255b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4cfd2d295f847c72c4fc0f53e6255b7d">UOTGHS_DEVIDR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a4cfd2d295f847c72c4fc0f53e6255b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a4cfd2d295f847c72c4fc0f53e6255b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387278cece0841251583ad26b29e0a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a387278cece0841251583ad26b29e0a70">UOTGHS_DEVIDR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a387278cece0841251583ad26b29e0a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:a387278cece0841251583ad26b29e0a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba525462e36fad530e28f4785e4df4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aba525462e36fad530e28f4785e4df4b4">UOTGHS_DEVIDR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aba525462e36fad530e28f4785e4df4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:aba525462e36fad530e28f4785e4df4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671a66169a9df53b0b2047443128ed3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a671a66169a9df53b0b2047443128ed3e">UOTGHS_DEVIDR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a671a66169a9df53b0b2047443128ed3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:a671a66169a9df53b0b2047443128ed3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebca4140aa2345e74016bee79c729445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aebca4140aa2345e74016bee79c729445">UOTGHS_DEVIDR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aebca4140aa2345e74016bee79c729445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:aebca4140aa2345e74016bee79c729445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cf1e2ca024c6ebb8321f32980dfa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a02cf1e2ca024c6ebb8321f32980dfa48">UOTGHS_DEVIDR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a02cf1e2ca024c6ebb8321f32980dfa48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:a02cf1e2ca024c6ebb8321f32980dfa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24c1b57c32247f0d4e615ab448d568b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad24c1b57c32247f0d4e615ab448d568b">UOTGHS_DEVIDR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ad24c1b57c32247f0d4e615ab448d568b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 7 Interrupt Disable  <br /></td></tr>
<tr class="separator:ad24c1b57c32247f0d4e615ab448d568b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51471e3401df72775b0dc5a0cfd05353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a51471e3401df72775b0dc5a0cfd05353">UOTGHS_DEVIDR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a51471e3401df72775b0dc5a0cfd05353"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 8 Interrupt Disable  <br /></td></tr>
<tr class="separator:a51471e3401df72775b0dc5a0cfd05353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bc7d37cac6d359644d76fd4a2a60b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae9bc7d37cac6d359644d76fd4a2a60b5">UOTGHS_DEVIDR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ae9bc7d37cac6d359644d76fd4a2a60b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) Endpoint 9 Interrupt Disable  <br /></td></tr>
<tr class="separator:ae9bc7d37cac6d359644d76fd4a2a60b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8405e41c483a33b253bb57bdcb9d1a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8405e41c483a33b253bb57bdcb9d1a8d">UOTGHS_DEVIDR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a8405e41c483a33b253bb57bdcb9d1a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) DMA Channel 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a8405e41c483a33b253bb57bdcb9d1a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34bacf71910d0bb4b749361a16aaa99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae34bacf71910d0bb4b749361a16aaa99">UOTGHS_DEVIDR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ae34bacf71910d0bb4b749361a16aaa99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) DMA Channel 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:ae34bacf71910d0bb4b749361a16aaa99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8b21a4f1819e984867ced561e53458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8b8b21a4f1819e984867ced561e53458">UOTGHS_DEVIDR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a8b8b21a4f1819e984867ced561e53458"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) DMA Channel 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:a8b8b21a4f1819e984867ced561e53458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d4ec21cc7e264e6fee2a58a7e36a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa8d4ec21cc7e264e6fee2a58a7e36a94">UOTGHS_DEVIDR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:aa8d4ec21cc7e264e6fee2a58a7e36a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) DMA Channel 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:aa8d4ec21cc7e264e6fee2a58a7e36a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed3a75b0ae28ebab5f30bc54f73b35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaed3a75b0ae28ebab5f30bc54f73b35b">UOTGHS_DEVIDR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aaed3a75b0ae28ebab5f30bc54f73b35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) DMA Channel 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:aaed3a75b0ae28ebab5f30bc54f73b35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc740fc4d308aa76fe4a38b0838a27cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acc740fc4d308aa76fe4a38b0838a27cd">UOTGHS_DEVIDR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:acc740fc4d308aa76fe4a38b0838a27cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIDR) DMA Channel 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:acc740fc4d308aa76fe4a38b0838a27cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c150930130808352287ed3110309cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6c150930130808352287ed3110309cb0">UOTGHS_DEVIER_SUSPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6c150930130808352287ed3110309cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Suspend Interrupt Enable  <br /></td></tr>
<tr class="separator:a6c150930130808352287ed3110309cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad382ccf65fa4bfe604d9cdf7784b78bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad382ccf65fa4bfe604d9cdf7784b78bc">UOTGHS_DEVIER_MSOFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ad382ccf65fa4bfe604d9cdf7784b78bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Micro Start of Frame Interrupt Enable  <br /></td></tr>
<tr class="separator:ad382ccf65fa4bfe604d9cdf7784b78bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a45b85daf82a41fed71aa5c9e438cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4a45b85daf82a41fed71aa5c9e438cdb">UOTGHS_DEVIER_SOFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a4a45b85daf82a41fed71aa5c9e438cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Start of Frame Interrupt Enable  <br /></td></tr>
<tr class="separator:a4a45b85daf82a41fed71aa5c9e438cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4519f9d0e669a6dc173ca72d615ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aac4519f9d0e669a6dc173ca72d615ba7">UOTGHS_DEVIER_EORSTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aac4519f9d0e669a6dc173ca72d615ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) End of Reset Interrupt Enable  <br /></td></tr>
<tr class="separator:aac4519f9d0e669a6dc173ca72d615ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789e7618a0dc70ff610e28ef2d7ca4f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a789e7618a0dc70ff610e28ef2d7ca4f4">UOTGHS_DEVIER_WAKEUPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a789e7618a0dc70ff610e28ef2d7ca4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Wake-Up Interrupt Enable  <br /></td></tr>
<tr class="separator:a789e7618a0dc70ff610e28ef2d7ca4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5bae055e479dbbc41fb9df4c69e3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f5bae055e479dbbc41fb9df4c69e3ca">UOTGHS_DEVIER_EORSMES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a1f5bae055e479dbbc41fb9df4c69e3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) End of Resume Interrupt Enable  <br /></td></tr>
<tr class="separator:a1f5bae055e479dbbc41fb9df4c69e3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f35f2c54e1c444252b5ec1debe623f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6f35f2c54e1c444252b5ec1debe623f9">UOTGHS_DEVIER_UPRSMES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a6f35f2c54e1c444252b5ec1debe623f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Upstream Resume Interrupt Enable  <br /></td></tr>
<tr class="separator:a6f35f2c54e1c444252b5ec1debe623f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242cd2f3ab62afe7fd21b82559f55a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a242cd2f3ab62afe7fd21b82559f55a0c">UOTGHS_DEVIER_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a242cd2f3ab62afe7fd21b82559f55a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:a242cd2f3ab62afe7fd21b82559f55a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaaddb3516fdc43a450559a1266da642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaaaddb3516fdc43a450559a1266da642">UOTGHS_DEVIER_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aaaaddb3516fdc43a450559a1266da642"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:aaaaddb3516fdc43a450559a1266da642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e7daada188fc992db2b50ebd9072ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a15e7daada188fc992db2b50ebd9072ea">UOTGHS_DEVIER_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a15e7daada188fc992db2b50ebd9072ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a15e7daada188fc992db2b50ebd9072ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80348ddd65a7b583fa0e9b52cf5090e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af80348ddd65a7b583fa0e9b52cf5090e">UOTGHS_DEVIER_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:af80348ddd65a7b583fa0e9b52cf5090e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:af80348ddd65a7b583fa0e9b52cf5090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949e46c489064cc5530b1a5e5ce272b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a949e46c489064cc5530b1a5e5ce272b3">UOTGHS_DEVIER_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a949e46c489064cc5530b1a5e5ce272b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:a949e46c489064cc5530b1a5e5ce272b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc336b7e255c74994eb28fb73eb34747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acc336b7e255c74994eb28fb73eb34747">UOTGHS_DEVIER_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:acc336b7e255c74994eb28fb73eb34747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:acc336b7e255c74994eb28fb73eb34747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51396c1093dce19259962ac969a9fdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a51396c1093dce19259962ac969a9fdd2">UOTGHS_DEVIER_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a51396c1093dce19259962ac969a9fdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a51396c1093dce19259962ac969a9fdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c58fe7cf934cf030fd73ebb2e89a495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6c58fe7cf934cf030fd73ebb2e89a495">UOTGHS_DEVIER_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a6c58fe7cf934cf030fd73ebb2e89a495"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 7 Interrupt Enable  <br /></td></tr>
<tr class="separator:a6c58fe7cf934cf030fd73ebb2e89a495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73494d17e340e15ef10dfdda987939e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad73494d17e340e15ef10dfdda987939e">UOTGHS_DEVIER_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ad73494d17e340e15ef10dfdda987939e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 8 Interrupt Enable  <br /></td></tr>
<tr class="separator:ad73494d17e340e15ef10dfdda987939e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7beb89e0367582bc1d68eefe2c59abaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7beb89e0367582bc1d68eefe2c59abaf">UOTGHS_DEVIER_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a7beb89e0367582bc1d68eefe2c59abaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) Endpoint 9 Interrupt Enable  <br /></td></tr>
<tr class="separator:a7beb89e0367582bc1d68eefe2c59abaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239e645aabeb3ed6acb91660820d691d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a239e645aabeb3ed6acb91660820d691d">UOTGHS_DEVIER_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a239e645aabeb3ed6acb91660820d691d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) DMA Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:a239e645aabeb3ed6acb91660820d691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4126e756680509354ea5d9406a7b3218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4126e756680509354ea5d9406a7b3218">UOTGHS_DEVIER_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a4126e756680509354ea5d9406a7b3218"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) DMA Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a4126e756680509354ea5d9406a7b3218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e0c380ff612af1ffa60d5d8f952a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a00e0c380ff612af1ffa60d5d8f952a37">UOTGHS_DEVIER_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a00e0c380ff612af1ffa60d5d8f952a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) DMA Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:a00e0c380ff612af1ffa60d5d8f952a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38183f0c93ff8e3903549a95ff85c38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a38183f0c93ff8e3903549a95ff85c38d">UOTGHS_DEVIER_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a38183f0c93ff8e3903549a95ff85c38d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) DMA Channel 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:a38183f0c93ff8e3903549a95ff85c38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa202cda79c7b15cecc4a5116c79d1d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa202cda79c7b15cecc4a5116c79d1d1f">UOTGHS_DEVIER_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aa202cda79c7b15cecc4a5116c79d1d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) DMA Channel 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:aa202cda79c7b15cecc4a5116c79d1d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369cbe795537111c500844b47dfa4531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a369cbe795537111c500844b47dfa4531">UOTGHS_DEVIER_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a369cbe795537111c500844b47dfa4531"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVIER) DMA Channel 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a369cbe795537111c500844b47dfa4531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afbb82ce4e9af604975fd1914bdaf87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5afbb82ce4e9af604975fd1914bdaf87">UOTGHS_DEVEPT_EPEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5afbb82ce4e9af604975fd1914bdaf87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 0 Enable  <br /></td></tr>
<tr class="separator:a5afbb82ce4e9af604975fd1914bdaf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac057c21049643536fa9cc9d071e45b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac057c21049643536fa9cc9d071e45b37">UOTGHS_DEVEPT_EPEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ac057c21049643536fa9cc9d071e45b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 1 Enable  <br /></td></tr>
<tr class="separator:ac057c21049643536fa9cc9d071e45b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea22598a68309d9b09f34e44eb5e0573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aea22598a68309d9b09f34e44eb5e0573">UOTGHS_DEVEPT_EPEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aea22598a68309d9b09f34e44eb5e0573"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 2 Enable  <br /></td></tr>
<tr class="separator:aea22598a68309d9b09f34e44eb5e0573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d72a76c75d685299492402d7431c3db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9d72a76c75d685299492402d7431c3db">UOTGHS_DEVEPT_EPEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a9d72a76c75d685299492402d7431c3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 3 Enable  <br /></td></tr>
<tr class="separator:a9d72a76c75d685299492402d7431c3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe1ad86ad1abbd16eba8afcf2115f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0fe1ad86ad1abbd16eba8afcf2115f2f">UOTGHS_DEVEPT_EPEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0fe1ad86ad1abbd16eba8afcf2115f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 4 Enable  <br /></td></tr>
<tr class="separator:a0fe1ad86ad1abbd16eba8afcf2115f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe55eefa4f523c8ea26a46e9b16d7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abfe55eefa4f523c8ea26a46e9b16d7bd">UOTGHS_DEVEPT_EPEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:abfe55eefa4f523c8ea26a46e9b16d7bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 5 Enable  <br /></td></tr>
<tr class="separator:abfe55eefa4f523c8ea26a46e9b16d7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74e3b126f2145b385052156871335ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab74e3b126f2145b385052156871335ab">UOTGHS_DEVEPT_EPEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ab74e3b126f2145b385052156871335ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 6 Enable  <br /></td></tr>
<tr class="separator:ab74e3b126f2145b385052156871335ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec904d7ce562e6bd90d2237f821bf8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3ec904d7ce562e6bd90d2237f821bf8a">UOTGHS_DEVEPT_EPEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3ec904d7ce562e6bd90d2237f821bf8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 7 Enable  <br /></td></tr>
<tr class="separator:a3ec904d7ce562e6bd90d2237f821bf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b0b5e07585a7bef66fbb789880ddc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a94b0b5e07585a7bef66fbb789880ddc5">UOTGHS_DEVEPT_EPEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a94b0b5e07585a7bef66fbb789880ddc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 8 Enable  <br /></td></tr>
<tr class="separator:a94b0b5e07585a7bef66fbb789880ddc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b034075b925e9a55e87edd9af52816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a84b034075b925e9a55e87edd9af52816">UOTGHS_DEVEPT_EPRST0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a84b034075b925e9a55e87edd9af52816"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 0 Reset  <br /></td></tr>
<tr class="separator:a84b034075b925e9a55e87edd9af52816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87feea1760d9343e6a1aecd529b255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4b87feea1760d9343e6a1aecd529b255">UOTGHS_DEVEPT_EPRST1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a4b87feea1760d9343e6a1aecd529b255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 1 Reset  <br /></td></tr>
<tr class="separator:a4b87feea1760d9343e6a1aecd529b255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc85da7dbbb5bcb830d1b3e5bc79d19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abc85da7dbbb5bcb830d1b3e5bc79d19b">UOTGHS_DEVEPT_EPRST2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:abc85da7dbbb5bcb830d1b3e5bc79d19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 2 Reset  <br /></td></tr>
<tr class="separator:abc85da7dbbb5bcb830d1b3e5bc79d19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fca49e3581ae36e009ef3b705cb76c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3fca49e3581ae36e009ef3b705cb76c4">UOTGHS_DEVEPT_EPRST3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a3fca49e3581ae36e009ef3b705cb76c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 3 Reset  <br /></td></tr>
<tr class="separator:a3fca49e3581ae36e009ef3b705cb76c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9d6c65b10059ef1710e048615b43af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afd9d6c65b10059ef1710e048615b43af">UOTGHS_DEVEPT_EPRST4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:afd9d6c65b10059ef1710e048615b43af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 4 Reset  <br /></td></tr>
<tr class="separator:afd9d6c65b10059ef1710e048615b43af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad8859cc0656d51a15be32e25458910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adad8859cc0656d51a15be32e25458910">UOTGHS_DEVEPT_EPRST5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:adad8859cc0656d51a15be32e25458910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 5 Reset  <br /></td></tr>
<tr class="separator:adad8859cc0656d51a15be32e25458910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c873367932e408c58cd67956f078d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2c873367932e408c58cd67956f078d13">UOTGHS_DEVEPT_EPRST6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a2c873367932e408c58cd67956f078d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 6 Reset  <br /></td></tr>
<tr class="separator:a2c873367932e408c58cd67956f078d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07416fa529b52df38bbbeacf08851bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a07416fa529b52df38bbbeacf08851bd3">UOTGHS_DEVEPT_EPRST7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a07416fa529b52df38bbbeacf08851bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 7 Reset  <br /></td></tr>
<tr class="separator:a07416fa529b52df38bbbeacf08851bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a320d6dd3a483cbaf21c3dc4fde2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a19a320d6dd3a483cbaf21c3dc4fde2cc">UOTGHS_DEVEPT_EPRST8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a19a320d6dd3a483cbaf21c3dc4fde2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPT) Endpoint 8 Reset  <br /></td></tr>
<tr class="separator:a19a320d6dd3a483cbaf21c3dc4fde2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45847d0ee5509229aa820e95b456ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a45847d0ee5509229aa820e95b456ff06">UOTGHS_DEVFNUM_MFNUM_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a45847d0ee5509229aa820e95b456ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c81b972b8eb136b355ce26f916bcca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae1c81b972b8eb136b355ce26f916bcca">UOTGHS_DEVFNUM_MFNUM_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#a45847d0ee5509229aa820e95b456ff06">UOTGHS_DEVFNUM_MFNUM_Pos</a>)</td></tr>
<tr class="memdesc:ae1c81b972b8eb136b355ce26f916bcca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVFNUM) Micro Frame Number  <br /></td></tr>
<tr class="separator:ae1c81b972b8eb136b355ce26f916bcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b2399d9d523e32228bc47fb1cedb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a83b2399d9d523e32228bc47fb1cedb33">UOTGHS_DEVFNUM_FNUM_Pos</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a83b2399d9d523e32228bc47fb1cedb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a277f43e6b8db5869580327c5509d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab4a277f43e6b8db5869580327c5509d2">UOTGHS_DEVFNUM_FNUM_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a83b2399d9d523e32228bc47fb1cedb33">UOTGHS_DEVFNUM_FNUM_Pos</a>)</td></tr>
<tr class="memdesc:ab4a277f43e6b8db5869580327c5509d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVFNUM) Frame Number  <br /></td></tr>
<tr class="separator:ab4a277f43e6b8db5869580327c5509d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c94af46b569a95027fba5b5cd12554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac9c94af46b569a95027fba5b5cd12554">UOTGHS_DEVFNUM_FNCERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ac9c94af46b569a95027fba5b5cd12554"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVFNUM) Frame Number CRC Error  <br /></td></tr>
<tr class="separator:ac9c94af46b569a95027fba5b5cd12554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5dec0b99328e6815071573cffd06dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae5dec0b99328e6815071573cffd06dae">UOTGHS_DEVEPTCFG_ALLOC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ae5dec0b99328e6815071573cffd06dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Endpoint Memory Allocate  <br /></td></tr>
<tr class="separator:ae5dec0b99328e6815071573cffd06dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47222b5fafee087b8af2e578db19b29f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a47222b5fafee087b8af2e578db19b29f">UOTGHS_DEVEPTCFG_EPBK_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a47222b5fafee087b8af2e578db19b29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5108d5b6d1523847587275e5bebcc5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5108d5b6d1523847587275e5bebcc5b7">UOTGHS_DEVEPTCFG_EPBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a47222b5fafee087b8af2e578db19b29f">UOTGHS_DEVEPTCFG_EPBK_Pos</a>)</td></tr>
<tr class="memdesc:a5108d5b6d1523847587275e5bebcc5b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Endpoint Banks  <br /></td></tr>
<tr class="separator:a5108d5b6d1523847587275e5bebcc5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209da08fa1de5cfa2308162a9620de46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a209da08fa1de5cfa2308162a9620de46">UOTGHS_DEVEPTCFG_EPBK</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a5108d5b6d1523847587275e5bebcc5b7">UOTGHS_DEVEPTCFG_EPBK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a47222b5fafee087b8af2e578db19b29f">UOTGHS_DEVEPTCFG_EPBK_Pos</a>)))</td></tr>
<tr class="separator:a209da08fa1de5cfa2308162a9620de46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875f32f9d09298b5e573d3f61274efa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a875f32f9d09298b5e573d3f61274efa0">UOTGHS_DEVEPTCFG_EPBK_1_BANK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a875f32f9d09298b5e573d3f61274efa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Single-bank endpoint  <br /></td></tr>
<tr class="separator:a875f32f9d09298b5e573d3f61274efa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56dccadd8c42a03b25a44c9163237007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a56dccadd8c42a03b25a44c9163237007">UOTGHS_DEVEPTCFG_EPBK_2_BANK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a56dccadd8c42a03b25a44c9163237007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Double-bank endpoint  <br /></td></tr>
<tr class="separator:a56dccadd8c42a03b25a44c9163237007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cfade80aca42aade47e3a8d5519dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a73cfade80aca42aade47e3a8d5519dec">UOTGHS_DEVEPTCFG_EPBK_3_BANK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a73cfade80aca42aade47e3a8d5519dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Triple-bank endpoint  <br /></td></tr>
<tr class="separator:a73cfade80aca42aade47e3a8d5519dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2ef8b71d6ff4660ebd5a98ce94549a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afe2ef8b71d6ff4660ebd5a98ce94549a">UOTGHS_DEVEPTCFG_EPSIZE_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:afe2ef8b71d6ff4660ebd5a98ce94549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd8ae3b5b26139b97fd743b87787511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9cd8ae3b5b26139b97fd743b87787511">UOTGHS_DEVEPTCFG_EPSIZE_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#afe2ef8b71d6ff4660ebd5a98ce94549a">UOTGHS_DEVEPTCFG_EPSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a9cd8ae3b5b26139b97fd743b87787511"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Endpoint Size  <br /></td></tr>
<tr class="separator:a9cd8ae3b5b26139b97fd743b87787511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1112fa52c3373f9cd57e22d4abc61a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab1112fa52c3373f9cd57e22d4abc61a3">UOTGHS_DEVEPTCFG_EPSIZE</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a9cd8ae3b5b26139b97fd743b87787511">UOTGHS_DEVEPTCFG_EPSIZE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#afe2ef8b71d6ff4660ebd5a98ce94549a">UOTGHS_DEVEPTCFG_EPSIZE_Pos</a>)))</td></tr>
<tr class="separator:ab1112fa52c3373f9cd57e22d4abc61a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f1d4fb5b6bd694d3e2f3027cda125e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a17f1d4fb5b6bd694d3e2f3027cda125e">UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a17f1d4fb5b6bd694d3e2f3027cda125e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 8 bytes  <br /></td></tr>
<tr class="separator:a17f1d4fb5b6bd694d3e2f3027cda125e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cf1cb6d15135768b4dd7d6d8b4af91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a73cf1cb6d15135768b4dd7d6d8b4af91">UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a73cf1cb6d15135768b4dd7d6d8b4af91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 16 bytes  <br /></td></tr>
<tr class="separator:a73cf1cb6d15135768b4dd7d6d8b4af91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cfbd32f89485c37cab2f43113ba50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab0cfbd32f89485c37cab2f43113ba50b">UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ab0cfbd32f89485c37cab2f43113ba50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 32 bytes  <br /></td></tr>
<tr class="separator:ab0cfbd32f89485c37cab2f43113ba50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200cb435d618626c9b6ebdfe87a04fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a200cb435d618626c9b6ebdfe87a04fed">UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a200cb435d618626c9b6ebdfe87a04fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 64 bytes  <br /></td></tr>
<tr class="separator:a200cb435d618626c9b6ebdfe87a04fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4cddbf4c290252a23e0bb5f5cb75b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aac4cddbf4c290252a23e0bb5f5cb75b7">UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aac4cddbf4c290252a23e0bb5f5cb75b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 128 bytes  <br /></td></tr>
<tr class="separator:aac4cddbf4c290252a23e0bb5f5cb75b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a20370835c77cca40bd9d0f6f620237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0a20370835c77cca40bd9d0f6f620237">UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0a20370835c77cca40bd9d0f6f620237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 256 bytes  <br /></td></tr>
<tr class="separator:a0a20370835c77cca40bd9d0f6f620237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1503a81ec4588729f3ca2f7b51efc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad1503a81ec4588729f3ca2f7b51efc34">UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad1503a81ec4588729f3ca2f7b51efc34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 512 bytes  <br /></td></tr>
<tr class="separator:ad1503a81ec4588729f3ca2f7b51efc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fd50764bdaa9430d9b1ccc133ce104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af4fd50764bdaa9430d9b1ccc133ce104">UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:af4fd50764bdaa9430d9b1ccc133ce104"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 1024 bytes  <br /></td></tr>
<tr class="separator:af4fd50764bdaa9430d9b1ccc133ce104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7caffed8a31474dd0dbb32c3dea037a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7caffed8a31474dd0dbb32c3dea037a6">UOTGHS_DEVEPTCFG_EPDIR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a7caffed8a31474dd0dbb32c3dea037a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Endpoint Direction  <br /></td></tr>
<tr class="separator:a7caffed8a31474dd0dbb32c3dea037a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eed29d214dfe9708bcb02a1a504bbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0eed29d214dfe9708bcb02a1a504bbea">UOTGHS_DEVEPTCFG_EPDIR_OUT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a0eed29d214dfe9708bcb02a1a504bbea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) The endpoint direction is OUT.  <br /></td></tr>
<tr class="separator:a0eed29d214dfe9708bcb02a1a504bbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caea96a186d181ede754498b421b282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9caea96a186d181ede754498b421b282">UOTGHS_DEVEPTCFG_EPDIR_IN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9caea96a186d181ede754498b421b282"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) The endpoint direction is IN (nor for control endpoints).  <br /></td></tr>
<tr class="separator:a9caea96a186d181ede754498b421b282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a02786d5b94baaeb3de78a23a51127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a48a02786d5b94baaeb3de78a23a51127">UOTGHS_DEVEPTCFG_AUTOSW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a48a02786d5b94baaeb3de78a23a51127"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Automatic Switch  <br /></td></tr>
<tr class="separator:a48a02786d5b94baaeb3de78a23a51127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf69c11a2721a5018c362567ea2d2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7cf69c11a2721a5018c362567ea2d2a9">UOTGHS_DEVEPTCFG_EPTYPE_Pos</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a7cf69c11a2721a5018c362567ea2d2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5865aa467a8954d42363d20277984203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5865aa467a8954d42363d20277984203">UOTGHS_DEVEPTCFG_EPTYPE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a7cf69c11a2721a5018c362567ea2d2a9">UOTGHS_DEVEPTCFG_EPTYPE_Pos</a>)</td></tr>
<tr class="memdesc:a5865aa467a8954d42363d20277984203"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Endpoint Type  <br /></td></tr>
<tr class="separator:a5865aa467a8954d42363d20277984203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37803258f3e9bbb1c6e05c6fd9e9f235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a37803258f3e9bbb1c6e05c6fd9e9f235">UOTGHS_DEVEPTCFG_EPTYPE</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a5865aa467a8954d42363d20277984203">UOTGHS_DEVEPTCFG_EPTYPE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a7cf69c11a2721a5018c362567ea2d2a9">UOTGHS_DEVEPTCFG_EPTYPE_Pos</a>)))</td></tr>
<tr class="separator:a37803258f3e9bbb1c6e05c6fd9e9f235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa163df51b3536a584a2c1f00271cc30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa163df51b3536a584a2c1f00271cc30c">UOTGHS_DEVEPTCFG_EPTYPE_CTRL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td></tr>
<tr class="memdesc:aa163df51b3536a584a2c1f00271cc30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Control  <br /></td></tr>
<tr class="separator:aa163df51b3536a584a2c1f00271cc30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f92c547217a00d1171074181ed02702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4f92c547217a00d1171074181ed02702">UOTGHS_DEVEPTCFG_EPTYPE_ISO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a4f92c547217a00d1171074181ed02702"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Isochronous  <br /></td></tr>
<tr class="separator:a4f92c547217a00d1171074181ed02702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173cfb7915dc29edf491a62ffc1b6fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a173cfb7915dc29edf491a62ffc1b6fcc">UOTGHS_DEVEPTCFG_EPTYPE_BLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a173cfb7915dc29edf491a62ffc1b6fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Bulk  <br /></td></tr>
<tr class="separator:a173cfb7915dc29edf491a62ffc1b6fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c48d0ff6bf9ac125d748c518f84df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a19c48d0ff6bf9ac125d748c518f84df0">UOTGHS_DEVEPTCFG_EPTYPE_INTRPT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a19c48d0ff6bf9ac125d748c518f84df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Interrupt  <br /></td></tr>
<tr class="separator:a19c48d0ff6bf9ac125d748c518f84df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac587f5e640f44e00eee3a2fb41a90f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac587f5e640f44e00eee3a2fb41a90f70">UOTGHS_DEVEPTCFG_NBTRANS_Pos</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ac587f5e640f44e00eee3a2fb41a90f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10f4482d032283bff4cd0f950b09d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac10f4482d032283bff4cd0f950b09d99">UOTGHS_DEVEPTCFG_NBTRANS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ac587f5e640f44e00eee3a2fb41a90f70">UOTGHS_DEVEPTCFG_NBTRANS_Pos</a>)</td></tr>
<tr class="memdesc:ac10f4482d032283bff4cd0f950b09d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) Number of transaction per microframe for isochronous endpoint  <br /></td></tr>
<tr class="separator:ac10f4482d032283bff4cd0f950b09d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d44d81829f3ed37ab2096492dd1c8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3d44d81829f3ed37ab2096492dd1c8ef">UOTGHS_DEVEPTCFG_NBTRANS</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ac10f4482d032283bff4cd0f950b09d99">UOTGHS_DEVEPTCFG_NBTRANS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ac587f5e640f44e00eee3a2fb41a90f70">UOTGHS_DEVEPTCFG_NBTRANS_Pos</a>)))</td></tr>
<tr class="separator:a3d44d81829f3ed37ab2096492dd1c8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfccc43fcd91de4d53ac67d64144fb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adfccc43fcd91de4d53ac67d64144fb15">UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:adfccc43fcd91de4d53ac67d64144fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) reserved to endpoint that does not have the high-bandwidth isochronous capability.  <br /></td></tr>
<tr class="separator:adfccc43fcd91de4d53ac67d64144fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a98cafeeab5d8727f5f7e36e165434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a05a98cafeeab5d8727f5f7e36e165434">UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a05a98cafeeab5d8727f5f7e36e165434"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) default value: one transaction per micro-frame.  <br /></td></tr>
<tr class="separator:a05a98cafeeab5d8727f5f7e36e165434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3e7929850fa77be5f553c0801de6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0a3e7929850fa77be5f553c0801de6a9">UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS</a>&#160;&#160;&#160;(0x2u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a0a3e7929850fa77be5f553c0801de6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 2 transactions per micro-frame. This endpoint should be configured as double-bank.  <br /></td></tr>
<tr class="separator:a0a3e7929850fa77be5f553c0801de6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d53bbd67b55682822fd90b60b8d834e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0d53bbd67b55682822fd90b60b8d834e">UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS</a>&#160;&#160;&#160;(0x3u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a0d53bbd67b55682822fd90b60b8d834e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTCFG[10]) 3 transactions per micro-frame. This endpoint should be configured as triple-bank.  <br /></td></tr>
<tr class="separator:a0d53bbd67b55682822fd90b60b8d834e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01df42c6f07a601c7cebdc23e1ae61e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a01df42c6f07a601c7cebdc23e1ae61e9">UOTGHS_DEVEPTISR_TXINI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a01df42c6f07a601c7cebdc23e1ae61e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Transmitted IN Data Interrupt  <br /></td></tr>
<tr class="separator:a01df42c6f07a601c7cebdc23e1ae61e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fbdf0bad20571f1bdb1afdb5c9ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af0fbdf0bad20571f1bdb1afdb5c9ae09">UOTGHS_DEVEPTISR_RXOUTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af0fbdf0bad20571f1bdb1afdb5c9ae09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Received OUT Data Interrupt  <br /></td></tr>
<tr class="separator:af0fbdf0bad20571f1bdb1afdb5c9ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4ef79c9d7d8cdd6e2c9c56c2490064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9f4ef79c9d7d8cdd6e2c9c56c2490064">UOTGHS_DEVEPTISR_RXSTPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a9f4ef79c9d7d8cdd6e2c9c56c2490064"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Received SETUP Interrupt  <br /></td></tr>
<tr class="separator:a9f4ef79c9d7d8cdd6e2c9c56c2490064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bdd0bccf39c7b3718997e4a2cf227f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a59bdd0bccf39c7b3718997e4a2cf227f">UOTGHS_DEVEPTISR_NAKOUTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a59bdd0bccf39c7b3718997e4a2cf227f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) NAKed OUT Interrupt  <br /></td></tr>
<tr class="separator:a59bdd0bccf39c7b3718997e4a2cf227f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bdc049d3b0dacd9f25342057db6dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a91bdc049d3b0dacd9f25342057db6dfd">UOTGHS_DEVEPTISR_NAKINI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a91bdc049d3b0dacd9f25342057db6dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) NAKed IN Interrupt  <br /></td></tr>
<tr class="separator:a91bdc049d3b0dacd9f25342057db6dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc8e0d98ce5a2f23407790e220068d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7cc8e0d98ce5a2f23407790e220068d4">UOTGHS_DEVEPTISR_OVERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7cc8e0d98ce5a2f23407790e220068d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Overflow Interrupt  <br /></td></tr>
<tr class="separator:a7cc8e0d98ce5a2f23407790e220068d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb8907c6658503fa3b4e07db81ece65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7cb8907c6658503fa3b4e07db81ece65">UOTGHS_DEVEPTISR_STALLEDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7cb8907c6658503fa3b4e07db81ece65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) STALLed Interrupt  <br /></td></tr>
<tr class="separator:a7cb8907c6658503fa3b4e07db81ece65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243a326c6d1d268fd0ed330d84f73c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a243a326c6d1d268fd0ed330d84f73c94">UOTGHS_DEVEPTISR_SHORTPACKET</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a243a326c6d1d268fd0ed330d84f73c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Short Packet Interrupt  <br /></td></tr>
<tr class="separator:a243a326c6d1d268fd0ed330d84f73c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c25a02896a77a8a265acea4368d2f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3c25a02896a77a8a265acea4368d2f1e">UOTGHS_DEVEPTISR_DTSEQ_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3c25a02896a77a8a265acea4368d2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5095c4b33fb4341842849a2e43b8e37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5095c4b33fb4341842849a2e43b8e37f">UOTGHS_DEVEPTISR_DTSEQ_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a3c25a02896a77a8a265acea4368d2f1e">UOTGHS_DEVEPTISR_DTSEQ_Pos</a>)</td></tr>
<tr class="memdesc:a5095c4b33fb4341842849a2e43b8e37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Data Toggle Sequence  <br /></td></tr>
<tr class="separator:a5095c4b33fb4341842849a2e43b8e37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4b26c7eb0892e1e760d4ade4e13a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9e4b26c7eb0892e1e760d4ade4e13a7c">UOTGHS_DEVEPTISR_DTSEQ_DATA0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9e4b26c7eb0892e1e760d4ade4e13a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Data0 toggle sequence  <br /></td></tr>
<tr class="separator:a9e4b26c7eb0892e1e760d4ade4e13a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfa60a9f9bfe139b50d7b0259b1ab38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abcfa60a9f9bfe139b50d7b0259b1ab38">UOTGHS_DEVEPTISR_DTSEQ_DATA1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abcfa60a9f9bfe139b50d7b0259b1ab38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Data1 toggle sequence  <br /></td></tr>
<tr class="separator:abcfa60a9f9bfe139b50d7b0259b1ab38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34c6962b3dc554d27a77a95a165e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af34c6962b3dc554d27a77a95a165e8f3">UOTGHS_DEVEPTISR_DTSEQ_DATA2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af34c6962b3dc554d27a77a95a165e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint  <br /></td></tr>
<tr class="separator:af34c6962b3dc554d27a77a95a165e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe2eaa76af309938e02c87642b9a273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abfe2eaa76af309938e02c87642b9a273">UOTGHS_DEVEPTISR_DTSEQ_MDATA</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abfe2eaa76af309938e02c87642b9a273"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint  <br /></td></tr>
<tr class="separator:abfe2eaa76af309938e02c87642b9a273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b2f79cc8f7ed2533142cbb53f78c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae4b2f79cc8f7ed2533142cbb53f78c61">UOTGHS_DEVEPTISR_NBUSYBK_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ae4b2f79cc8f7ed2533142cbb53f78c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf0cced3af8976a3f5c0a7474012fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aacf0cced3af8976a3f5c0a7474012fcf">UOTGHS_DEVEPTISR_NBUSYBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ae4b2f79cc8f7ed2533142cbb53f78c61">UOTGHS_DEVEPTISR_NBUSYBK_Pos</a>)</td></tr>
<tr class="memdesc:aacf0cced3af8976a3f5c0a7474012fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Number of Busy Banks  <br /></td></tr>
<tr class="separator:aacf0cced3af8976a3f5c0a7474012fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c0fa30c75fe5ac0158b36477092d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab6c0fa30c75fe5ac0158b36477092d0b">UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ab6c0fa30c75fe5ac0158b36477092d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) 0 busy bank (all banks free)  <br /></td></tr>
<tr class="separator:ab6c0fa30c75fe5ac0158b36477092d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeff5dd876a83f3439d8d9c7444eaf07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afeff5dd876a83f3439d8d9c7444eaf07">UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:afeff5dd876a83f3439d8d9c7444eaf07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) 1 busy bank  <br /></td></tr>
<tr class="separator:afeff5dd876a83f3439d8d9c7444eaf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9629d67cb88231483d1905aa8d936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f9629d67cb88231483d1905aa8d936c">UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a1f9629d67cb88231483d1905aa8d936c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) 2 busy banks  <br /></td></tr>
<tr class="separator:a1f9629d67cb88231483d1905aa8d936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd560811e0dc6179f424f1753b40d05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afd560811e0dc6179f424f1753b40d05b">UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:afd560811e0dc6179f424f1753b40d05b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) 3 busy banks  <br /></td></tr>
<tr class="separator:afd560811e0dc6179f424f1753b40d05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13155674f521f146e10d61cc84b7255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad13155674f521f146e10d61cc84b7255">UOTGHS_DEVEPTISR_CURRBK_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ad13155674f521f146e10d61cc84b7255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70834fd5dcd2d4935741fa42e82ee87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac70834fd5dcd2d4935741fa42e82ee87">UOTGHS_DEVEPTISR_CURRBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ad13155674f521f146e10d61cc84b7255">UOTGHS_DEVEPTISR_CURRBK_Pos</a>)</td></tr>
<tr class="memdesc:ac70834fd5dcd2d4935741fa42e82ee87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Current Bank  <br /></td></tr>
<tr class="separator:ac70834fd5dcd2d4935741fa42e82ee87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba5a1ebd5cd0b1290b6eeb2981ce49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afba5a1ebd5cd0b1290b6eeb2981ce49b">UOTGHS_DEVEPTISR_CURRBK_BANK0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:afba5a1ebd5cd0b1290b6eeb2981ce49b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Current bank is bank0  <br /></td></tr>
<tr class="separator:afba5a1ebd5cd0b1290b6eeb2981ce49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bfa15fb0e122f3156e653108ea5a568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6bfa15fb0e122f3156e653108ea5a568">UOTGHS_DEVEPTISR_CURRBK_BANK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a6bfa15fb0e122f3156e653108ea5a568"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Current bank is bank1  <br /></td></tr>
<tr class="separator:a6bfa15fb0e122f3156e653108ea5a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcbe41eac4b7315cf0235b93f6b8ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8bcbe41eac4b7315cf0235b93f6b8ae3">UOTGHS_DEVEPTISR_CURRBK_BANK2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a8bcbe41eac4b7315cf0235b93f6b8ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Current bank is bank2  <br /></td></tr>
<tr class="separator:a8bcbe41eac4b7315cf0235b93f6b8ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6b424e86c58f50eb5bbc1d5e9fcbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6a6b424e86c58f50eb5bbc1d5e9fcbef">UOTGHS_DEVEPTISR_RWALL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6a6b424e86c58f50eb5bbc1d5e9fcbef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Read-write Allowed  <br /></td></tr>
<tr class="separator:a6a6b424e86c58f50eb5bbc1d5e9fcbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ee6c377e6f79b1b1cb29ebc98bbc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a47ee6c377e6f79b1b1cb29ebc98bbc05">UOTGHS_DEVEPTISR_CTRLDIR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a47ee6c377e6f79b1b1cb29ebc98bbc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Control Direction  <br /></td></tr>
<tr class="separator:a47ee6c377e6f79b1b1cb29ebc98bbc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94f886040cc5bcf72d582845db5ad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae94f886040cc5bcf72d582845db5ad8a">UOTGHS_DEVEPTISR_CFGOK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae94f886040cc5bcf72d582845db5ad8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Configuration OK Status  <br /></td></tr>
<tr class="separator:ae94f886040cc5bcf72d582845db5ad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0103a743faca4c340c847efdfc2ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0103a743faca4c340c847efdfc2ec626">UOTGHS_DEVEPTISR_BYCT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a0103a743faca4c340c847efdfc2ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9085e2eb0726b9b87c1e08ec2112cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae9085e2eb0726b9b87c1e08ec2112cff">UOTGHS_DEVEPTISR_BYCT_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a0103a743faca4c340c847efdfc2ec626">UOTGHS_DEVEPTISR_BYCT_Pos</a>)</td></tr>
<tr class="memdesc:ae9085e2eb0726b9b87c1e08ec2112cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Byte Count  <br /></td></tr>
<tr class="separator:ae9085e2eb0726b9b87c1e08ec2112cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8003c9ca88844dcfcb5eaaf00fa6b134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8003c9ca88844dcfcb5eaaf00fa6b134">UOTGHS_DEVEPTISR_UNDERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8003c9ca88844dcfcb5eaaf00fa6b134"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) Underflow Interrupt  <br /></td></tr>
<tr class="separator:a8003c9ca88844dcfcb5eaaf00fa6b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2a53677d4d4418978b5627dd39f08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abf2a53677d4d4418978b5627dd39f08a">UOTGHS_DEVEPTISR_HBISOINERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:abf2a53677d4d4418978b5627dd39f08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt  <br /></td></tr>
<tr class="separator:abf2a53677d4d4418978b5627dd39f08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc4461b15094f9c42ad41ddc997febd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3fc4461b15094f9c42ad41ddc997febd">UOTGHS_DEVEPTISR_HBISOFLUSHI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a3fc4461b15094f9c42ad41ddc997febd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Flush Interrupt  <br /></td></tr>
<tr class="separator:a3fc4461b15094f9c42ad41ddc997febd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49209f1bff557cea8c89bf5fe4cc3fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a49209f1bff557cea8c89bf5fe4cc3fdc">UOTGHS_DEVEPTISR_CRCERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a49209f1bff557cea8c89bf5fe4cc3fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) CRC Error Interrupt  <br /></td></tr>
<tr class="separator:a49209f1bff557cea8c89bf5fe4cc3fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16afa6e129e833ccecce3c6d4e0d3ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a16afa6e129e833ccecce3c6d4e0d3ee3">UOTGHS_DEVEPTISR_ERRORTRANS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a16afa6e129e833ccecce3c6d4e0d3ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTISR[10]) High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt  <br /></td></tr>
<tr class="separator:a16afa6e129e833ccecce3c6d4e0d3ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd2afbe3d8065068012caa668a763c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5fd2afbe3d8065068012caa668a763c9">UOTGHS_DEVEPTICR_TXINIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5fd2afbe3d8065068012caa668a763c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) Transmitted IN Data Interrupt Clear  <br /></td></tr>
<tr class="separator:a5fd2afbe3d8065068012caa668a763c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5903b5e33b69b6f88826490ef82651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5c5903b5e33b69b6f88826490ef82651">UOTGHS_DEVEPTICR_RXOUTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a5c5903b5e33b69b6f88826490ef82651"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) Received OUT Data Interrupt Clear  <br /></td></tr>
<tr class="separator:a5c5903b5e33b69b6f88826490ef82651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58eb3fd4fc179a4facfad38286dba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa58eb3fd4fc179a4facfad38286dba59">UOTGHS_DEVEPTICR_RXSTPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa58eb3fd4fc179a4facfad38286dba59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) Received SETUP Interrupt Clear  <br /></td></tr>
<tr class="separator:aa58eb3fd4fc179a4facfad38286dba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71a8a4598804a848338854cd2a7866f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af71a8a4598804a848338854cd2a7866f">UOTGHS_DEVEPTICR_NAKOUTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:af71a8a4598804a848338854cd2a7866f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) NAKed OUT Interrupt Clear  <br /></td></tr>
<tr class="separator:af71a8a4598804a848338854cd2a7866f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d9fe74abdd9e3c23b90921378ad1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a93d9fe74abdd9e3c23b90921378ad1f5">UOTGHS_DEVEPTICR_NAKINIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a93d9fe74abdd9e3c23b90921378ad1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) NAKed IN Interrupt Clear  <br /></td></tr>
<tr class="separator:a93d9fe74abdd9e3c23b90921378ad1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3b9daa157a225f4ccff5bc2b8870e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5a3b9daa157a225f4ccff5bc2b8870e4">UOTGHS_DEVEPTICR_OVERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a5a3b9daa157a225f4ccff5bc2b8870e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) Overflow Interrupt Clear  <br /></td></tr>
<tr class="separator:a5a3b9daa157a225f4ccff5bc2b8870e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20da25b81cd4d888e6edb6cfdd0eaf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a20da25b81cd4d888e6edb6cfdd0eaf1e">UOTGHS_DEVEPTICR_STALLEDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a20da25b81cd4d888e6edb6cfdd0eaf1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) STALLed Interrupt Clear  <br /></td></tr>
<tr class="separator:a20da25b81cd4d888e6edb6cfdd0eaf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd7bebbd273b37f61ea95587db9ad80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afcd7bebbd273b37f61ea95587db9ad80">UOTGHS_DEVEPTICR_SHORTPACKETC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:afcd7bebbd273b37f61ea95587db9ad80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) Short Packet Interrupt Clear  <br /></td></tr>
<tr class="separator:afcd7bebbd273b37f61ea95587db9ad80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcad4acbe848278ddc246c94cfc8021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4dcad4acbe848278ddc246c94cfc8021">UOTGHS_DEVEPTICR_UNDERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a4dcad4acbe848278ddc246c94cfc8021"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) Underflow Interrupt Clear  <br /></td></tr>
<tr class="separator:a4dcad4acbe848278ddc246c94cfc8021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2457af22a2f18f44f5e8dc974cc7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acc2457af22a2f18f44f5e8dc974cc7d0">UOTGHS_DEVEPTICR_HBISOINERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:acc2457af22a2f18f44f5e8dc974cc7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) High bandwidth isochronous IN Underflow Error Interrupt Clear  <br /></td></tr>
<tr class="separator:acc2457af22a2f18f44f5e8dc974cc7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f048e95493fb15827465624f4990496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3f048e95493fb15827465624f4990496">UOTGHS_DEVEPTICR_HBISOFLUSHIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a3f048e95493fb15827465624f4990496"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear  <br /></td></tr>
<tr class="separator:a3f048e95493fb15827465624f4990496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec08fd21312cad8f9ee30631b87489be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aec08fd21312cad8f9ee30631b87489be">UOTGHS_DEVEPTICR_CRCERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aec08fd21312cad8f9ee30631b87489be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTICR[10]) CRC Error Interrupt Clear  <br /></td></tr>
<tr class="separator:aec08fd21312cad8f9ee30631b87489be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29bce104735d66225ea2595802e7fe98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a29bce104735d66225ea2595802e7fe98">UOTGHS_DEVEPTIFR_TXINIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a29bce104735d66225ea2595802e7fe98"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Transmitted IN Data Interrupt Set  <br /></td></tr>
<tr class="separator:a29bce104735d66225ea2595802e7fe98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad489b9a06e78d94523cd205e75749277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad489b9a06e78d94523cd205e75749277">UOTGHS_DEVEPTIFR_RXOUTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ad489b9a06e78d94523cd205e75749277"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Received OUT Data Interrupt Set  <br /></td></tr>
<tr class="separator:ad489b9a06e78d94523cd205e75749277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fa86bb2e276f6a8c04e31635a8e837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a34fa86bb2e276f6a8c04e31635a8e837">UOTGHS_DEVEPTIFR_RXSTPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a34fa86bb2e276f6a8c04e31635a8e837"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Received SETUP Interrupt Set  <br /></td></tr>
<tr class="separator:a34fa86bb2e276f6a8c04e31635a8e837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b725792406506dfd933bfe670fa3554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8b725792406506dfd933bfe670fa3554">UOTGHS_DEVEPTIFR_NAKOUTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a8b725792406506dfd933bfe670fa3554"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) NAKed OUT Interrupt Set  <br /></td></tr>
<tr class="separator:a8b725792406506dfd933bfe670fa3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b078682ca647ea16e1f266fac7fb806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3b078682ca647ea16e1f266fac7fb806">UOTGHS_DEVEPTIFR_NAKINIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a3b078682ca647ea16e1f266fac7fb806"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) NAKed IN Interrupt Set  <br /></td></tr>
<tr class="separator:a3b078682ca647ea16e1f266fac7fb806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c7f5ae5b3ad19f9840abd26ba62636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a06c7f5ae5b3ad19f9840abd26ba62636">UOTGHS_DEVEPTIFR_OVERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a06c7f5ae5b3ad19f9840abd26ba62636"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Overflow Interrupt Set  <br /></td></tr>
<tr class="separator:a06c7f5ae5b3ad19f9840abd26ba62636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8561b767bf087e9ee24c0a6f8a346f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8b8561b767bf087e9ee24c0a6f8a346f">UOTGHS_DEVEPTIFR_STALLEDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8b8561b767bf087e9ee24c0a6f8a346f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) STALLed Interrupt Set  <br /></td></tr>
<tr class="separator:a8b8561b767bf087e9ee24c0a6f8a346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0482f39b44ef692d3e1d97a2aa2b1e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0482f39b44ef692d3e1d97a2aa2b1e88">UOTGHS_DEVEPTIFR_SHORTPACKETS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a0482f39b44ef692d3e1d97a2aa2b1e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Short Packet Interrupt Set  <br /></td></tr>
<tr class="separator:a0482f39b44ef692d3e1d97a2aa2b1e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cbda99349baf4f3979869fa229a12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a93cbda99349baf4f3979869fa229a12c">UOTGHS_DEVEPTIFR_NBUSYBKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a93cbda99349baf4f3979869fa229a12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Number of Busy Banks Interrupt Set  <br /></td></tr>
<tr class="separator:a93cbda99349baf4f3979869fa229a12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd9a9c9b90654b6385379ec812d4076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9bd9a9c9b90654b6385379ec812d4076">UOTGHS_DEVEPTIFR_UNDERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a9bd9a9c9b90654b6385379ec812d4076"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) Underflow Interrupt Set  <br /></td></tr>
<tr class="separator:a9bd9a9c9b90654b6385379ec812d4076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4435b49c1b24cde7eced3488cf35a324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4435b49c1b24cde7eced3488cf35a324">UOTGHS_DEVEPTIFR_HBISOINERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a4435b49c1b24cde7eced3488cf35a324"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) High bandwidth isochronous IN Underflow Error Interrupt Set  <br /></td></tr>
<tr class="separator:a4435b49c1b24cde7eced3488cf35a324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32888ea91766b6e40735d69b8af92dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a32888ea91766b6e40735d69b8af92dcb">UOTGHS_DEVEPTIFR_HBISOFLUSHIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a32888ea91766b6e40735d69b8af92dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Flush Interrupt Set  <br /></td></tr>
<tr class="separator:a32888ea91766b6e40735d69b8af92dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b38815c0e1ceba2477d6373cb3e4d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7b38815c0e1ceba2477d6373cb3e4d87">UOTGHS_DEVEPTIFR_CRCERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7b38815c0e1ceba2477d6373cb3e4d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIFR[10]) CRC Error Interrupt Set  <br /></td></tr>
<tr class="separator:a7b38815c0e1ceba2477d6373cb3e4d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2b750449c7a47be0101c20b06da77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6e2b750449c7a47be0101c20b06da77d">UOTGHS_DEVEPTIMR_TXINE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6e2b750449c7a47be0101c20b06da77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Transmitted IN Data Interrupt  <br /></td></tr>
<tr class="separator:a6e2b750449c7a47be0101c20b06da77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48df7c3eff7ec04d56e267c3e65af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae48df7c3eff7ec04d56e267c3e65af68">UOTGHS_DEVEPTIMR_RXOUTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ae48df7c3eff7ec04d56e267c3e65af68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Received OUT Data Interrupt  <br /></td></tr>
<tr class="separator:ae48df7c3eff7ec04d56e267c3e65af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb842033e9c79f95ec60e655da59b7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adb842033e9c79f95ec60e655da59b7e7">UOTGHS_DEVEPTIMR_RXSTPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:adb842033e9c79f95ec60e655da59b7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Received SETUP Interrupt  <br /></td></tr>
<tr class="separator:adb842033e9c79f95ec60e655da59b7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edc0ef6a8e68a729006caee8a0be492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9edc0ef6a8e68a729006caee8a0be492">UOTGHS_DEVEPTIMR_NAKOUTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a9edc0ef6a8e68a729006caee8a0be492"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) NAKed OUT Interrupt  <br /></td></tr>
<tr class="separator:a9edc0ef6a8e68a729006caee8a0be492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fec5fce6752333acfc7a0962df5e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af0fec5fce6752333acfc7a0962df5e7a">UOTGHS_DEVEPTIMR_NAKINE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:af0fec5fce6752333acfc7a0962df5e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) NAKed IN Interrupt  <br /></td></tr>
<tr class="separator:af0fec5fce6752333acfc7a0962df5e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01bc8cb4e1a5fd40bbfe43ce8157239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac01bc8cb4e1a5fd40bbfe43ce8157239">UOTGHS_DEVEPTIMR_OVERFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ac01bc8cb4e1a5fd40bbfe43ce8157239"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Overflow Interrupt  <br /></td></tr>
<tr class="separator:ac01bc8cb4e1a5fd40bbfe43ce8157239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf6fe6d3859b2765102a92e09d4f918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abdf6fe6d3859b2765102a92e09d4f918">UOTGHS_DEVEPTIMR_STALLEDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:abdf6fe6d3859b2765102a92e09d4f918"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) STALLed Interrupt  <br /></td></tr>
<tr class="separator:abdf6fe6d3859b2765102a92e09d4f918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd815a50b6082282b0480f205e6e8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afcd815a50b6082282b0480f205e6e8e2">UOTGHS_DEVEPTIMR_SHORTPACKETE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:afcd815a50b6082282b0480f205e6e8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Short Packet Interrupt  <br /></td></tr>
<tr class="separator:afcd815a50b6082282b0480f205e6e8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e527bf83515d3e716812e09d7f9b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a26e527bf83515d3e716812e09d7f9b8f">UOTGHS_DEVEPTIMR_NBUSYBKE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a26e527bf83515d3e716812e09d7f9b8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Number of Busy Banks Interrupt  <br /></td></tr>
<tr class="separator:a26e527bf83515d3e716812e09d7f9b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c146981c739e8b4d70c7641b575db61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8c146981c739e8b4d70c7641b575db61">UOTGHS_DEVEPTIMR_KILLBK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a8c146981c739e8b4d70c7641b575db61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Kill IN Bank  <br /></td></tr>
<tr class="separator:a8c146981c739e8b4d70c7641b575db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33a016a26d77780b18ccd0962bda445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af33a016a26d77780b18ccd0962bda445">UOTGHS_DEVEPTIMR_FIFOCON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:af33a016a26d77780b18ccd0962bda445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) FIFO Control  <br /></td></tr>
<tr class="separator:af33a016a26d77780b18ccd0962bda445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c21d8390b0662decf5006dd29573d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7c21d8390b0662decf5006dd29573d14">UOTGHS_DEVEPTIMR_EPDISHDMA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a7c21d8390b0662decf5006dd29573d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Endpoint Interrupts Disable HDMA Request  <br /></td></tr>
<tr class="separator:a7c21d8390b0662decf5006dd29573d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c198faf16fc135e722b49c12d124a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a47c198faf16fc135e722b49c12d124a9">UOTGHS_DEVEPTIMR_NYETDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a47c198faf16fc135e722b49c12d124a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) NYET Token Disable  <br /></td></tr>
<tr class="separator:a47c198faf16fc135e722b49c12d124a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b80f73c3b45c0fc866a5dd903619a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1b80f73c3b45c0fc866a5dd903619a0f">UOTGHS_DEVEPTIMR_RSTDT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a1b80f73c3b45c0fc866a5dd903619a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Reset Data Toggle  <br /></td></tr>
<tr class="separator:a1b80f73c3b45c0fc866a5dd903619a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f302b93947b91a73228e328547e9f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0f302b93947b91a73228e328547e9f62">UOTGHS_DEVEPTIMR_STALLRQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a0f302b93947b91a73228e328547e9f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) STALL Request  <br /></td></tr>
<tr class="separator:a0f302b93947b91a73228e328547e9f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f90e1e5730a4f33c3eb7948886d05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa1f90e1e5730a4f33c3eb7948886d05e">UOTGHS_DEVEPTIMR_UNDERFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa1f90e1e5730a4f33c3eb7948886d05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Underflow Interrupt  <br /></td></tr>
<tr class="separator:aa1f90e1e5730a4f33c3eb7948886d05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f52a6bff732e675c59d660f43039d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2f52a6bff732e675c59d660f43039d85">UOTGHS_DEVEPTIMR_HBISOINERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a2f52a6bff732e675c59d660f43039d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Error Interrupt  <br /></td></tr>
<tr class="separator:a2f52a6bff732e675c59d660f43039d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1ed1f0def579f544c5410767e7eea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1d1ed1f0def579f544c5410767e7eea7">UOTGHS_DEVEPTIMR_HBISOFLUSHE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a1d1ed1f0def579f544c5410767e7eea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Flush Interrupt  <br /></td></tr>
<tr class="separator:a1d1ed1f0def579f544c5410767e7eea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034b0b9baf8071346ad9528086b6390f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a034b0b9baf8071346ad9528086b6390f">UOTGHS_DEVEPTIMR_CRCERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a034b0b9baf8071346ad9528086b6390f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) CRC Error Interrupt  <br /></td></tr>
<tr class="separator:a034b0b9baf8071346ad9528086b6390f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9326df7d5a062071d5831e22ab37983e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9326df7d5a062071d5831e22ab37983e">UOTGHS_DEVEPTIMR_MDATAE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9326df7d5a062071d5831e22ab37983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) MData Interrupt  <br /></td></tr>
<tr class="separator:a9326df7d5a062071d5831e22ab37983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b9cb7cc72910adfbcb8b13d1df15a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab1b9cb7cc72910adfbcb8b13d1df15a3">UOTGHS_DEVEPTIMR_DATAXE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab1b9cb7cc72910adfbcb8b13d1df15a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) DataX Interrupt  <br /></td></tr>
<tr class="separator:ab1b9cb7cc72910adfbcb8b13d1df15a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a43955ae84b596ff850db87bf81a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae1a43955ae84b596ff850db87bf81a75">UOTGHS_DEVEPTIMR_ERRORTRANSE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ae1a43955ae84b596ff850db87bf81a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIMR[10]) Transaction Error Interrupt  <br /></td></tr>
<tr class="separator:ae1a43955ae84b596ff850db87bf81a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c546b84705ab3116c9ac72b1f942016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4c546b84705ab3116c9ac72b1f942016">UOTGHS_DEVEPTIER_TXINES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4c546b84705ab3116c9ac72b1f942016"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Transmitted IN Data Interrupt Enable  <br /></td></tr>
<tr class="separator:a4c546b84705ab3116c9ac72b1f942016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5840f86f82bbddf44179139a8b2f6f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5840f86f82bbddf44179139a8b2f6f4b">UOTGHS_DEVEPTIER_RXOUTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a5840f86f82bbddf44179139a8b2f6f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Received OUT Data Interrupt Enable  <br /></td></tr>
<tr class="separator:a5840f86f82bbddf44179139a8b2f6f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99eace9181abe9820a4589455e3e55f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a99eace9181abe9820a4589455e3e55f0">UOTGHS_DEVEPTIER_RXSTPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a99eace9181abe9820a4589455e3e55f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Received SETUP Interrupt Enable  <br /></td></tr>
<tr class="separator:a99eace9181abe9820a4589455e3e55f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368de49554a7ae22842f37a47dfdab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a368de49554a7ae22842f37a47dfdab93">UOTGHS_DEVEPTIER_NAKOUTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a368de49554a7ae22842f37a47dfdab93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) NAKed OUT Interrupt Enable  <br /></td></tr>
<tr class="separator:a368de49554a7ae22842f37a47dfdab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf73e0050ddae1d26a6e2ad5ad7acf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abaf73e0050ddae1d26a6e2ad5ad7acf8">UOTGHS_DEVEPTIER_NAKINES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:abaf73e0050ddae1d26a6e2ad5ad7acf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) NAKed IN Interrupt Enable  <br /></td></tr>
<tr class="separator:abaf73e0050ddae1d26a6e2ad5ad7acf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69e417dd887c902beaef65c5939ac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae69e417dd887c902beaef65c5939ac44">UOTGHS_DEVEPTIER_OVERFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ae69e417dd887c902beaef65c5939ac44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Overflow Interrupt Enable  <br /></td></tr>
<tr class="separator:ae69e417dd887c902beaef65c5939ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795a096f894b3ba8be4e32de55cc747e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a795a096f894b3ba8be4e32de55cc747e">UOTGHS_DEVEPTIER_STALLEDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a795a096f894b3ba8be4e32de55cc747e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) STALLed Interrupt Enable  <br /></td></tr>
<tr class="separator:a795a096f894b3ba8be4e32de55cc747e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2261e61fed4dae24bf8517d2ea52ff7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2261e61fed4dae24bf8517d2ea52ff7f">UOTGHS_DEVEPTIER_SHORTPACKETES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a2261e61fed4dae24bf8517d2ea52ff7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Short Packet Interrupt Enable  <br /></td></tr>
<tr class="separator:a2261e61fed4dae24bf8517d2ea52ff7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715f069d10dbe7d53e3d3903836d4b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a715f069d10dbe7d53e3d3903836d4b7c">UOTGHS_DEVEPTIER_NBUSYBKES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a715f069d10dbe7d53e3d3903836d4b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Number of Busy Banks Interrupt Enable  <br /></td></tr>
<tr class="separator:a715f069d10dbe7d53e3d3903836d4b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853815ecb090a30b919b09a5f468d5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a853815ecb090a30b919b09a5f468d5f6">UOTGHS_DEVEPTIER_KILLBKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a853815ecb090a30b919b09a5f468d5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Kill IN Bank  <br /></td></tr>
<tr class="separator:a853815ecb090a30b919b09a5f468d5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf79b92a8f02fc4e7c9c8f7524316811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adf79b92a8f02fc4e7c9c8f7524316811">UOTGHS_DEVEPTIER_FIFOCONS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:adf79b92a8f02fc4e7c9c8f7524316811"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) FIFO Control  <br /></td></tr>
<tr class="separator:adf79b92a8f02fc4e7c9c8f7524316811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6589cfd8205462163ea80d4e8bb94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adc6589cfd8205462163ea80d4e8bb94e">UOTGHS_DEVEPTIER_EPDISHDMAS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:adc6589cfd8205462163ea80d4e8bb94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Endpoint Interrupts Disable HDMA Request Enable  <br /></td></tr>
<tr class="separator:adc6589cfd8205462163ea80d4e8bb94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd555c126ba424272445b3d4826558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0fcd555c126ba424272445b3d4826558">UOTGHS_DEVEPTIER_NYETDISS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a0fcd555c126ba424272445b3d4826558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) NYET Token Disable Enable  <br /></td></tr>
<tr class="separator:a0fcd555c126ba424272445b3d4826558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d878be2a689401ea9bcf0b3eeb4063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af9d878be2a689401ea9bcf0b3eeb4063">UOTGHS_DEVEPTIER_RSTDTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:af9d878be2a689401ea9bcf0b3eeb4063"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Reset Data Toggle Enable  <br /></td></tr>
<tr class="separator:af9d878be2a689401ea9bcf0b3eeb4063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc4d823d20b46e190a588625a5a7ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0bc4d823d20b46e190a588625a5a7ed9">UOTGHS_DEVEPTIER_STALLRQS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a0bc4d823d20b46e190a588625a5a7ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) STALL Request Enable  <br /></td></tr>
<tr class="separator:a0bc4d823d20b46e190a588625a5a7ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186caf895ee90d666189be2008d02978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a186caf895ee90d666189be2008d02978">UOTGHS_DEVEPTIER_UNDERFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a186caf895ee90d666189be2008d02978"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Underflow Interrupt Enable  <br /></td></tr>
<tr class="separator:a186caf895ee90d666189be2008d02978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58bf517f685d4b2358dc4a6753dc771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab58bf517f685d4b2358dc4a6753dc771">UOTGHS_DEVEPTIER_HBISOINERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab58bf517f685d4b2358dc4a6753dc771"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Error Interrupt Enable  <br /></td></tr>
<tr class="separator:ab58bf517f685d4b2358dc4a6753dc771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a567d1441dc183243a0c82e14accbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3a567d1441dc183243a0c82e14accbe2">UOTGHS_DEVEPTIER_HBISOFLUSHES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a3a567d1441dc183243a0c82e14accbe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Flush Interrupt Enable  <br /></td></tr>
<tr class="separator:a3a567d1441dc183243a0c82e14accbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e01d229fe1bdeb94d715d5f40c6c820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2e01d229fe1bdeb94d715d5f40c6c820">UOTGHS_DEVEPTIER_CRCERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a2e01d229fe1bdeb94d715d5f40c6c820"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) CRC Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a2e01d229fe1bdeb94d715d5f40c6c820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304784152e3c708983ace752825ec39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a304784152e3c708983ace752825ec39b">UOTGHS_DEVEPTIER_MDATAES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a304784152e3c708983ace752825ec39b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) MData Interrupt Enable  <br /></td></tr>
<tr class="separator:a304784152e3c708983ace752825ec39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248a07d6422feed3041ac56f8d9e662e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a248a07d6422feed3041ac56f8d9e662e">UOTGHS_DEVEPTIER_DATAXES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a248a07d6422feed3041ac56f8d9e662e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) DataX Interrupt Enable  <br /></td></tr>
<tr class="separator:a248a07d6422feed3041ac56f8d9e662e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8488f6d58dded97444a472b7ca985b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9c8488f6d58dded97444a472b7ca985b">UOTGHS_DEVEPTIER_ERRORTRANSES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a9c8488f6d58dded97444a472b7ca985b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIER[10]) Transaction Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a9c8488f6d58dded97444a472b7ca985b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650a0c61484234a57cd7efa843c383e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a650a0c61484234a57cd7efa843c383e8">UOTGHS_DEVEPTIDR_TXINEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a650a0c61484234a57cd7efa843c383e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Transmitted IN Interrupt Clear  <br /></td></tr>
<tr class="separator:a650a0c61484234a57cd7efa843c383e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3b72351bf987d884c889c42a0f4133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6f3b72351bf987d884c889c42a0f4133">UOTGHS_DEVEPTIDR_RXOUTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a6f3b72351bf987d884c889c42a0f4133"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Received OUT Data Interrupt Clear  <br /></td></tr>
<tr class="separator:a6f3b72351bf987d884c889c42a0f4133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233dcb5c6d0c76f9b61a382eef95452e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a233dcb5c6d0c76f9b61a382eef95452e">UOTGHS_DEVEPTIDR_RXSTPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a233dcb5c6d0c76f9b61a382eef95452e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Received SETUP Interrupt Clear  <br /></td></tr>
<tr class="separator:a233dcb5c6d0c76f9b61a382eef95452e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b89c9d907a1ed687070907f74184fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5b89c9d907a1ed687070907f74184fcf">UOTGHS_DEVEPTIDR_NAKOUTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a5b89c9d907a1ed687070907f74184fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) NAKed OUT Interrupt Clear  <br /></td></tr>
<tr class="separator:a5b89c9d907a1ed687070907f74184fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7645a86d7894b676de21603886aaec04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7645a86d7894b676de21603886aaec04">UOTGHS_DEVEPTIDR_NAKINEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a7645a86d7894b676de21603886aaec04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) NAKed IN Interrupt Clear  <br /></td></tr>
<tr class="separator:a7645a86d7894b676de21603886aaec04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a926bd501b3e2862dfd1b5287bdb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af0a926bd501b3e2862dfd1b5287bdb2f">UOTGHS_DEVEPTIDR_OVERFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af0a926bd501b3e2862dfd1b5287bdb2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Overflow Interrupt Clear  <br /></td></tr>
<tr class="separator:af0a926bd501b3e2862dfd1b5287bdb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd783464eafebd6aa54274a9c9ab9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8dd783464eafebd6aa54274a9c9ab9c9">UOTGHS_DEVEPTIDR_STALLEDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8dd783464eafebd6aa54274a9c9ab9c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) STALLed Interrupt Clear  <br /></td></tr>
<tr class="separator:a8dd783464eafebd6aa54274a9c9ab9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac49281341e7f4552563258de0d9afc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aac49281341e7f4552563258de0d9afc5">UOTGHS_DEVEPTIDR_SHORTPACKETEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aac49281341e7f4552563258de0d9afc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Shortpacket Interrupt Clear  <br /></td></tr>
<tr class="separator:aac49281341e7f4552563258de0d9afc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74b25a105862b3481bcbc83e3ac2efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab74b25a105862b3481bcbc83e3ac2efa">UOTGHS_DEVEPTIDR_NBUSYBKEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ab74b25a105862b3481bcbc83e3ac2efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Number of Busy Banks Interrupt Clear  <br /></td></tr>
<tr class="separator:ab74b25a105862b3481bcbc83e3ac2efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041f8dd790c4fa237d2f811785bb1b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a041f8dd790c4fa237d2f811785bb1b89">UOTGHS_DEVEPTIDR_FIFOCONC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a041f8dd790c4fa237d2f811785bb1b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) FIFO Control Clear  <br /></td></tr>
<tr class="separator:a041f8dd790c4fa237d2f811785bb1b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d56b73e19b95a41d19965275064b77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5d56b73e19b95a41d19965275064b77a">UOTGHS_DEVEPTIDR_EPDISHDMAC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a5d56b73e19b95a41d19965275064b77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Endpoint Interrupts Disable HDMA Request Clear  <br /></td></tr>
<tr class="separator:a5d56b73e19b95a41d19965275064b77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bd9bcfeb0a6013603af76f9dd03ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a28bd9bcfeb0a6013603af76f9dd03ac4">UOTGHS_DEVEPTIDR_NYETDISC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a28bd9bcfeb0a6013603af76f9dd03ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) NYET Token Disable Clear  <br /></td></tr>
<tr class="separator:a28bd9bcfeb0a6013603af76f9dd03ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85103578a0d83c07681b590ada392086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a85103578a0d83c07681b590ada392086">UOTGHS_DEVEPTIDR_STALLRQC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a85103578a0d83c07681b590ada392086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) STALL Request Clear  <br /></td></tr>
<tr class="separator:a85103578a0d83c07681b590ada392086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff31e4cee0761a7693aef2d2ea9abd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aff31e4cee0761a7693aef2d2ea9abd4d">UOTGHS_DEVEPTIDR_UNDERFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aff31e4cee0761a7693aef2d2ea9abd4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Underflow Interrupt Clear  <br /></td></tr>
<tr class="separator:aff31e4cee0761a7693aef2d2ea9abd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bc826b527bf3d78ab3c4c50fb17988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a35bc826b527bf3d78ab3c4c50fb17988">UOTGHS_DEVEPTIDR_HBISOINERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a35bc826b527bf3d78ab3c4c50fb17988"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Error Interrupt Clear  <br /></td></tr>
<tr class="separator:a35bc826b527bf3d78ab3c4c50fb17988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f704d69c233bcdef805ec453bb7b547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f704d69c233bcdef805ec453bb7b547">UOTGHS_DEVEPTIDR_HBISOFLUSHEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a1f704d69c233bcdef805ec453bb7b547"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear  <br /></td></tr>
<tr class="separator:a1f704d69c233bcdef805ec453bb7b547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c765514fa2079a66bcade7797199214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9c765514fa2079a66bcade7797199214">UOTGHS_DEVEPTIDR_CRCERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a9c765514fa2079a66bcade7797199214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) CRC Error Interrupt Clear  <br /></td></tr>
<tr class="separator:a9c765514fa2079a66bcade7797199214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d4db62e75e3d4cdd35798cf58dbbf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a35d4db62e75e3d4cdd35798cf58dbbf6">UOTGHS_DEVEPTIDR_MDATEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a35d4db62e75e3d4cdd35798cf58dbbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) MData Interrupt Clear  <br /></td></tr>
<tr class="separator:a35d4db62e75e3d4cdd35798cf58dbbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc08e924b64ba252bc7951ac02fe30b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adc08e924b64ba252bc7951ac02fe30b4">UOTGHS_DEVEPTIDR_DATAXEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:adc08e924b64ba252bc7951ac02fe30b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) DataX Interrupt Clear  <br /></td></tr>
<tr class="separator:adc08e924b64ba252bc7951ac02fe30b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e312e41aa277bc2f85bb7bdb50b9f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3e312e41aa277bc2f85bb7bdb50b9f15">UOTGHS_DEVEPTIDR_ERRORTRANSEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a3e312e41aa277bc2f85bb7bdb50b9f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVEPTIDR[10]) Transaction Error Interrupt Clear  <br /></td></tr>
<tr class="separator:a3e312e41aa277bc2f85bb7bdb50b9f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df5ed4678559741f7fb7ea63bb9c496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5df5ed4678559741f7fb7ea63bb9c496">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5df5ed4678559741f7fb7ea63bb9c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264209128ddc6aed0e857d490b86360d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a264209128ddc6aed0e857d490b86360d">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a5df5ed4678559741f7fb7ea63bb9c496">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>)</td></tr>
<tr class="memdesc:a264209128ddc6aed0e857d490b86360d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMANXTDSC) Next Descriptor Address  <br /></td></tr>
<tr class="separator:a264209128ddc6aed0e857d490b86360d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d93703a88505bf4276baed4f363260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a77d93703a88505bf4276baed4f363260">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a264209128ddc6aed0e857d490b86360d">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a5df5ed4678559741f7fb7ea63bb9c496">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>)))</td></tr>
<tr class="separator:a77d93703a88505bf4276baed4f363260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916b8032aff5173f8f963ec1bb1e17b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a916b8032aff5173f8f963ec1bb1e17b0">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a916b8032aff5173f8f963ec1bb1e17b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcefc23e3cdff4352b7bde7641dcf335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abcefc23e3cdff4352b7bde7641dcf335">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a916b8032aff5173f8f963ec1bb1e17b0">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>)</td></tr>
<tr class="memdesc:abcefc23e3cdff4352b7bde7641dcf335"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMAADDRESS) Buffer Address  <br /></td></tr>
<tr class="separator:abcefc23e3cdff4352b7bde7641dcf335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440a370a41f87734c7d88aafd89b6fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a440a370a41f87734c7d88aafd89b6fd4">UOTGHS_DEVDMAADDRESS_BUFF_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#abcefc23e3cdff4352b7bde7641dcf335">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a916b8032aff5173f8f963ec1bb1e17b0">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>)))</td></tr>
<tr class="separator:a440a370a41f87734c7d88aafd89b6fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbe14809e9b634637562bebcaca49e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acfbe14809e9b634637562bebcaca49e7">UOTGHS_DEVDMACONTROL_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acfbe14809e9b634637562bebcaca49e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) Channel Enable Command  <br /></td></tr>
<tr class="separator:acfbe14809e9b634637562bebcaca49e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f017b2f3b90f698ce704562bcee695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a75f017b2f3b90f698ce704562bcee695">UOTGHS_DEVDMACONTROL_LDNXT_DSC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a75f017b2f3b90f698ce704562bcee695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) Load Next Channel Transfer Descriptor Enable Command  <br /></td></tr>
<tr class="separator:a75f017b2f3b90f698ce704562bcee695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ea5b3c7fa867953277584e39e9a4f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af7ea5b3c7fa867953277584e39e9a4f3">UOTGHS_DEVDMACONTROL_END_TR_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af7ea5b3c7fa867953277584e39e9a4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) End of Transfer Enable Control  <br /></td></tr>
<tr class="separator:af7ea5b3c7fa867953277584e39e9a4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ad4d8e48e5d88d896f4883cac23b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a82ad4d8e48e5d88d896f4883cac23b55">UOTGHS_DEVDMACONTROL_END_B_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a82ad4d8e48e5d88d896f4883cac23b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) End of Buffer Enable Control  <br /></td></tr>
<tr class="separator:a82ad4d8e48e5d88d896f4883cac23b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f6d9020c461698ac1040c5ad887412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad0f6d9020c461698ac1040c5ad887412">UOTGHS_DEVDMACONTROL_END_TR_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad0f6d9020c461698ac1040c5ad887412"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) End of Transfer Interrupt Enable  <br /></td></tr>
<tr class="separator:ad0f6d9020c461698ac1040c5ad887412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99752f5d61903a3275b2fd43bf5df92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af99752f5d61903a3275b2fd43bf5df92">UOTGHS_DEVDMACONTROL_END_BUFFIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af99752f5d61903a3275b2fd43bf5df92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) End of Buffer Interrupt Enable  <br /></td></tr>
<tr class="separator:af99752f5d61903a3275b2fd43bf5df92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2215336c17863a4943105fb930c958d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2215336c17863a4943105fb930c958d9">UOTGHS_DEVDMACONTROL_DESC_LD_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a2215336c17863a4943105fb930c958d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) Descriptor Loaded Interrupt Enable  <br /></td></tr>
<tr class="separator:a2215336c17863a4943105fb930c958d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488331818b4547814f30d57316f89585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a488331818b4547814f30d57316f89585">UOTGHS_DEVDMACONTROL_BURST_LCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a488331818b4547814f30d57316f89585"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) Burst Lock Enable  <br /></td></tr>
<tr class="separator:a488331818b4547814f30d57316f89585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f55cb2f34851d675a5c1d988a20b51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4f55cb2f34851d675a5c1d988a20b51c">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4f55cb2f34851d675a5c1d988a20b51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d2d85db9edc4d8ba2b944ee877eb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a24d2d85db9edc4d8ba2b944ee877eb81">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a4f55cb2f34851d675a5c1d988a20b51c">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>)</td></tr>
<tr class="memdesc:a24d2d85db9edc4d8ba2b944ee877eb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMACONTROL) Buffer Byte Length (Write-only)  <br /></td></tr>
<tr class="separator:a24d2d85db9edc4d8ba2b944ee877eb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe5a0dc04237035f8f94b42aba4c304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abbe5a0dc04237035f8f94b42aba4c304">UOTGHS_DEVDMACONTROL_BUFF_LENGTH</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a24d2d85db9edc4d8ba2b944ee877eb81">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a4f55cb2f34851d675a5c1d988a20b51c">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>)))</td></tr>
<tr class="separator:abbe5a0dc04237035f8f94b42aba4c304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e9d57d4fb9247f042e39e82d78964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a43e9d57d4fb9247f042e39e82d78964d">UOTGHS_DEVDMASTATUS_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a43e9d57d4fb9247f042e39e82d78964d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMASTATUS) Channel Enable Status  <br /></td></tr>
<tr class="separator:a43e9d57d4fb9247f042e39e82d78964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c12f5eaed1e3cd9d6c6ff42d14d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a03c12f5eaed1e3cd9d6c6ff42d14d1c3">UOTGHS_DEVDMASTATUS_CHANN_ACT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a03c12f5eaed1e3cd9d6c6ff42d14d1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMASTATUS) Channel Active Status  <br /></td></tr>
<tr class="separator:a03c12f5eaed1e3cd9d6c6ff42d14d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24be147df4ef4267bb71f8528470183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae24be147df4ef4267bb71f8528470183">UOTGHS_DEVDMASTATUS_END_TR_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae24be147df4ef4267bb71f8528470183"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMASTATUS) End of Channel Transfer Status  <br /></td></tr>
<tr class="separator:ae24be147df4ef4267bb71f8528470183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371a85dcf71c9cfa7c06a94172595123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a371a85dcf71c9cfa7c06a94172595123">UOTGHS_DEVDMASTATUS_END_BF_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a371a85dcf71c9cfa7c06a94172595123"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMASTATUS) End of Channel Buffer Status  <br /></td></tr>
<tr class="separator:a371a85dcf71c9cfa7c06a94172595123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31791414098ce194bfb1816a030465be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a31791414098ce194bfb1816a030465be">UOTGHS_DEVDMASTATUS_DESC_LDST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a31791414098ce194bfb1816a030465be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMASTATUS) Descriptor Loaded Status  <br /></td></tr>
<tr class="separator:a31791414098ce194bfb1816a030465be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb96cd664429163f304e858022ce91c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adb96cd664429163f304e858022ce91c8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>)</td></tr>
<tr class="memdesc:adb96cd664429163f304e858022ce91c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_DEVDMASTATUS) Buffer Byte Count  <br /></td></tr>
<tr class="separator:adb96cd664429163f304e858022ce91c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c2d539036067952ec210d4406416b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a53c2d539036067952ec210d4406416b2">UOTGHS_DEVDMASTATUS_BUFF_COUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adb96cd664429163f304e858022ce91c8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>)))</td></tr>
<tr class="separator:a53c2d539036067952ec210d4406416b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2920fb3e9050163ef3409c0913e0d595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2920fb3e9050163ef3409c0913e0d595">UOTGHS_HSTCTRL_SOFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2920fb3e9050163ef3409c0913e0d595"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) Start of Frame Generation Enable  <br /></td></tr>
<tr class="separator:a2920fb3e9050163ef3409c0913e0d595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c78491ba4817d80c1216c4e7b26548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a75c78491ba4817d80c1216c4e7b26548">UOTGHS_HSTCTRL_RESET</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a75c78491ba4817d80c1216c4e7b26548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) Send USB Reset  <br /></td></tr>
<tr class="separator:a75c78491ba4817d80c1216c4e7b26548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8997e3081908032670450c5a857b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa8997e3081908032670450c5a857b60d">UOTGHS_HSTCTRL_RESUME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:aa8997e3081908032670450c5a857b60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) Send USB Resume  <br /></td></tr>
<tr class="separator:aa8997e3081908032670450c5a857b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1700747a24654ebbfde231ad9c514d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1700747a24654ebbfde231ad9c514d57">UOTGHS_HSTCTRL_SPDCONF_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a1700747a24654ebbfde231ad9c514d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9206cdcb2d0322b96205374836031fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9206cdcb2d0322b96205374836031fbb">UOTGHS_HSTCTRL_SPDCONF_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a1700747a24654ebbfde231ad9c514d57">UOTGHS_HSTCTRL_SPDCONF_Pos</a>)</td></tr>
<tr class="memdesc:a9206cdcb2d0322b96205374836031fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) Mode Configuration  <br /></td></tr>
<tr class="separator:a9206cdcb2d0322b96205374836031fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947f979228dead93049e81bb23b97e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a947f979228dead93049e81bb23b97e09">UOTGHS_HSTCTRL_SPDCONF</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a9206cdcb2d0322b96205374836031fbb">UOTGHS_HSTCTRL_SPDCONF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a1700747a24654ebbfde231ad9c514d57">UOTGHS_HSTCTRL_SPDCONF_Pos</a>)))</td></tr>
<tr class="separator:a947f979228dead93049e81bb23b97e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbbed989db5285f4560d6b00c5ad4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0dbbed989db5285f4560d6b00c5ad4bc">UOTGHS_HSTCTRL_SPDCONF_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a0dbbed989db5285f4560d6b00c5ad4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) The host starts in full-speed mode and performs a high-speed reset to switch to the high-speed mode if the downstream peripheral is high-speed capable.  <br /></td></tr>
<tr class="separator:a0dbbed989db5285f4560d6b00c5ad4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e60dc1393b761679c0a9b4199000105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8e60dc1393b761679c0a9b4199000105">UOTGHS_HSTCTRL_SPDCONF_LOW_POWER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a8e60dc1393b761679c0a9b4199000105"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) For a better consumption, if high-speed is not needed.  <br /></td></tr>
<tr class="separator:a8e60dc1393b761679c0a9b4199000105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccdff39a296dcf20bd31190a32a3a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7ccdff39a296dcf20bd31190a32a3a51">UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a7ccdff39a296dcf20bd31190a32a3a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) Forced high speed.  <br /></td></tr>
<tr class="separator:a7ccdff39a296dcf20bd31190a32a3a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630a82c0ab31df590d886bc6d72c4a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a630a82c0ab31df590d886bc6d72c4a3d">UOTGHS_HSTCTRL_SPDCONF_FORCED_FS</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a630a82c0ab31df590d886bc6d72c4a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTCTRL) The host remains to full-speed mode whatever the peripheral speed capability.  <br /></td></tr>
<tr class="separator:a630a82c0ab31df590d886bc6d72c4a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54aaac15205690105e39cb77d98a58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa54aaac15205690105e39cb77d98a58e">UOTGHS_HSTISR_DCONNI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa54aaac15205690105e39cb77d98a58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Device Connection Interrupt  <br /></td></tr>
<tr class="separator:aa54aaac15205690105e39cb77d98a58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7caa166425b939c4ab770382cc9fcf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7caa166425b939c4ab770382cc9fcf7d">UOTGHS_HSTISR_DDISCI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a7caa166425b939c4ab770382cc9fcf7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Device Disconnection Interrupt  <br /></td></tr>
<tr class="separator:a7caa166425b939c4ab770382cc9fcf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0f1fc518e91381a3b2584c3a561489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2e0f1fc518e91381a3b2584c3a561489">UOTGHS_HSTISR_RSTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a2e0f1fc518e91381a3b2584c3a561489"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) USB Reset Sent Interrupt  <br /></td></tr>
<tr class="separator:a2e0f1fc518e91381a3b2584c3a561489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0f0c6137c963110ea376d8f8c595f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8f0f0c6137c963110ea376d8f8c595f5">UOTGHS_HSTISR_RSMEDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a8f0f0c6137c963110ea376d8f8c595f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Downstream Resume Sent Interrupt  <br /></td></tr>
<tr class="separator:a8f0f0c6137c963110ea376d8f8c595f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e383f85c52bfa0c7e89d3c3584ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad5e383f85c52bfa0c7e89d3c3584ce0f">UOTGHS_HSTISR_RXRSMI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad5e383f85c52bfa0c7e89d3c3584ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Upstream Resume Received Interrupt  <br /></td></tr>
<tr class="separator:ad5e383f85c52bfa0c7e89d3c3584ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c19229141657312ed39c8a0bba457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a78c19229141657312ed39c8a0bba457a">UOTGHS_HSTISR_HSOFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a78c19229141657312ed39c8a0bba457a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Host Start of Frame Interrupt  <br /></td></tr>
<tr class="separator:a78c19229141657312ed39c8a0bba457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb140adcfd3c977625c3ad0a2afbaaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abb140adcfd3c977625c3ad0a2afbaaf1">UOTGHS_HSTISR_HWUPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:abb140adcfd3c977625c3ad0a2afbaaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Host Wake-Up Interrupt  <br /></td></tr>
<tr class="separator:abb140adcfd3c977625c3ad0a2afbaaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202c0ee48d4004e0de8576dec6239415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a202c0ee48d4004e0de8576dec6239415">UOTGHS_HSTISR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a202c0ee48d4004e0de8576dec6239415"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 0 Interrupt  <br /></td></tr>
<tr class="separator:a202c0ee48d4004e0de8576dec6239415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928c737377fb5084e95f9db5713f722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a928c737377fb5084e95f9db5713f722f">UOTGHS_HSTISR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a928c737377fb5084e95f9db5713f722f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 1 Interrupt  <br /></td></tr>
<tr class="separator:a928c737377fb5084e95f9db5713f722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cee62df58970aae1adfac08ba6f5c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0cee62df58970aae1adfac08ba6f5c85">UOTGHS_HSTISR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a0cee62df58970aae1adfac08ba6f5c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 2 Interrupt  <br /></td></tr>
<tr class="separator:a0cee62df58970aae1adfac08ba6f5c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab3b87f21d8be5f5daf55a7f4502ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1ab3b87f21d8be5f5daf55a7f4502ef6">UOTGHS_HSTISR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a1ab3b87f21d8be5f5daf55a7f4502ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 3 Interrupt  <br /></td></tr>
<tr class="separator:a1ab3b87f21d8be5f5daf55a7f4502ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9623197a400db95c0f2e29a430e4a32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9623197a400db95c0f2e29a430e4a32e">UOTGHS_HSTISR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a9623197a400db95c0f2e29a430e4a32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 4 Interrupt  <br /></td></tr>
<tr class="separator:a9623197a400db95c0f2e29a430e4a32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bb219b67621668e759fad3c254e288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a46bb219b67621668e759fad3c254e288">UOTGHS_HSTISR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a46bb219b67621668e759fad3c254e288"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 5 Interrupt  <br /></td></tr>
<tr class="separator:a46bb219b67621668e759fad3c254e288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97ce9396635fa350e4a8144a78d0d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae97ce9396635fa350e4a8144a78d0d0e">UOTGHS_HSTISR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ae97ce9396635fa350e4a8144a78d0d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 6 Interrupt  <br /></td></tr>
<tr class="separator:ae97ce9396635fa350e4a8144a78d0d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04eaa11e89191fbeffd3dc44710f2dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a04eaa11e89191fbeffd3dc44710f2dc1">UOTGHS_HSTISR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a04eaa11e89191fbeffd3dc44710f2dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 7 Interrupt  <br /></td></tr>
<tr class="separator:a04eaa11e89191fbeffd3dc44710f2dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4391fd440c9c510d6d6bedc06efe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acd4391fd440c9c510d6d6bedc06efe5d">UOTGHS_HSTISR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:acd4391fd440c9c510d6d6bedc06efe5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 8 Interrupt  <br /></td></tr>
<tr class="separator:acd4391fd440c9c510d6d6bedc06efe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66b793f272abda001d30d468da7dadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af66b793f272abda001d30d468da7dadf">UOTGHS_HSTISR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:af66b793f272abda001d30d468da7dadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) Pipe 9 Interrupt  <br /></td></tr>
<tr class="separator:af66b793f272abda001d30d468da7dadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a6c9ee614bedac42f07ede477fa4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad6a6c9ee614bedac42f07ede477fa4da">UOTGHS_HSTISR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ad6a6c9ee614bedac42f07ede477fa4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) DMA Channel 1 Interrupt  <br /></td></tr>
<tr class="separator:ad6a6c9ee614bedac42f07ede477fa4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc84b4059203af9db564a194ab04d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0cc84b4059203af9db564a194ab04d9c">UOTGHS_HSTISR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a0cc84b4059203af9db564a194ab04d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) DMA Channel 2 Interrupt  <br /></td></tr>
<tr class="separator:a0cc84b4059203af9db564a194ab04d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2796c39c7cdea53e646a13e03c319a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0b2796c39c7cdea53e646a13e03c319a">UOTGHS_HSTISR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a0b2796c39c7cdea53e646a13e03c319a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) DMA Channel 3 Interrupt  <br /></td></tr>
<tr class="separator:a0b2796c39c7cdea53e646a13e03c319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0472df87d9534463c54f81703f442b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afa0472df87d9534463c54f81703f442b">UOTGHS_HSTISR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:afa0472df87d9534463c54f81703f442b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) DMA Channel 4 Interrupt  <br /></td></tr>
<tr class="separator:afa0472df87d9534463c54f81703f442b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0288f90a45958600e8db61141e0d93d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0288f90a45958600e8db61141e0d93d3">UOTGHS_HSTISR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a0288f90a45958600e8db61141e0d93d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) DMA Channel 5 Interrupt  <br /></td></tr>
<tr class="separator:a0288f90a45958600e8db61141e0d93d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03bc0123972ff8185dc40f9aa6df2b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a03bc0123972ff8185dc40f9aa6df2b74">UOTGHS_HSTISR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a03bc0123972ff8185dc40f9aa6df2b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTISR) DMA Channel 6 Interrupt  <br /></td></tr>
<tr class="separator:a03bc0123972ff8185dc40f9aa6df2b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a094b0e7f641936c49dd7564f515b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3a094b0e7f641936c49dd7564f515b4a">UOTGHS_HSTICR_DCONNIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3a094b0e7f641936c49dd7564f515b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) Device Connection Interrupt Clear  <br /></td></tr>
<tr class="separator:a3a094b0e7f641936c49dd7564f515b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a9b00f03cdfacfa7cff55e91b07d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a53a9b00f03cdfacfa7cff55e91b07d47">UOTGHS_HSTICR_DDISCIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a53a9b00f03cdfacfa7cff55e91b07d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) Device Disconnection Interrupt Clear  <br /></td></tr>
<tr class="separator:a53a9b00f03cdfacfa7cff55e91b07d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348777c9d470be239affd8b75ba99362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a348777c9d470be239affd8b75ba99362">UOTGHS_HSTICR_RSTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a348777c9d470be239affd8b75ba99362"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) USB Reset Sent Interrupt Clear  <br /></td></tr>
<tr class="separator:a348777c9d470be239affd8b75ba99362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633fde655b70b0bc3fb2f58b6fee3b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a633fde655b70b0bc3fb2f58b6fee3b08">UOTGHS_HSTICR_RSMEDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a633fde655b70b0bc3fb2f58b6fee3b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) Downstream Resume Sent Interrupt Clear  <br /></td></tr>
<tr class="separator:a633fde655b70b0bc3fb2f58b6fee3b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bfc5cd5c0b35222eb8b25175d97c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a77bfc5cd5c0b35222eb8b25175d97c4f">UOTGHS_HSTICR_RXRSMIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a77bfc5cd5c0b35222eb8b25175d97c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) Upstream Resume Received Interrupt Clear  <br /></td></tr>
<tr class="separator:a77bfc5cd5c0b35222eb8b25175d97c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1f64b0e648db269a16dfc522b7194e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9c1f64b0e648db269a16dfc522b7194e">UOTGHS_HSTICR_HSOFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a9c1f64b0e648db269a16dfc522b7194e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) Host Start of Frame Interrupt Clear  <br /></td></tr>
<tr class="separator:a9c1f64b0e648db269a16dfc522b7194e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87bfe7c6de9775cad9b68aac97ace2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a87bfe7c6de9775cad9b68aac97ace2b5">UOTGHS_HSTICR_HWUPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a87bfe7c6de9775cad9b68aac97ace2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTICR) Host Wake-Up Interrupt Clear  <br /></td></tr>
<tr class="separator:a87bfe7c6de9775cad9b68aac97ace2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efe327bc77024806f02222cb17405a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3efe327bc77024806f02222cb17405a7">UOTGHS_HSTIFR_DCONNIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3efe327bc77024806f02222cb17405a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) Device Connection Interrupt Set  <br /></td></tr>
<tr class="separator:a3efe327bc77024806f02222cb17405a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90aa338c34a04628493fcc19bc8bc818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a90aa338c34a04628493fcc19bc8bc818">UOTGHS_HSTIFR_DDISCIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a90aa338c34a04628493fcc19bc8bc818"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) Device Disconnection Interrupt Set  <br /></td></tr>
<tr class="separator:a90aa338c34a04628493fcc19bc8bc818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f675a4a1a9c28145ac599d9de20de07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f675a4a1a9c28145ac599d9de20de07">UOTGHS_HSTIFR_RSTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a1f675a4a1a9c28145ac599d9de20de07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) USB Reset Sent Interrupt Set  <br /></td></tr>
<tr class="separator:a1f675a4a1a9c28145ac599d9de20de07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd9b485fff5410030f5c5f75e81d57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4cd9b485fff5410030f5c5f75e81d57c">UOTGHS_HSTIFR_RSMEDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a4cd9b485fff5410030f5c5f75e81d57c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) Downstream Resume Sent Interrupt Set  <br /></td></tr>
<tr class="separator:a4cd9b485fff5410030f5c5f75e81d57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66486751195679a290c82c537442c8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a66486751195679a290c82c537442c8dd">UOTGHS_HSTIFR_RXRSMIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a66486751195679a290c82c537442c8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) Upstream Resume Received Interrupt Set  <br /></td></tr>
<tr class="separator:a66486751195679a290c82c537442c8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d1588e2492a053ad70b4a941254693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a01d1588e2492a053ad70b4a941254693">UOTGHS_HSTIFR_HSOFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a01d1588e2492a053ad70b4a941254693"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) Host Start of Frame Interrupt Set  <br /></td></tr>
<tr class="separator:a01d1588e2492a053ad70b4a941254693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7a8030262fc57cadda9c9462a26112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aab7a8030262fc57cadda9c9462a26112">UOTGHS_HSTIFR_HWUPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aab7a8030262fc57cadda9c9462a26112"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) Host Wake-Up Interrupt Set  <br /></td></tr>
<tr class="separator:aab7a8030262fc57cadda9c9462a26112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7173a61df2867eadd2a86555cd8edb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7173a61df2867eadd2a86555cd8edb2a">UOTGHS_HSTIFR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a7173a61df2867eadd2a86555cd8edb2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) DMA Channel 1 Interrupt Set  <br /></td></tr>
<tr class="separator:a7173a61df2867eadd2a86555cd8edb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9472fb92e3475e2352cd8feebb3fb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa9472fb92e3475e2352cd8feebb3fb0c">UOTGHS_HSTIFR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:aa9472fb92e3475e2352cd8feebb3fb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) DMA Channel 2 Interrupt Set  <br /></td></tr>
<tr class="separator:aa9472fb92e3475e2352cd8feebb3fb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09e82e0b5c588f59f134d3869e519df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa09e82e0b5c588f59f134d3869e519df">UOTGHS_HSTIFR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:aa09e82e0b5c588f59f134d3869e519df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) DMA Channel 3 Interrupt Set  <br /></td></tr>
<tr class="separator:aa09e82e0b5c588f59f134d3869e519df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45362041d4d13ea7a8e6d20cb76cbff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a45362041d4d13ea7a8e6d20cb76cbff2">UOTGHS_HSTIFR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a45362041d4d13ea7a8e6d20cb76cbff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) DMA Channel 4 Interrupt Set  <br /></td></tr>
<tr class="separator:a45362041d4d13ea7a8e6d20cb76cbff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5949b8101e85b38b2db869e3b74d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abe5949b8101e85b38b2db869e3b74d52">UOTGHS_HSTIFR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:abe5949b8101e85b38b2db869e3b74d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) DMA Channel 5 Interrupt Set  <br /></td></tr>
<tr class="separator:abe5949b8101e85b38b2db869e3b74d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af525c74d4a3a3890c2de766dfc4db177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af525c74d4a3a3890c2de766dfc4db177">UOTGHS_HSTIFR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:af525c74d4a3a3890c2de766dfc4db177"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIFR) DMA Channel 6 Interrupt Set  <br /></td></tr>
<tr class="separator:af525c74d4a3a3890c2de766dfc4db177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac98355f3c6224a9d672cbf69a9a541b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aac98355f3c6224a9d672cbf69a9a541b">UOTGHS_HSTIMR_DCONNIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aac98355f3c6224a9d672cbf69a9a541b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Device Connection Interrupt Enable  <br /></td></tr>
<tr class="separator:aac98355f3c6224a9d672cbf69a9a541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcf66641fd8ed6c13205ed679316d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9fcf66641fd8ed6c13205ed679316d37">UOTGHS_HSTIMR_DDISCIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a9fcf66641fd8ed6c13205ed679316d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Device Disconnection Interrupt Enable  <br /></td></tr>
<tr class="separator:a9fcf66641fd8ed6c13205ed679316d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3cf82481deba5c12d2afdc45aa25af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f3cf82481deba5c12d2afdc45aa25af">UOTGHS_HSTIMR_RSTIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a1f3cf82481deba5c12d2afdc45aa25af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) USB Reset Sent Interrupt Enable  <br /></td></tr>
<tr class="separator:a1f3cf82481deba5c12d2afdc45aa25af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe8e3d68a72ba6c824b18e0f01e4650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aabe8e3d68a72ba6c824b18e0f01e4650">UOTGHS_HSTIMR_RSMEDIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aabe8e3d68a72ba6c824b18e0f01e4650"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Downstream Resume Sent Interrupt Enable  <br /></td></tr>
<tr class="separator:aabe8e3d68a72ba6c824b18e0f01e4650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00a6227b53d228cca4ad01f590186cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac00a6227b53d228cca4ad01f590186cb">UOTGHS_HSTIMR_RXRSMIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ac00a6227b53d228cca4ad01f590186cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Upstream Resume Received Interrupt Enable  <br /></td></tr>
<tr class="separator:ac00a6227b53d228cca4ad01f590186cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65c815c61a2623271484c88fd3f5d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af65c815c61a2623271484c88fd3f5d4f">UOTGHS_HSTIMR_HSOFIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af65c815c61a2623271484c88fd3f5d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Host Start of Frame Interrupt Enable  <br /></td></tr>
<tr class="separator:af65c815c61a2623271484c88fd3f5d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a034d14d8c833fe9b6da934d8ca4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad8a034d14d8c833fe9b6da934d8ca4e2">UOTGHS_HSTIMR_HWUPIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad8a034d14d8c833fe9b6da934d8ca4e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Host Wake-Up Interrupt Enable  <br /></td></tr>
<tr class="separator:ad8a034d14d8c833fe9b6da934d8ca4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c6a252472ced10b581b6be4b58ea30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a26c6a252472ced10b581b6be4b58ea30">UOTGHS_HSTIMR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a26c6a252472ced10b581b6be4b58ea30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:a26c6a252472ced10b581b6be4b58ea30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8b7c9b20d6a7d29c7a291730b51093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abf8b7c9b20d6a7d29c7a291730b51093">UOTGHS_HSTIMR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:abf8b7c9b20d6a7d29c7a291730b51093"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:abf8b7c9b20d6a7d29c7a291730b51093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1ab018a85fa4200e5366ff7f5bada5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7b1ab018a85fa4200e5366ff7f5bada5">UOTGHS_HSTIMR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a7b1ab018a85fa4200e5366ff7f5bada5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a7b1ab018a85fa4200e5366ff7f5bada5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a86c34d302b1cc255af5eac556fd8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4a86c34d302b1cc255af5eac556fd8f1">UOTGHS_HSTIMR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a4a86c34d302b1cc255af5eac556fd8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:a4a86c34d302b1cc255af5eac556fd8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79ee1e6c8bbdedd2616683f70782f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa79ee1e6c8bbdedd2616683f70782f4b">UOTGHS_HSTIMR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aa79ee1e6c8bbdedd2616683f70782f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:aa79ee1e6c8bbdedd2616683f70782f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf43c81e4d507d985990689110df50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6bf43c81e4d507d985990689110df50d">UOTGHS_HSTIMR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a6bf43c81e4d507d985990689110df50d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:a6bf43c81e4d507d985990689110df50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c50e6b6053b6ebaf0ea13f729b78d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0c50e6b6053b6ebaf0ea13f729b78d02">UOTGHS_HSTIMR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a0c50e6b6053b6ebaf0ea13f729b78d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a0c50e6b6053b6ebaf0ea13f729b78d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcadaee0c6daf1d8a6e9c447426cd71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0fcadaee0c6daf1d8a6e9c447426cd71">UOTGHS_HSTIMR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a0fcadaee0c6daf1d8a6e9c447426cd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 7 Interrupt Enable  <br /></td></tr>
<tr class="separator:a0fcadaee0c6daf1d8a6e9c447426cd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae778c9ce7231d7551937bcc60b0908d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae778c9ce7231d7551937bcc60b0908d7">UOTGHS_HSTIMR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ae778c9ce7231d7551937bcc60b0908d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 8 Interrupt Enable  <br /></td></tr>
<tr class="separator:ae778c9ce7231d7551937bcc60b0908d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97c9eb8848d7e2d08caec5830d40542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab97c9eb8848d7e2d08caec5830d40542">UOTGHS_HSTIMR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ab97c9eb8848d7e2d08caec5830d40542"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) Pipe 9 Interrupt Enable  <br /></td></tr>
<tr class="separator:ab97c9eb8848d7e2d08caec5830d40542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818a2106a64f043ef12227b22f1bf242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a818a2106a64f043ef12227b22f1bf242">UOTGHS_HSTIMR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a818a2106a64f043ef12227b22f1bf242"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) DMA Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:a818a2106a64f043ef12227b22f1bf242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab0601157e122d151fe439348d6c123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5ab0601157e122d151fe439348d6c123">UOTGHS_HSTIMR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a5ab0601157e122d151fe439348d6c123"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) DMA Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a5ab0601157e122d151fe439348d6c123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf179e077bf9be4535c610c6af6b5502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaf179e077bf9be4535c610c6af6b5502">UOTGHS_HSTIMR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:aaf179e077bf9be4535c610c6af6b5502"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) DMA Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:aaf179e077bf9be4535c610c6af6b5502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913ff649f5c555780fe2815a63f612e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a913ff649f5c555780fe2815a63f612e9">UOTGHS_HSTIMR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a913ff649f5c555780fe2815a63f612e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) DMA Channel 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:a913ff649f5c555780fe2815a63f612e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76180cb8e5fda9b61fb4d18e219f80db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a76180cb8e5fda9b61fb4d18e219f80db">UOTGHS_HSTIMR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a76180cb8e5fda9b61fb4d18e219f80db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) DMA Channel 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:a76180cb8e5fda9b61fb4d18e219f80db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53604db2eda079a30427f4492ddff8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a53604db2eda079a30427f4492ddff8db">UOTGHS_HSTIMR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a53604db2eda079a30427f4492ddff8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIMR) DMA Channel 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a53604db2eda079a30427f4492ddff8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1102b1592267c1e38be9b01482f3d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab1102b1592267c1e38be9b01482f3d7a">UOTGHS_HSTIDR_DCONNIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab1102b1592267c1e38be9b01482f3d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Device Connection Interrupt Disable  <br /></td></tr>
<tr class="separator:ab1102b1592267c1e38be9b01482f3d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c9aafb29edd2d092dc7d891e5efed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a65c9aafb29edd2d092dc7d891e5efed8">UOTGHS_HSTIDR_DDISCIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a65c9aafb29edd2d092dc7d891e5efed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Device Disconnection Interrupt Disable  <br /></td></tr>
<tr class="separator:a65c9aafb29edd2d092dc7d891e5efed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455f20f6df5445546ca14d15aa2a6fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a455f20f6df5445546ca14d15aa2a6fec">UOTGHS_HSTIDR_RSTIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a455f20f6df5445546ca14d15aa2a6fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) USB Reset Sent Interrupt Disable  <br /></td></tr>
<tr class="separator:a455f20f6df5445546ca14d15aa2a6fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ea77b2fc27d8c2742020749d1c7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac3ea77b2fc27d8c2742020749d1c7297">UOTGHS_HSTIDR_RSMEDIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac3ea77b2fc27d8c2742020749d1c7297"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Downstream Resume Sent Interrupt Disable  <br /></td></tr>
<tr class="separator:ac3ea77b2fc27d8c2742020749d1c7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65b461425ac443f4255504bfa625625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae65b461425ac443f4255504bfa625625">UOTGHS_HSTIDR_RXRSMIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae65b461425ac443f4255504bfa625625"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Upstream Resume Received Interrupt Disable  <br /></td></tr>
<tr class="separator:ae65b461425ac443f4255504bfa625625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012e7a0edc33fc09d6babd18eeff9360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a012e7a0edc33fc09d6babd18eeff9360">UOTGHS_HSTIDR_HSOFIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a012e7a0edc33fc09d6babd18eeff9360"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Host Start of Frame Interrupt Disable  <br /></td></tr>
<tr class="separator:a012e7a0edc33fc09d6babd18eeff9360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b64f0774c8da71298387aa7bfe4fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a16b64f0774c8da71298387aa7bfe4fe7">UOTGHS_HSTIDR_HWUPIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a16b64f0774c8da71298387aa7bfe4fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Host Wake-Up Interrupt Disable  <br /></td></tr>
<tr class="separator:a16b64f0774c8da71298387aa7bfe4fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b95c60c40140bd03bd3ee3560b38942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6b95c60c40140bd03bd3ee3560b38942">UOTGHS_HSTIDR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a6b95c60c40140bd03bd3ee3560b38942"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:a6b95c60c40140bd03bd3ee3560b38942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e8161efc9855a32d5579433075e3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a18e8161efc9855a32d5579433075e3d2">UOTGHS_HSTIDR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a18e8161efc9855a32d5579433075e3d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a18e8161efc9855a32d5579433075e3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6577bb92d73c209c9a48e2313d7947ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6577bb92d73c209c9a48e2313d7947ec">UOTGHS_HSTIDR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a6577bb92d73c209c9a48e2313d7947ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:a6577bb92d73c209c9a48e2313d7947ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0626fb700026dc63b9c307026f92c402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0626fb700026dc63b9c307026f92c402">UOTGHS_HSTIDR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a0626fb700026dc63b9c307026f92c402"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:a0626fb700026dc63b9c307026f92c402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c8a389f6b18e55de2fd2337dbbc1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab5c8a389f6b18e55de2fd2337dbbc1d3">UOTGHS_HSTIDR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ab5c8a389f6b18e55de2fd2337dbbc1d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:ab5c8a389f6b18e55de2fd2337dbbc1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309cac45ed75066fe21c6f3aff36ad32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a309cac45ed75066fe21c6f3aff36ad32">UOTGHS_HSTIDR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a309cac45ed75066fe21c6f3aff36ad32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:a309cac45ed75066fe21c6f3aff36ad32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6831aa19b884f5c9a62970ca0ffd06ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6831aa19b884f5c9a62970ca0ffd06ad">UOTGHS_HSTIDR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a6831aa19b884f5c9a62970ca0ffd06ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:a6831aa19b884f5c9a62970ca0ffd06ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa975fab79146fd2d83e710bfe7d43321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa975fab79146fd2d83e710bfe7d43321">UOTGHS_HSTIDR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa975fab79146fd2d83e710bfe7d43321"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 7 Interrupt Disable  <br /></td></tr>
<tr class="separator:aa975fab79146fd2d83e710bfe7d43321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53f0c2874efe0a8f2b744b17526dfa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab53f0c2874efe0a8f2b744b17526dfa8">UOTGHS_HSTIDR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ab53f0c2874efe0a8f2b744b17526dfa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 8 Interrupt Disable  <br /></td></tr>
<tr class="separator:ab53f0c2874efe0a8f2b744b17526dfa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8093919ce5cf9a98cfbebc00fdbc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2d8093919ce5cf9a98cfbebc00fdbc07">UOTGHS_HSTIDR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a2d8093919ce5cf9a98cfbebc00fdbc07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) Pipe 9 Interrupt Disable  <br /></td></tr>
<tr class="separator:a2d8093919ce5cf9a98cfbebc00fdbc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16a47e0ef6420b71df4dae0db6a159b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad16a47e0ef6420b71df4dae0db6a159b">UOTGHS_HSTIDR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ad16a47e0ef6420b71df4dae0db6a159b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) DMA Channel 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:ad16a47e0ef6420b71df4dae0db6a159b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac564fd375293bb17982bbe12ba5e8494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac564fd375293bb17982bbe12ba5e8494">UOTGHS_HSTIDR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ac564fd375293bb17982bbe12ba5e8494"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) DMA Channel 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:ac564fd375293bb17982bbe12ba5e8494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa757a0a97ccf7a99a507aed509b71855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa757a0a97ccf7a99a507aed509b71855">UOTGHS_HSTIDR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:aa757a0a97ccf7a99a507aed509b71855"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) DMA Channel 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:aa757a0a97ccf7a99a507aed509b71855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9aff8cabe4c53f54848ef7e3c65fc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad9aff8cabe4c53f54848ef7e3c65fc78">UOTGHS_HSTIDR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ad9aff8cabe4c53f54848ef7e3c65fc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) DMA Channel 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:ad9aff8cabe4c53f54848ef7e3c65fc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fb5d65de012b484f1e518ab86fa4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a30fb5d65de012b484f1e518ab86fa4d9">UOTGHS_HSTIDR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a30fb5d65de012b484f1e518ab86fa4d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) DMA Channel 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:a30fb5d65de012b484f1e518ab86fa4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ea9cc4c5887ea934d55aebd1b21f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa1ea9cc4c5887ea934d55aebd1b21f47">UOTGHS_HSTIDR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:aa1ea9cc4c5887ea934d55aebd1b21f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIDR) DMA Channel 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:aa1ea9cc4c5887ea934d55aebd1b21f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0998d9757e298c43e8032da92ff027dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0998d9757e298c43e8032da92ff027dd">UOTGHS_HSTIER_DCONNIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a0998d9757e298c43e8032da92ff027dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Device Connection Interrupt Enable  <br /></td></tr>
<tr class="separator:a0998d9757e298c43e8032da92ff027dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a2de3a75d2722bf27816bf57a51e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a58a2de3a75d2722bf27816bf57a51e12">UOTGHS_HSTIER_DDISCIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a58a2de3a75d2722bf27816bf57a51e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Device Disconnection Interrupt Enable  <br /></td></tr>
<tr class="separator:a58a2de3a75d2722bf27816bf57a51e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd4623c6244956ccb41abedce844e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acfd4623c6244956ccb41abedce844e43">UOTGHS_HSTIER_RSTIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:acfd4623c6244956ccb41abedce844e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) USB Reset Sent Interrupt Enable  <br /></td></tr>
<tr class="separator:acfd4623c6244956ccb41abedce844e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e1adefd4ccba751642977f677342bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af4e1adefd4ccba751642977f677342bb">UOTGHS_HSTIER_RSMEDIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:af4e1adefd4ccba751642977f677342bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Downstream Resume Sent Interrupt Enable  <br /></td></tr>
<tr class="separator:af4e1adefd4ccba751642977f677342bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256a4b124b0d4f74e3ddc61586c71ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a256a4b124b0d4f74e3ddc61586c71ac9">UOTGHS_HSTIER_RXRSMIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a256a4b124b0d4f74e3ddc61586c71ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Upstream Resume Received Interrupt Enable  <br /></td></tr>
<tr class="separator:a256a4b124b0d4f74e3ddc61586c71ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77c061cde6a12ee29f4cd59a316acb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa77c061cde6a12ee29f4cd59a316acb3">UOTGHS_HSTIER_HSOFIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aa77c061cde6a12ee29f4cd59a316acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Host Start of Frame Interrupt Enable  <br /></td></tr>
<tr class="separator:aa77c061cde6a12ee29f4cd59a316acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e9bf02f22a7c8298e3d98ad5cf4fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae2e9bf02f22a7c8298e3d98ad5cf4fee">UOTGHS_HSTIER_HWUPIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ae2e9bf02f22a7c8298e3d98ad5cf4fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Host Wake-Up Interrupt Enable  <br /></td></tr>
<tr class="separator:ae2e9bf02f22a7c8298e3d98ad5cf4fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205dee8cb381eaec17ccf2c7b7708fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a205dee8cb381eaec17ccf2c7b7708fab">UOTGHS_HSTIER_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a205dee8cb381eaec17ccf2c7b7708fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:a205dee8cb381eaec17ccf2c7b7708fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f25faac02d2277a1a118c503d10fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a78f25faac02d2277a1a118c503d10fbc">UOTGHS_HSTIER_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a78f25faac02d2277a1a118c503d10fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:a78f25faac02d2277a1a118c503d10fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbf58bf8224a7f38d0db50bedb75b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1bbf58bf8224a7f38d0db50bedb75b1a">UOTGHS_HSTIER_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a1bbf58bf8224a7f38d0db50bedb75b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a1bbf58bf8224a7f38d0db50bedb75b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968443688354118c5f0e23a2abdb203d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a968443688354118c5f0e23a2abdb203d">UOTGHS_HSTIER_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a968443688354118c5f0e23a2abdb203d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:a968443688354118c5f0e23a2abdb203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec633cf93bc9455df3af98923fb79909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aec633cf93bc9455df3af98923fb79909">UOTGHS_HSTIER_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aec633cf93bc9455df3af98923fb79909"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:aec633cf93bc9455df3af98923fb79909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33893fe4cb5b017308db9ceb21544be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad33893fe4cb5b017308db9ceb21544be">UOTGHS_HSTIER_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ad33893fe4cb5b017308db9ceb21544be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:ad33893fe4cb5b017308db9ceb21544be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae68a73908dc1414374cea97ddd460d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae68a73908dc1414374cea97ddd460d16">UOTGHS_HSTIER_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ae68a73908dc1414374cea97ddd460d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:ae68a73908dc1414374cea97ddd460d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002663d9bcecca2f842c87b16b6ebdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a002663d9bcecca2f842c87b16b6ebdb9">UOTGHS_HSTIER_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a002663d9bcecca2f842c87b16b6ebdb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 7 Interrupt Enable  <br /></td></tr>
<tr class="separator:a002663d9bcecca2f842c87b16b6ebdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3bac2ad49fa440cda64003f12b90c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1f3bac2ad49fa440cda64003f12b90c5">UOTGHS_HSTIER_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a1f3bac2ad49fa440cda64003f12b90c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 8 Interrupt Enable  <br /></td></tr>
<tr class="separator:a1f3bac2ad49fa440cda64003f12b90c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee93697410b5a242d79d86a61c78a327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aee93697410b5a242d79d86a61c78a327">UOTGHS_HSTIER_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aee93697410b5a242d79d86a61c78a327"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) Pipe 9 Interrupt Enable  <br /></td></tr>
<tr class="separator:aee93697410b5a242d79d86a61c78a327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8d9f354566596c031237ebb7cd6eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aca8d9f354566596c031237ebb7cd6eef">UOTGHS_HSTIER_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:aca8d9f354566596c031237ebb7cd6eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) DMA Channel 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:aca8d9f354566596c031237ebb7cd6eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0216f70f3883f29bd984deedd28b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aad0216f70f3883f29bd984deedd28b15">UOTGHS_HSTIER_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:aad0216f70f3883f29bd984deedd28b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) DMA Channel 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:aad0216f70f3883f29bd984deedd28b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b4d2ef112d0ac9bf7db25bcdb0de15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af4b4d2ef112d0ac9bf7db25bcdb0de15">UOTGHS_HSTIER_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:af4b4d2ef112d0ac9bf7db25bcdb0de15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) DMA Channel 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:af4b4d2ef112d0ac9bf7db25bcdb0de15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba248e08b175c876f57621c993d7655e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aba248e08b175c876f57621c993d7655e">UOTGHS_HSTIER_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:aba248e08b175c876f57621c993d7655e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) DMA Channel 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:aba248e08b175c876f57621c993d7655e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4b3f01840e01a162e5b0e6339dcfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6d4b3f01840e01a162e5b0e6339dcfc6">UOTGHS_HSTIER_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a6d4b3f01840e01a162e5b0e6339dcfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) DMA Channel 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:a6d4b3f01840e01a162e5b0e6339dcfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a96357eb4e3c4244efcb5dfa60908c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a89a96357eb4e3c4244efcb5dfa60908c">UOTGHS_HSTIER_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a89a96357eb4e3c4244efcb5dfa60908c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTIER) DMA Channel 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a89a96357eb4e3c4244efcb5dfa60908c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad5c62f872e58cb665d425d2ba8cff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acad5c62f872e58cb665d425d2ba8cff9">UOTGHS_HSTPIP_PEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acad5c62f872e58cb665d425d2ba8cff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 0 Enable  <br /></td></tr>
<tr class="separator:acad5c62f872e58cb665d425d2ba8cff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021e1f5a5e19e7798d53ccb9ab1f8994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a021e1f5a5e19e7798d53ccb9ab1f8994">UOTGHS_HSTPIP_PEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a021e1f5a5e19e7798d53ccb9ab1f8994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 1 Enable  <br /></td></tr>
<tr class="separator:a021e1f5a5e19e7798d53ccb9ab1f8994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7277de1d3a90da08f554b3f2388366f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7277de1d3a90da08f554b3f2388366f1">UOTGHS_HSTPIP_PEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a7277de1d3a90da08f554b3f2388366f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 2 Enable  <br /></td></tr>
<tr class="separator:a7277de1d3a90da08f554b3f2388366f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103f6a2b8b024da83a99c4c807191134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a103f6a2b8b024da83a99c4c807191134">UOTGHS_HSTPIP_PEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a103f6a2b8b024da83a99c4c807191134"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 3 Enable  <br /></td></tr>
<tr class="separator:a103f6a2b8b024da83a99c4c807191134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dae744104ce22f27853fb49c1244994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6dae744104ce22f27853fb49c1244994">UOTGHS_HSTPIP_PEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a6dae744104ce22f27853fb49c1244994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 4 Enable  <br /></td></tr>
<tr class="separator:a6dae744104ce22f27853fb49c1244994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0f9bae70d89f321ab0c976313886ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aad0f9bae70d89f321ab0c976313886ab">UOTGHS_HSTPIP_PEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aad0f9bae70d89f321ab0c976313886ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 5 Enable  <br /></td></tr>
<tr class="separator:aad0f9bae70d89f321ab0c976313886ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af823d25da8aaac9de8d38908526d1faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af823d25da8aaac9de8d38908526d1faf">UOTGHS_HSTPIP_PEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:af823d25da8aaac9de8d38908526d1faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 6 Enable  <br /></td></tr>
<tr class="separator:af823d25da8aaac9de8d38908526d1faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cf43f2e2866599abfcaa2316cbb7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a76cf43f2e2866599abfcaa2316cbb7dd">UOTGHS_HSTPIP_PEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a76cf43f2e2866599abfcaa2316cbb7dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 7 Enable  <br /></td></tr>
<tr class="separator:a76cf43f2e2866599abfcaa2316cbb7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33a59069f075de031cc4e39e62303ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af33a59069f075de031cc4e39e62303ef">UOTGHS_HSTPIP_PEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af33a59069f075de031cc4e39e62303ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 8 Enable  <br /></td></tr>
<tr class="separator:af33a59069f075de031cc4e39e62303ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab175cd92a2fd84615eeb31154524d93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab175cd92a2fd84615eeb31154524d93b">UOTGHS_HSTPIP_PRST0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ab175cd92a2fd84615eeb31154524d93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 0 Reset  <br /></td></tr>
<tr class="separator:ab175cd92a2fd84615eeb31154524d93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc76317a795da6f94faea5bfb1e4041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4dc76317a795da6f94faea5bfb1e4041">UOTGHS_HSTPIP_PRST1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a4dc76317a795da6f94faea5bfb1e4041"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 1 Reset  <br /></td></tr>
<tr class="separator:a4dc76317a795da6f94faea5bfb1e4041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaae085c245280d31ab42ab351c70845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaaae085c245280d31ab42ab351c70845">UOTGHS_HSTPIP_PRST2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aaaae085c245280d31ab42ab351c70845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 2 Reset  <br /></td></tr>
<tr class="separator:aaaae085c245280d31ab42ab351c70845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d043a9c2ea97df45fad4dfe9759afbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9d043a9c2ea97df45fad4dfe9759afbb">UOTGHS_HSTPIP_PRST3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a9d043a9c2ea97df45fad4dfe9759afbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 3 Reset  <br /></td></tr>
<tr class="separator:a9d043a9c2ea97df45fad4dfe9759afbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343dfc258ff27cc04d3376e2b5de85ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a343dfc258ff27cc04d3376e2b5de85ed">UOTGHS_HSTPIP_PRST4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a343dfc258ff27cc04d3376e2b5de85ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 4 Reset  <br /></td></tr>
<tr class="separator:a343dfc258ff27cc04d3376e2b5de85ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adeb72d0a3249774a80b7fd543c09ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9adeb72d0a3249774a80b7fd543c09ae">UOTGHS_HSTPIP_PRST5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a9adeb72d0a3249774a80b7fd543c09ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 5 Reset  <br /></td></tr>
<tr class="separator:a9adeb72d0a3249774a80b7fd543c09ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40a8c58541b1d748aaed3a88cb48cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac40a8c58541b1d748aaed3a88cb48cf6">UOTGHS_HSTPIP_PRST6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ac40a8c58541b1d748aaed3a88cb48cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 6 Reset  <br /></td></tr>
<tr class="separator:ac40a8c58541b1d748aaed3a88cb48cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e8552db280b5910f16721d70050874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a30e8552db280b5910f16721d70050874">UOTGHS_HSTPIP_PRST7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a30e8552db280b5910f16721d70050874"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 7 Reset  <br /></td></tr>
<tr class="separator:a30e8552db280b5910f16721d70050874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42f736d393f5460e64a8aad39df4907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af42f736d393f5460e64a8aad39df4907">UOTGHS_HSTPIP_PRST8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:af42f736d393f5460e64a8aad39df4907"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIP) Pipe 8 Reset  <br /></td></tr>
<tr class="separator:af42f736d393f5460e64a8aad39df4907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c13e9e98f48c85d5d3608ca6edcb4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2c13e9e98f48c85d5d3608ca6edcb4aa">UOTGHS_HSTFNUM_MFNUM_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2c13e9e98f48c85d5d3608ca6edcb4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92f6013771071482937a77d8399f9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad92f6013771071482937a77d8399f9aa">UOTGHS_HSTFNUM_MFNUM_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#a2c13e9e98f48c85d5d3608ca6edcb4aa">UOTGHS_HSTFNUM_MFNUM_Pos</a>)</td></tr>
<tr class="memdesc:ad92f6013771071482937a77d8399f9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTFNUM) Micro Frame Number  <br /></td></tr>
<tr class="separator:ad92f6013771071482937a77d8399f9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12397fec8f1af5902093cc5bf9462e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a12397fec8f1af5902093cc5bf9462e04">UOTGHS_HSTFNUM_MFNUM</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ad92f6013771071482937a77d8399f9aa">UOTGHS_HSTFNUM_MFNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a2c13e9e98f48c85d5d3608ca6edcb4aa">UOTGHS_HSTFNUM_MFNUM_Pos</a>)))</td></tr>
<tr class="separator:a12397fec8f1af5902093cc5bf9462e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5b14de76bd8089fdc835905c8bfda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7c5b14de76bd8089fdc835905c8bfda7">UOTGHS_HSTFNUM_FNUM_Pos</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7c5b14de76bd8089fdc835905c8bfda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e7302c1651f36233f51f2acc55f77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac5e7302c1651f36233f51f2acc55f77f">UOTGHS_HSTFNUM_FNUM_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a7c5b14de76bd8089fdc835905c8bfda7">UOTGHS_HSTFNUM_FNUM_Pos</a>)</td></tr>
<tr class="memdesc:ac5e7302c1651f36233f51f2acc55f77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTFNUM) Frame Number  <br /></td></tr>
<tr class="separator:ac5e7302c1651f36233f51f2acc55f77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48c8322db38d12c0b6edf113ccebdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad48c8322db38d12c0b6edf113ccebdfc">UOTGHS_HSTFNUM_FNUM</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ac5e7302c1651f36233f51f2acc55f77f">UOTGHS_HSTFNUM_FNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a7c5b14de76bd8089fdc835905c8bfda7">UOTGHS_HSTFNUM_FNUM_Pos</a>)))</td></tr>
<tr class="separator:ad48c8322db38d12c0b6edf113ccebdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acbe724322add5a81da0f68ccd21696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3acbe724322add5a81da0f68ccd21696">UOTGHS_HSTFNUM_FLENHIGH_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a3acbe724322add5a81da0f68ccd21696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b051004cccc73d68ea293b0a79890e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0b051004cccc73d68ea293b0a79890e0">UOTGHS_HSTFNUM_FLENHIGH_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#a3acbe724322add5a81da0f68ccd21696">UOTGHS_HSTFNUM_FLENHIGH_Pos</a>)</td></tr>
<tr class="memdesc:a0b051004cccc73d68ea293b0a79890e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTFNUM) Frame Length  <br /></td></tr>
<tr class="separator:a0b051004cccc73d68ea293b0a79890e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36437c661e67caadcd915af2f61aad85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a36437c661e67caadcd915af2f61aad85">UOTGHS_HSTFNUM_FLENHIGH</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a0b051004cccc73d68ea293b0a79890e0">UOTGHS_HSTFNUM_FLENHIGH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a3acbe724322add5a81da0f68ccd21696">UOTGHS_HSTFNUM_FLENHIGH_Pos</a>)))</td></tr>
<tr class="separator:a36437c661e67caadcd915af2f61aad85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559c35003b4520a9362ef4ab4dda698f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a559c35003b4520a9362ef4ab4dda698f">UOTGHS_HSTADDR1_HSTADDRP0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a559c35003b4520a9362ef4ab4dda698f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad85b7d5b0b77d2ebb01a67596f4aee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aad85b7d5b0b77d2ebb01a67596f4aee2">UOTGHS_HSTADDR1_HSTADDRP0_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a559c35003b4520a9362ef4ab4dda698f">UOTGHS_HSTADDR1_HSTADDRP0_Pos</a>)</td></tr>
<tr class="memdesc:aad85b7d5b0b77d2ebb01a67596f4aee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR1) USB Host Address  <br /></td></tr>
<tr class="separator:aad85b7d5b0b77d2ebb01a67596f4aee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e706c60d109ff7fc23b99aba64c78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a80e706c60d109ff7fc23b99aba64c78c">UOTGHS_HSTADDR1_HSTADDRP0</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#aad85b7d5b0b77d2ebb01a67596f4aee2">UOTGHS_HSTADDR1_HSTADDRP0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a559c35003b4520a9362ef4ab4dda698f">UOTGHS_HSTADDR1_HSTADDRP0_Pos</a>)))</td></tr>
<tr class="separator:a80e706c60d109ff7fc23b99aba64c78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a0d7082dcccc33a49c248432ac044c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae5a0d7082dcccc33a49c248432ac044c">UOTGHS_HSTADDR1_HSTADDRP1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae5a0d7082dcccc33a49c248432ac044c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a19429d0170de3af93bf3ec503ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad5a19429d0170de3af93bf3ec503ba05">UOTGHS_HSTADDR1_HSTADDRP1_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#ae5a0d7082dcccc33a49c248432ac044c">UOTGHS_HSTADDR1_HSTADDRP1_Pos</a>)</td></tr>
<tr class="memdesc:ad5a19429d0170de3af93bf3ec503ba05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR1) USB Host Address  <br /></td></tr>
<tr class="separator:ad5a19429d0170de3af93bf3ec503ba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb7cf0edd1f9dd1f3cc591b59c794ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4eb7cf0edd1f9dd1f3cc591b59c794ca">UOTGHS_HSTADDR1_HSTADDRP1</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ad5a19429d0170de3af93bf3ec503ba05">UOTGHS_HSTADDR1_HSTADDRP1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ae5a0d7082dcccc33a49c248432ac044c">UOTGHS_HSTADDR1_HSTADDRP1_Pos</a>)))</td></tr>
<tr class="separator:a4eb7cf0edd1f9dd1f3cc591b59c794ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f11da5f312c6e3b2b550cbce150f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4f11da5f312c6e3b2b550cbce150f4c4">UOTGHS_HSTADDR1_HSTADDRP2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4f11da5f312c6e3b2b550cbce150f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f398f21c17946ca24ee6a2f91832881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9f398f21c17946ca24ee6a2f91832881">UOTGHS_HSTADDR1_HSTADDRP2_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a4f11da5f312c6e3b2b550cbce150f4c4">UOTGHS_HSTADDR1_HSTADDRP2_Pos</a>)</td></tr>
<tr class="memdesc:a9f398f21c17946ca24ee6a2f91832881"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR1) USB Host Address  <br /></td></tr>
<tr class="separator:a9f398f21c17946ca24ee6a2f91832881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3817f93dfa929061581fd714e26fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab3817f93dfa929061581fd714e26fa3c">UOTGHS_HSTADDR1_HSTADDRP2</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a9f398f21c17946ca24ee6a2f91832881">UOTGHS_HSTADDR1_HSTADDRP2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a4f11da5f312c6e3b2b550cbce150f4c4">UOTGHS_HSTADDR1_HSTADDRP2_Pos</a>)))</td></tr>
<tr class="separator:ab3817f93dfa929061581fd714e26fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3089424dded7019d8dd9d733313b198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af3089424dded7019d8dd9d733313b198">UOTGHS_HSTADDR1_HSTADDRP3_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af3089424dded7019d8dd9d733313b198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8dab52fc471d13d08b91b8ae6b0011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6e8dab52fc471d13d08b91b8ae6b0011">UOTGHS_HSTADDR1_HSTADDRP3_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#af3089424dded7019d8dd9d733313b198">UOTGHS_HSTADDR1_HSTADDRP3_Pos</a>)</td></tr>
<tr class="memdesc:a6e8dab52fc471d13d08b91b8ae6b0011"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR1) USB Host Address  <br /></td></tr>
<tr class="separator:a6e8dab52fc471d13d08b91b8ae6b0011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694003c42daa99cb57f2befea5ad69b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a694003c42daa99cb57f2befea5ad69b6">UOTGHS_HSTADDR1_HSTADDRP3</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a6e8dab52fc471d13d08b91b8ae6b0011">UOTGHS_HSTADDR1_HSTADDRP3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#af3089424dded7019d8dd9d733313b198">UOTGHS_HSTADDR1_HSTADDRP3_Pos</a>)))</td></tr>
<tr class="separator:a694003c42daa99cb57f2befea5ad69b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e17489e9482fbf30e5f13c54d84e1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1e17489e9482fbf30e5f13c54d84e1f3">UOTGHS_HSTADDR2_HSTADDRP4_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1e17489e9482fbf30e5f13c54d84e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d32378815b0bd0845f4c30cc2a097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a63d32378815b0bd0845f4c30cc2a097c">UOTGHS_HSTADDR2_HSTADDRP4_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a1e17489e9482fbf30e5f13c54d84e1f3">UOTGHS_HSTADDR2_HSTADDRP4_Pos</a>)</td></tr>
<tr class="memdesc:a63d32378815b0bd0845f4c30cc2a097c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR2) USB Host Address  <br /></td></tr>
<tr class="separator:a63d32378815b0bd0845f4c30cc2a097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c5a0fda7eb6e5e14064c2179245c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af8c5a0fda7eb6e5e14064c2179245c54">UOTGHS_HSTADDR2_HSTADDRP4</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a63d32378815b0bd0845f4c30cc2a097c">UOTGHS_HSTADDR2_HSTADDRP4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a1e17489e9482fbf30e5f13c54d84e1f3">UOTGHS_HSTADDR2_HSTADDRP4_Pos</a>)))</td></tr>
<tr class="separator:af8c5a0fda7eb6e5e14064c2179245c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf573e0f50c33f5121ad407b625c0f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaf573e0f50c33f5121ad407b625c0f98">UOTGHS_HSTADDR2_HSTADDRP5_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aaf573e0f50c33f5121ad407b625c0f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f394129dc24ef9bb54692a11924bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af3f394129dc24ef9bb54692a11924bc9">UOTGHS_HSTADDR2_HSTADDRP5_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#aaf573e0f50c33f5121ad407b625c0f98">UOTGHS_HSTADDR2_HSTADDRP5_Pos</a>)</td></tr>
<tr class="memdesc:af3f394129dc24ef9bb54692a11924bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR2) USB Host Address  <br /></td></tr>
<tr class="separator:af3f394129dc24ef9bb54692a11924bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa701c4bb76f40b18dde7c73b2aef9cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa701c4bb76f40b18dde7c73b2aef9cc0">UOTGHS_HSTADDR2_HSTADDRP5</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#af3f394129dc24ef9bb54692a11924bc9">UOTGHS_HSTADDR2_HSTADDRP5_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#aaf573e0f50c33f5121ad407b625c0f98">UOTGHS_HSTADDR2_HSTADDRP5_Pos</a>)))</td></tr>
<tr class="separator:aa701c4bb76f40b18dde7c73b2aef9cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251868d13abdd94fb69ddac8b9e1cf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a251868d13abdd94fb69ddac8b9e1cf01">UOTGHS_HSTADDR2_HSTADDRP6_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a251868d13abdd94fb69ddac8b9e1cf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97f9996e4af4a74e101261d861c9339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac97f9996e4af4a74e101261d861c9339">UOTGHS_HSTADDR2_HSTADDRP6_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a251868d13abdd94fb69ddac8b9e1cf01">UOTGHS_HSTADDR2_HSTADDRP6_Pos</a>)</td></tr>
<tr class="memdesc:ac97f9996e4af4a74e101261d861c9339"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR2) USB Host Address  <br /></td></tr>
<tr class="separator:ac97f9996e4af4a74e101261d861c9339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bb11cb2636b9a25f938d9e66afac72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a42bb11cb2636b9a25f938d9e66afac72">UOTGHS_HSTADDR2_HSTADDRP6</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ac97f9996e4af4a74e101261d861c9339">UOTGHS_HSTADDR2_HSTADDRP6_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a251868d13abdd94fb69ddac8b9e1cf01">UOTGHS_HSTADDR2_HSTADDRP6_Pos</a>)))</td></tr>
<tr class="separator:a42bb11cb2636b9a25f938d9e66afac72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee034a9c7740ea34a4cd3ac2614f049e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aee034a9c7740ea34a4cd3ac2614f049e">UOTGHS_HSTADDR2_HSTADDRP7_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aee034a9c7740ea34a4cd3ac2614f049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcd82ab30b91c36bd3b77bb935ac153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adbcd82ab30b91c36bd3b77bb935ac153">UOTGHS_HSTADDR2_HSTADDRP7_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#aee034a9c7740ea34a4cd3ac2614f049e">UOTGHS_HSTADDR2_HSTADDRP7_Pos</a>)</td></tr>
<tr class="memdesc:adbcd82ab30b91c36bd3b77bb935ac153"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR2) USB Host Address  <br /></td></tr>
<tr class="separator:adbcd82ab30b91c36bd3b77bb935ac153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba8713e29a32c2cf7daf9e5b6ebbafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aeba8713e29a32c2cf7daf9e5b6ebbafd">UOTGHS_HSTADDR2_HSTADDRP7</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adbcd82ab30b91c36bd3b77bb935ac153">UOTGHS_HSTADDR2_HSTADDRP7_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#aee034a9c7740ea34a4cd3ac2614f049e">UOTGHS_HSTADDR2_HSTADDRP7_Pos</a>)))</td></tr>
<tr class="separator:aeba8713e29a32c2cf7daf9e5b6ebbafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446b838bce992c33e96befbaac74144d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a446b838bce992c33e96befbaac74144d">UOTGHS_HSTADDR3_HSTADDRP8_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a446b838bce992c33e96befbaac74144d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837cb5e1e2ec191647d0eaaeb7769c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a837cb5e1e2ec191647d0eaaeb7769c1f">UOTGHS_HSTADDR3_HSTADDRP8_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a446b838bce992c33e96befbaac74144d">UOTGHS_HSTADDR3_HSTADDRP8_Pos</a>)</td></tr>
<tr class="memdesc:a837cb5e1e2ec191647d0eaaeb7769c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR3) USB Host Address  <br /></td></tr>
<tr class="separator:a837cb5e1e2ec191647d0eaaeb7769c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcd8a36d92790b04a687ca2885424db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afdcd8a36d92790b04a687ca2885424db">UOTGHS_HSTADDR3_HSTADDRP8</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a837cb5e1e2ec191647d0eaaeb7769c1f">UOTGHS_HSTADDR3_HSTADDRP8_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a446b838bce992c33e96befbaac74144d">UOTGHS_HSTADDR3_HSTADDRP8_Pos</a>)))</td></tr>
<tr class="separator:afdcd8a36d92790b04a687ca2885424db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd532c8fa3f29d2d0e784d33813e0c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acd532c8fa3f29d2d0e784d33813e0c40">UOTGHS_HSTADDR3_HSTADDRP9_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acd532c8fa3f29d2d0e784d33813e0c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed12ce74e0eed155d5fdb6f2cedfebfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aed12ce74e0eed155d5fdb6f2cedfebfe">UOTGHS_HSTADDR3_HSTADDRP9_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#acd532c8fa3f29d2d0e784d33813e0c40">UOTGHS_HSTADDR3_HSTADDRP9_Pos</a>)</td></tr>
<tr class="memdesc:aed12ce74e0eed155d5fdb6f2cedfebfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTADDR3) USB Host Address  <br /></td></tr>
<tr class="separator:aed12ce74e0eed155d5fdb6f2cedfebfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad742478d0f587ffa5f4485e0013a4b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad742478d0f587ffa5f4485e0013a4b04">UOTGHS_HSTADDR3_HSTADDRP9</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#aed12ce74e0eed155d5fdb6f2cedfebfe">UOTGHS_HSTADDR3_HSTADDRP9_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#acd532c8fa3f29d2d0e784d33813e0c40">UOTGHS_HSTADDR3_HSTADDRP9_Pos</a>)))</td></tr>
<tr class="separator:ad742478d0f587ffa5f4485e0013a4b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76df647c0e498d2560ec8120ef75372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af76df647c0e498d2560ec8120ef75372">UOTGHS_HSTPIPCFG_ALLOC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af76df647c0e498d2560ec8120ef75372"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Memory Allocate  <br /></td></tr>
<tr class="separator:af76df647c0e498d2560ec8120ef75372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d">UOTGHS_HSTPIPCFG_PBK_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eeb80901fcbda7f2225adae6e8a0c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7eeb80901fcbda7f2225adae6e8a0c90">UOTGHS_HSTPIPCFG_PBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d">UOTGHS_HSTPIPCFG_PBK_Pos</a>)</td></tr>
<tr class="memdesc:a7eeb80901fcbda7f2225adae6e8a0c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Banks  <br /></td></tr>
<tr class="separator:a7eeb80901fcbda7f2225adae6e8a0c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02493684c1ef5b74234c7920cbaf818e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a02493684c1ef5b74234c7920cbaf818e">UOTGHS_HSTPIPCFG_PBK</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a7eeb80901fcbda7f2225adae6e8a0c90">UOTGHS_HSTPIPCFG_PBK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d">UOTGHS_HSTPIPCFG_PBK_Pos</a>)))</td></tr>
<tr class="separator:a02493684c1ef5b74234c7920cbaf818e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09cca3fff398cc3aa747c641f833789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae09cca3fff398cc3aa747c641f833789">UOTGHS_HSTPIPCFG_PBK_1_BANK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ae09cca3fff398cc3aa747c641f833789"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Single-bank pipe  <br /></td></tr>
<tr class="separator:ae09cca3fff398cc3aa747c641f833789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace69e03667308995207228b0f32e06c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ace69e03667308995207228b0f32e06c8">UOTGHS_HSTPIPCFG_PBK_2_BANK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ace69e03667308995207228b0f32e06c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Double-bank pipe  <br /></td></tr>
<tr class="separator:ace69e03667308995207228b0f32e06c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ec312f5eb01b90f10c8dbc4447c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a75ec312f5eb01b90f10c8dbc4447c03c">UOTGHS_HSTPIPCFG_PBK_3_BANK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a75ec312f5eb01b90f10c8dbc4447c03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Triple-bank pipe  <br /></td></tr>
<tr class="separator:a75ec312f5eb01b90f10c8dbc4447c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb3339673dc777424e110a2d2840ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0fb3339673dc777424e110a2d2840ece">UOTGHS_HSTPIPCFG_PSIZE_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0fb3339673dc777424e110a2d2840ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6706ab97fa8860364f485b40dbea74f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6706ab97fa8860364f485b40dbea74f4">UOTGHS_HSTPIPCFG_PSIZE_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#a0fb3339673dc777424e110a2d2840ece">UOTGHS_HSTPIPCFG_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a6706ab97fa8860364f485b40dbea74f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Size  <br /></td></tr>
<tr class="separator:a6706ab97fa8860364f485b40dbea74f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cc531856064efcbe7f62095ec6ec60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa1cc531856064efcbe7f62095ec6ec60">UOTGHS_HSTPIPCFG_PSIZE</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a6706ab97fa8860364f485b40dbea74f4">UOTGHS_HSTPIPCFG_PSIZE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a0fb3339673dc777424e110a2d2840ece">UOTGHS_HSTPIPCFG_PSIZE_Pos</a>)))</td></tr>
<tr class="separator:aa1cc531856064efcbe7f62095ec6ec60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca46b8d501ad0a4e68953f4d647f0a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5ca46b8d501ad0a4e68953f4d647f0a0">UOTGHS_HSTPIPCFG_PSIZE_8_BYTE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5ca46b8d501ad0a4e68953f4d647f0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 8 bytes  <br /></td></tr>
<tr class="separator:a5ca46b8d501ad0a4e68953f4d647f0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0321d9cfd168019510df17494ce7ebbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0321d9cfd168019510df17494ce7ebbc">UOTGHS_HSTPIPCFG_PSIZE_16_BYTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0321d9cfd168019510df17494ce7ebbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 16 bytes  <br /></td></tr>
<tr class="separator:a0321d9cfd168019510df17494ce7ebbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc70d73d8c51bceeaac55648c23315b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adc70d73d8c51bceeaac55648c23315b2">UOTGHS_HSTPIPCFG_PSIZE_32_BYTE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:adc70d73d8c51bceeaac55648c23315b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 32 bytes  <br /></td></tr>
<tr class="separator:adc70d73d8c51bceeaac55648c23315b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e73a7441c3f2e4b626c00e9d0bcbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae3e73a7441c3f2e4b626c00e9d0bcbcb">UOTGHS_HSTPIPCFG_PSIZE_64_BYTE</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae3e73a7441c3f2e4b626c00e9d0bcbcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 64 bytes  <br /></td></tr>
<tr class="separator:ae3e73a7441c3f2e4b626c00e9d0bcbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603f96cea1c5aacb979243538d375af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a603f96cea1c5aacb979243538d375af3">UOTGHS_HSTPIPCFG_PSIZE_128_BYTE</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a603f96cea1c5aacb979243538d375af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 128 bytes  <br /></td></tr>
<tr class="separator:a603f96cea1c5aacb979243538d375af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a574377cc418f24b45052a96cb2a50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5a574377cc418f24b45052a96cb2a50a">UOTGHS_HSTPIPCFG_PSIZE_256_BYTE</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5a574377cc418f24b45052a96cb2a50a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 256 bytes  <br /></td></tr>
<tr class="separator:a5a574377cc418f24b45052a96cb2a50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86b30c29d1334991029ca0b6cbc733a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab86b30c29d1334991029ca0b6cbc733a">UOTGHS_HSTPIPCFG_PSIZE_512_BYTE</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ab86b30c29d1334991029ca0b6cbc733a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 512 bytes  <br /></td></tr>
<tr class="separator:ab86b30c29d1334991029ca0b6cbc733a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec898ae419d772c3e0515175c3d8e158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aec898ae419d772c3e0515175c3d8e158">UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aec898ae419d772c3e0515175c3d8e158"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) 1024 bytes  <br /></td></tr>
<tr class="separator:aec898ae419d772c3e0515175c3d8e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9dedfc8cea85b1ea18466e89ae7c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aba9dedfc8cea85b1ea18466e89ae7c9c">UOTGHS_HSTPIPCFG_PTOKEN_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aba9dedfc8cea85b1ea18466e89ae7c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8941b386e052017c30be7f2b550bb74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8941b386e052017c30be7f2b550bb74d">UOTGHS_HSTPIPCFG_PTOKEN_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#aba9dedfc8cea85b1ea18466e89ae7c9c">UOTGHS_HSTPIPCFG_PTOKEN_Pos</a>)</td></tr>
<tr class="memdesc:a8941b386e052017c30be7f2b550bb74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Token  <br /></td></tr>
<tr class="separator:a8941b386e052017c30be7f2b550bb74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af080059f01e2d5955c50578164157984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af080059f01e2d5955c50578164157984">UOTGHS_HSTPIPCFG_PTOKEN</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a8941b386e052017c30be7f2b550bb74d">UOTGHS_HSTPIPCFG_PTOKEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#aba9dedfc8cea85b1ea18466e89ae7c9c">UOTGHS_HSTPIPCFG_PTOKEN_Pos</a>)))</td></tr>
<tr class="separator:af080059f01e2d5955c50578164157984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f116646ca0434988b484f629f0da00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad8f116646ca0434988b484f629f0da00">UOTGHS_HSTPIPCFG_PTOKEN_SETUP</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad8f116646ca0434988b484f629f0da00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) SETUP  <br /></td></tr>
<tr class="separator:ad8f116646ca0434988b484f629f0da00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9985331ebb140f21e83a7a89074aae29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9985331ebb140f21e83a7a89074aae29">UOTGHS_HSTPIPCFG_PTOKEN_IN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9985331ebb140f21e83a7a89074aae29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) IN  <br /></td></tr>
<tr class="separator:a9985331ebb140f21e83a7a89074aae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed286beb2086f2483aa9dce65d6014e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6ed286beb2086f2483aa9dce65d6014e">UOTGHS_HSTPIPCFG_PTOKEN_OUT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a6ed286beb2086f2483aa9dce65d6014e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) OUT  <br /></td></tr>
<tr class="separator:a6ed286beb2086f2483aa9dce65d6014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9bcb39b000dd0601214a55e1c600a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aea9bcb39b000dd0601214a55e1c600a0">UOTGHS_HSTPIPCFG_AUTOSW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:aea9bcb39b000dd0601214a55e1c600a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Automatic Switch  <br /></td></tr>
<tr class="separator:aea9bcb39b000dd0601214a55e1c600a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727a4e207c0e741b90877e15874b0ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a727a4e207c0e741b90877e15874b0ee1">UOTGHS_HSTPIPCFG_PTYPE_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a727a4e207c0e741b90877e15874b0ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591a02bdb0c4acee93a192f22d181b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a591a02bdb0c4acee93a192f22d181b97">UOTGHS_HSTPIPCFG_PTYPE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a727a4e207c0e741b90877e15874b0ee1">UOTGHS_HSTPIPCFG_PTYPE_Pos</a>)</td></tr>
<tr class="memdesc:a591a02bdb0c4acee93a192f22d181b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Type  <br /></td></tr>
<tr class="separator:a591a02bdb0c4acee93a192f22d181b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c99299a90f26605f7737b524058551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a06c99299a90f26605f7737b524058551">UOTGHS_HSTPIPCFG_PTYPE</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a591a02bdb0c4acee93a192f22d181b97">UOTGHS_HSTPIPCFG_PTYPE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a727a4e207c0e741b90877e15874b0ee1">UOTGHS_HSTPIPCFG_PTYPE_Pos</a>)))</td></tr>
<tr class="separator:a06c99299a90f26605f7737b524058551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae867af26bb47d738bc0f958e9125f2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae867af26bb47d738bc0f958e9125f2ca">UOTGHS_HSTPIPCFG_PTYPE_CTRL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ae867af26bb47d738bc0f958e9125f2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Control  <br /></td></tr>
<tr class="separator:ae867af26bb47d738bc0f958e9125f2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2179ce28fc5b762591c96c347dfc749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af2179ce28fc5b762591c96c347dfc749">UOTGHS_HSTPIPCFG_PTYPE_ISO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:af2179ce28fc5b762591c96c347dfc749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Isochronous  <br /></td></tr>
<tr class="separator:af2179ce28fc5b762591c96c347dfc749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212533a89eb98a6afbda183553659f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a212533a89eb98a6afbda183553659f62">UOTGHS_HSTPIPCFG_PTYPE_BLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a212533a89eb98a6afbda183553659f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Bulk  <br /></td></tr>
<tr class="separator:a212533a89eb98a6afbda183553659f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51760a98d30f95c90d67edb6963389fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a51760a98d30f95c90d67edb6963389fb">UOTGHS_HSTPIPCFG_PTYPE_INTRPT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a51760a98d30f95c90d67edb6963389fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Interrupt  <br /></td></tr>
<tr class="separator:a51760a98d30f95c90d67edb6963389fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9818e52f8027dc8860b5eb4393c9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abd9818e52f8027dc8860b5eb4393c9db">UOTGHS_HSTPIPCFG_PEPNUM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abd9818e52f8027dc8860b5eb4393c9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3922949849df74e8ee32c2773cc77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adf3922949849df74e8ee32c2773cc77e">UOTGHS_HSTPIPCFG_PEPNUM_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="uotghs_8h.html#abd9818e52f8027dc8860b5eb4393c9db">UOTGHS_HSTPIPCFG_PEPNUM_Pos</a>)</td></tr>
<tr class="memdesc:adf3922949849df74e8ee32c2773cc77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Endpoint Number  <br /></td></tr>
<tr class="separator:adf3922949849df74e8ee32c2773cc77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47324ecee84fef150c13e8896f0ab22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae47324ecee84fef150c13e8896f0ab22">UOTGHS_HSTPIPCFG_PEPNUM</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adf3922949849df74e8ee32c2773cc77e">UOTGHS_HSTPIPCFG_PEPNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#abd9818e52f8027dc8860b5eb4393c9db">UOTGHS_HSTPIPCFG_PEPNUM_Pos</a>)))</td></tr>
<tr class="separator:ae47324ecee84fef150c13e8896f0ab22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce3d9c91ddafdf4a815fd7287d3e517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afce3d9c91ddafdf4a815fd7287d3e517">UOTGHS_HSTPIPCFG_INTFRQ_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:afce3d9c91ddafdf4a815fd7287d3e517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00ba489717137678e17c4aedeece047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af00ba489717137678e17c4aedeece047">UOTGHS_HSTPIPCFG_INTFRQ_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#afce3d9c91ddafdf4a815fd7287d3e517">UOTGHS_HSTPIPCFG_INTFRQ_Pos</a>)</td></tr>
<tr class="memdesc:af00ba489717137678e17c4aedeece047"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Pipe Interrupt Request Frequency  <br /></td></tr>
<tr class="separator:af00ba489717137678e17c4aedeece047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835e7da6ff8d02f3446d2878fe89b30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a835e7da6ff8d02f3446d2878fe89b30b">UOTGHS_HSTPIPCFG_INTFRQ</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#af00ba489717137678e17c4aedeece047">UOTGHS_HSTPIPCFG_INTFRQ_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#afce3d9c91ddafdf4a815fd7287d3e517">UOTGHS_HSTPIPCFG_INTFRQ_Pos</a>)))</td></tr>
<tr class="separator:a835e7da6ff8d02f3446d2878fe89b30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe100dfaf7dd06700039b72b08be1cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abe100dfaf7dd06700039b72b08be1cd5">UOTGHS_HSTPIPCFG_PINGEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:abe100dfaf7dd06700039b72b08be1cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Ping Enable  <br /></td></tr>
<tr class="separator:abe100dfaf7dd06700039b72b08be1cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3797a46306e27b45c59464a37c73af59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3797a46306e27b45c59464a37c73af59">UOTGHS_HSTPIPCFG_BINTERVAL_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3797a46306e27b45c59464a37c73af59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb65b5b17a09e352ee0d5bbbd9957a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adeb65b5b17a09e352ee0d5bbbd9957a3">UOTGHS_HSTPIPCFG_BINTERVAL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#a3797a46306e27b45c59464a37c73af59">UOTGHS_HSTPIPCFG_BINTERVAL_Pos</a>)</td></tr>
<tr class="memdesc:adeb65b5b17a09e352ee0d5bbbd9957a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPCFG[10]) Binterval Parameter for the Bulk-Out/Ping Transaction  <br /></td></tr>
<tr class="separator:adeb65b5b17a09e352ee0d5bbbd9957a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417c7dd3f71b04e967ce75155f07a182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a417c7dd3f71b04e967ce75155f07a182">UOTGHS_HSTPIPCFG_BINTERVAL</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adeb65b5b17a09e352ee0d5bbbd9957a3">UOTGHS_HSTPIPCFG_BINTERVAL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a3797a46306e27b45c59464a37c73af59">UOTGHS_HSTPIPCFG_BINTERVAL_Pos</a>)))</td></tr>
<tr class="separator:a417c7dd3f71b04e967ce75155f07a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7aacc6b91650256ab2d8867007d1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1a7aacc6b91650256ab2d8867007d1c9">UOTGHS_HSTPIPISR_RXINI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a1a7aacc6b91650256ab2d8867007d1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Received IN Data Interrupt  <br /></td></tr>
<tr class="separator:a1a7aacc6b91650256ab2d8867007d1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65db83c381851b4b672f2c34763c9621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a65db83c381851b4b672f2c34763c9621">UOTGHS_HSTPIPISR_TXOUTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a65db83c381851b4b672f2c34763c9621"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Transmitted OUT Data Interrupt  <br /></td></tr>
<tr class="separator:a65db83c381851b4b672f2c34763c9621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a53cde4845ce4d5a46068cfa75e5322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4a53cde4845ce4d5a46068cfa75e5322">UOTGHS_HSTPIPISR_TXSTPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a4a53cde4845ce4d5a46068cfa75e5322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Transmitted SETUP Interrupt  <br /></td></tr>
<tr class="separator:a4a53cde4845ce4d5a46068cfa75e5322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78887a79bb48056cab980e6584a87d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad78887a79bb48056cab980e6584a87d5">UOTGHS_HSTPIPISR_PERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ad78887a79bb48056cab980e6584a87d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Pipe Error Interrupt  <br /></td></tr>
<tr class="separator:ad78887a79bb48056cab980e6584a87d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372bcec41ac3e9e91a741250850c54c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a372bcec41ac3e9e91a741250850c54c9">UOTGHS_HSTPIPISR_NAKEDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a372bcec41ac3e9e91a741250850c54c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) NAKed Interrupt  <br /></td></tr>
<tr class="separator:a372bcec41ac3e9e91a741250850c54c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c9fe656f1f6d53fc18210585303350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a13c9fe656f1f6d53fc18210585303350">UOTGHS_HSTPIPISR_OVERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a13c9fe656f1f6d53fc18210585303350"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Overflow Interrupt  <br /></td></tr>
<tr class="separator:a13c9fe656f1f6d53fc18210585303350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e2ad6f35419940460d0e6658f9736b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a38e2ad6f35419940460d0e6658f9736b">UOTGHS_HSTPIPISR_RXSTALLDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a38e2ad6f35419940460d0e6658f9736b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Received STALLed Interrupt  <br /></td></tr>
<tr class="separator:a38e2ad6f35419940460d0e6658f9736b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7cf402f8b01245415f3b80785a36dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9a7cf402f8b01245415f3b80785a36dd">UOTGHS_HSTPIPISR_SHORTPACKETI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a9a7cf402f8b01245415f3b80785a36dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Short Packet Interrupt  <br /></td></tr>
<tr class="separator:a9a7cf402f8b01245415f3b80785a36dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef32f471045311b35817fb8db5438dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4ef32f471045311b35817fb8db5438dd">UOTGHS_HSTPIPISR_DTSEQ_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4ef32f471045311b35817fb8db5438dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598847b205a3cf72049c42a2d4133273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a598847b205a3cf72049c42a2d4133273">UOTGHS_HSTPIPISR_DTSEQ_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a4ef32f471045311b35817fb8db5438dd">UOTGHS_HSTPIPISR_DTSEQ_Pos</a>)</td></tr>
<tr class="memdesc:a598847b205a3cf72049c42a2d4133273"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Data Toggle Sequence  <br /></td></tr>
<tr class="separator:a598847b205a3cf72049c42a2d4133273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06f2306dcf2f70ca9cde2ad8779b6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac06f2306dcf2f70ca9cde2ad8779b6df">UOTGHS_HSTPIPISR_DTSEQ_DATA0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ac06f2306dcf2f70ca9cde2ad8779b6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Data0 toggle sequence  <br /></td></tr>
<tr class="separator:ac06f2306dcf2f70ca9cde2ad8779b6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c9572d1e355df7c26ad7a24f39dcaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad3c9572d1e355df7c26ad7a24f39dcaf">UOTGHS_HSTPIPISR_DTSEQ_DATA1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad3c9572d1e355df7c26ad7a24f39dcaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Data1 toggle sequence  <br /></td></tr>
<tr class="separator:ad3c9572d1e355df7c26ad7a24f39dcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce43f939def2dc7783460717e184fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8ce43f939def2dc7783460717e184fb5">UOTGHS_HSTPIPISR_NBUSYBK_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a8ce43f939def2dc7783460717e184fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4542a27445ae8660bace1c973257eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae4542a27445ae8660bace1c973257eef">UOTGHS_HSTPIPISR_NBUSYBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a8ce43f939def2dc7783460717e184fb5">UOTGHS_HSTPIPISR_NBUSYBK_Pos</a>)</td></tr>
<tr class="memdesc:ae4542a27445ae8660bace1c973257eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Number of Busy Banks  <br /></td></tr>
<tr class="separator:ae4542a27445ae8660bace1c973257eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac72827ec8b7a895f958adb9492c883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2ac72827ec8b7a895f958adb9492c883">UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a2ac72827ec8b7a895f958adb9492c883"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) 0 busy bank (all banks free)  <br /></td></tr>
<tr class="separator:a2ac72827ec8b7a895f958adb9492c883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a92565404dce2d6d8916e6c10fa1300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1a92565404dce2d6d8916e6c10fa1300">UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a1a92565404dce2d6d8916e6c10fa1300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) 1 busy bank  <br /></td></tr>
<tr class="separator:a1a92565404dce2d6d8916e6c10fa1300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04e8926b506769d785a308fcaa0a674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac04e8926b506769d785a308fcaa0a674">UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ac04e8926b506769d785a308fcaa0a674"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) 2 busy banks  <br /></td></tr>
<tr class="separator:ac04e8926b506769d785a308fcaa0a674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2cb5734d5d8125108df094662cebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acf2cb5734d5d8125108df094662cebea">UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:acf2cb5734d5d8125108df094662cebea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) 3 busy banks  <br /></td></tr>
<tr class="separator:acf2cb5734d5d8125108df094662cebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72837184f818cfcf14be1212c9ac2b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a72837184f818cfcf14be1212c9ac2b59">UOTGHS_HSTPIPISR_CURRBK_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a72837184f818cfcf14be1212c9ac2b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3314e35647b1e0bd7f088bc26a991dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3314e35647b1e0bd7f088bc26a991dbc">UOTGHS_HSTPIPISR_CURRBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a72837184f818cfcf14be1212c9ac2b59">UOTGHS_HSTPIPISR_CURRBK_Pos</a>)</td></tr>
<tr class="memdesc:a3314e35647b1e0bd7f088bc26a991dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Current Bank  <br /></td></tr>
<tr class="separator:a3314e35647b1e0bd7f088bc26a991dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba2dcfc4a2e5371121785c7de2d0e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0ba2dcfc4a2e5371121785c7de2d0e8c">UOTGHS_HSTPIPISR_CURRBK_BANK0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a0ba2dcfc4a2e5371121785c7de2d0e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Current bank is bank0  <br /></td></tr>
<tr class="separator:a0ba2dcfc4a2e5371121785c7de2d0e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251bb141daaf5fd1f0c8773678861abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a251bb141daaf5fd1f0c8773678861abb">UOTGHS_HSTPIPISR_CURRBK_BANK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a251bb141daaf5fd1f0c8773678861abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Current bank is bank1  <br /></td></tr>
<tr class="separator:a251bb141daaf5fd1f0c8773678861abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607ae38e6be2f631e93756ee20fa8608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a607ae38e6be2f631e93756ee20fa8608">UOTGHS_HSTPIPISR_CURRBK_BANK2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a607ae38e6be2f631e93756ee20fa8608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Current bank is bank2  <br /></td></tr>
<tr class="separator:a607ae38e6be2f631e93756ee20fa8608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db76ecd8011468b7f0e4d006f1e85e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5db76ecd8011468b7f0e4d006f1e85e7">UOTGHS_HSTPIPISR_RWALL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a5db76ecd8011468b7f0e4d006f1e85e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Read-write Allowed  <br /></td></tr>
<tr class="separator:a5db76ecd8011468b7f0e4d006f1e85e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ee30850288188ac282a1cc9d153f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad3ee30850288188ac282a1cc9d153f1a">UOTGHS_HSTPIPISR_CFGOK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ad3ee30850288188ac282a1cc9d153f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Configuration OK Status  <br /></td></tr>
<tr class="separator:ad3ee30850288188ac282a1cc9d153f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1534ccff0e0a3c86dba8b0df24e39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7c1534ccff0e0a3c86dba8b0df24e39c">UOTGHS_HSTPIPISR_PBYCT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a7c1534ccff0e0a3c86dba8b0df24e39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c15afb2431cd3bcc9a1bf45c6bbdac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a29c15afb2431cd3bcc9a1bf45c6bbdac">UOTGHS_HSTPIPISR_PBYCT_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a7c1534ccff0e0a3c86dba8b0df24e39c">UOTGHS_HSTPIPISR_PBYCT_Pos</a>)</td></tr>
<tr class="memdesc:a29c15afb2431cd3bcc9a1bf45c6bbdac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Pipe Byte Count  <br /></td></tr>
<tr class="separator:a29c15afb2431cd3bcc9a1bf45c6bbdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8c19f4968ab1011341a0a78ac70a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acb8c19f4968ab1011341a0a78ac70a02">UOTGHS_HSTPIPISR_UNDERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:acb8c19f4968ab1011341a0a78ac70a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) Underflow Interrupt  <br /></td></tr>
<tr class="separator:acb8c19f4968ab1011341a0a78ac70a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8572bfd57b40ef134784f50d8d8cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acf8572bfd57b40ef134784f50d8d8cbf">UOTGHS_HSTPIPISR_CRCERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:acf8572bfd57b40ef134784f50d8d8cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPISR[10]) CRC Error Interrupt  <br /></td></tr>
<tr class="separator:acf8572bfd57b40ef134784f50d8d8cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8ed3270eae21918278ce1ecbd107d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2f8ed3270eae21918278ce1ecbd107d0">UOTGHS_HSTPIPICR_RXINIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a2f8ed3270eae21918278ce1ecbd107d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Received IN Data Interrupt Clear  <br /></td></tr>
<tr class="separator:a2f8ed3270eae21918278ce1ecbd107d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dabc3a018c08ddc7b6b7ce0e75f867e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8dabc3a018c08ddc7b6b7ce0e75f867e">UOTGHS_HSTPIPICR_TXOUTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8dabc3a018c08ddc7b6b7ce0e75f867e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Transmitted OUT Data Interrupt Clear  <br /></td></tr>
<tr class="separator:a8dabc3a018c08ddc7b6b7ce0e75f867e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb5fbf90e222fb3a088472badc1ce22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adbb5fbf90e222fb3a088472badc1ce22">UOTGHS_HSTPIPICR_TXSTPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:adbb5fbf90e222fb3a088472badc1ce22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Transmitted SETUP Interrupt Clear  <br /></td></tr>
<tr class="separator:adbb5fbf90e222fb3a088472badc1ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30d73349f93198503df879def23ca22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af30d73349f93198503df879def23ca22">UOTGHS_HSTPIPICR_NAKEDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:af30d73349f93198503df879def23ca22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) NAKed Interrupt Clear  <br /></td></tr>
<tr class="separator:af30d73349f93198503df879def23ca22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b70384297653919fd7393c231755c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a49b70384297653919fd7393c231755c9">UOTGHS_HSTPIPICR_OVERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a49b70384297653919fd7393c231755c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Overflow Interrupt Clear  <br /></td></tr>
<tr class="separator:a49b70384297653919fd7393c231755c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12a76c028275e1d8d2b8c2de0d06812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad12a76c028275e1d8d2b8c2de0d06812">UOTGHS_HSTPIPICR_RXSTALLDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad12a76c028275e1d8d2b8c2de0d06812"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Received STALLed Interrupt Clear  <br /></td></tr>
<tr class="separator:ad12a76c028275e1d8d2b8c2de0d06812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d86d441f3c9d494bd0b9e859a0760e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8d86d441f3c9d494bd0b9e859a0760e7">UOTGHS_HSTPIPICR_SHORTPACKETIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a8d86d441f3c9d494bd0b9e859a0760e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Short Packet Interrupt Clear  <br /></td></tr>
<tr class="separator:a8d86d441f3c9d494bd0b9e859a0760e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4787980cfcdbc67fa7ec5c12cc15b60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4787980cfcdbc67fa7ec5c12cc15b60c">UOTGHS_HSTPIPICR_UNDERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a4787980cfcdbc67fa7ec5c12cc15b60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) Underflow Interrupt Clear  <br /></td></tr>
<tr class="separator:a4787980cfcdbc67fa7ec5c12cc15b60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb540681c7d1563152ad6451bd9165be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adb540681c7d1563152ad6451bd9165be">UOTGHS_HSTPIPICR_CRCERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:adb540681c7d1563152ad6451bd9165be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPICR[10]) CRC Error Interrupt Clear  <br /></td></tr>
<tr class="separator:adb540681c7d1563152ad6451bd9165be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f20326195a3eebee4981c73c12d6725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7f20326195a3eebee4981c73c12d6725">UOTGHS_HSTPIPIFR_RXINIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7f20326195a3eebee4981c73c12d6725"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Received IN Data Interrupt Set  <br /></td></tr>
<tr class="separator:a7f20326195a3eebee4981c73c12d6725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6206da82f274de933dbb7bea08b4d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af6206da82f274de933dbb7bea08b4d8b">UOTGHS_HSTPIPIFR_TXOUTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af6206da82f274de933dbb7bea08b4d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Transmitted OUT Data Interrupt Set  <br /></td></tr>
<tr class="separator:af6206da82f274de933dbb7bea08b4d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccd4628d2fa87761bfa988894c90919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3ccd4628d2fa87761bfa988894c90919">UOTGHS_HSTPIPIFR_TXSTPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a3ccd4628d2fa87761bfa988894c90919"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Transmitted SETUP Interrupt Set  <br /></td></tr>
<tr class="separator:a3ccd4628d2fa87761bfa988894c90919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fd9d13bcb4eb3567c843200b3f025a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a73fd9d13bcb4eb3567c843200b3f025a">UOTGHS_HSTPIPIFR_PERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a73fd9d13bcb4eb3567c843200b3f025a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Pipe Error Interrupt Set  <br /></td></tr>
<tr class="separator:a73fd9d13bcb4eb3567c843200b3f025a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb2cfc4348aaeadd3df0d061931e620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#affb2cfc4348aaeadd3df0d061931e620">UOTGHS_HSTPIPIFR_NAKEDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:affb2cfc4348aaeadd3df0d061931e620"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) NAKed Interrupt Set  <br /></td></tr>
<tr class="separator:affb2cfc4348aaeadd3df0d061931e620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38507096a267b40f97ef95a22cde9c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a38507096a267b40f97ef95a22cde9c16">UOTGHS_HSTPIPIFR_OVERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a38507096a267b40f97ef95a22cde9c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Overflow Interrupt Set  <br /></td></tr>
<tr class="separator:a38507096a267b40f97ef95a22cde9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84c80fe914ae4f8bfdf773021c08549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af84c80fe914ae4f8bfdf773021c08549">UOTGHS_HSTPIPIFR_RXSTALLDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:af84c80fe914ae4f8bfdf773021c08549"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Received STALLed Interrupt Set  <br /></td></tr>
<tr class="separator:af84c80fe914ae4f8bfdf773021c08549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486ab065c353064cdca7b0962ca23575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a486ab065c353064cdca7b0962ca23575">UOTGHS_HSTPIPIFR_SHORTPACKETIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a486ab065c353064cdca7b0962ca23575"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Short Packet Interrupt Set  <br /></td></tr>
<tr class="separator:a486ab065c353064cdca7b0962ca23575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f5b87bd9e744a6ac734bf33447474c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a66f5b87bd9e744a6ac734bf33447474c">UOTGHS_HSTPIPIFR_NBUSYBKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a66f5b87bd9e744a6ac734bf33447474c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Number of Busy Banks Set  <br /></td></tr>
<tr class="separator:a66f5b87bd9e744a6ac734bf33447474c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e81e1620e16a8186c0f1ad761d58331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7e81e1620e16a8186c0f1ad761d58331">UOTGHS_HSTPIPIFR_UNDERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a7e81e1620e16a8186c0f1ad761d58331"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) Underflow Interrupt Set  <br /></td></tr>
<tr class="separator:a7e81e1620e16a8186c0f1ad761d58331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797012f6aaee460f34a7539167a0d60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a797012f6aaee460f34a7539167a0d60d">UOTGHS_HSTPIPIFR_CRCERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a797012f6aaee460f34a7539167a0d60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIFR[10]) CRC Error Interrupt Set  <br /></td></tr>
<tr class="separator:a797012f6aaee460f34a7539167a0d60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88b7ad28f7e8a77c1f96a2de3e35910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac88b7ad28f7e8a77c1f96a2de3e35910">UOTGHS_HSTPIPIMR_RXINE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac88b7ad28f7e8a77c1f96a2de3e35910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Received IN Data Interrupt Enable  <br /></td></tr>
<tr class="separator:ac88b7ad28f7e8a77c1f96a2de3e35910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0022d70c772bf02e4ec438387a12d431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0022d70c772bf02e4ec438387a12d431">UOTGHS_HSTPIPIMR_TXOUTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0022d70c772bf02e4ec438387a12d431"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Transmitted OUT Data Interrupt Enable  <br /></td></tr>
<tr class="separator:a0022d70c772bf02e4ec438387a12d431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c11537fbeb53871d68d10b237421ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae5c11537fbeb53871d68d10b237421ea">UOTGHS_HSTPIPIMR_TXSTPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ae5c11537fbeb53871d68d10b237421ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Transmitted SETUP Interrupt Enable  <br /></td></tr>
<tr class="separator:ae5c11537fbeb53871d68d10b237421ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a69579c03e0eb259ae29cca11a4d390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4a69579c03e0eb259ae29cca11a4d390">UOTGHS_HSTPIPIMR_PERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a4a69579c03e0eb259ae29cca11a4d390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Pipe Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a4a69579c03e0eb259ae29cca11a4d390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea056ea4700eb4748aa6ffdeb80503a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adea056ea4700eb4748aa6ffdeb80503a">UOTGHS_HSTPIPIMR_NAKEDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:adea056ea4700eb4748aa6ffdeb80503a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) NAKed Interrupt Enable  <br /></td></tr>
<tr class="separator:adea056ea4700eb4748aa6ffdeb80503a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7625f18eb48344a184fb5f596ebe6722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7625f18eb48344a184fb5f596ebe6722">UOTGHS_HSTPIPIMR_OVERFIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7625f18eb48344a184fb5f596ebe6722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Overflow Interrupt Enable  <br /></td></tr>
<tr class="separator:a7625f18eb48344a184fb5f596ebe6722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81919871085da013d1e2de6274db3162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a81919871085da013d1e2de6274db3162">UOTGHS_HSTPIPIMR_RXSTALLDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a81919871085da013d1e2de6274db3162"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Received STALLed Interrupt Enable  <br /></td></tr>
<tr class="separator:a81919871085da013d1e2de6274db3162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a3213ba1ab1425810d52d8f1c0635f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a74a3213ba1ab1425810d52d8f1c0635f">UOTGHS_HSTPIPIMR_SHORTPACKETIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a74a3213ba1ab1425810d52d8f1c0635f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Short Packet Interrupt Enable  <br /></td></tr>
<tr class="separator:a74a3213ba1ab1425810d52d8f1c0635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d3e4294c2a82e0d7bb0821f9ea80bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a35d3e4294c2a82e0d7bb0821f9ea80bb">UOTGHS_HSTPIPIMR_NBUSYBKE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a35d3e4294c2a82e0d7bb0821f9ea80bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Number of Busy Banks Interrupt Enable  <br /></td></tr>
<tr class="separator:a35d3e4294c2a82e0d7bb0821f9ea80bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a370448b29b14b3ff9c81f5c9032b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af8a370448b29b14b3ff9c81f5c9032b0">UOTGHS_HSTPIPIMR_FIFOCON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:af8a370448b29b14b3ff9c81f5c9032b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) FIFO Control  <br /></td></tr>
<tr class="separator:af8a370448b29b14b3ff9c81f5c9032b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef7bc62d09cfacd087e472c59e194b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1ef7bc62d09cfacd087e472c59e194b7">UOTGHS_HSTPIPIMR_PDISHDMA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a1ef7bc62d09cfacd087e472c59e194b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Pipe Interrupts Disable HDMA Request Enable  <br /></td></tr>
<tr class="separator:a1ef7bc62d09cfacd087e472c59e194b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96efb95c6edf9c8786d077f9dcdb4b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a96efb95c6edf9c8786d077f9dcdb4b9d">UOTGHS_HSTPIPIMR_PFREEZE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a96efb95c6edf9c8786d077f9dcdb4b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Pipe Freeze  <br /></td></tr>
<tr class="separator:a96efb95c6edf9c8786d077f9dcdb4b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548eca7d6e4e7bd890805f053536416b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a548eca7d6e4e7bd890805f053536416b">UOTGHS_HSTPIPIMR_RSTDT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a548eca7d6e4e7bd890805f053536416b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Reset Data Toggle  <br /></td></tr>
<tr class="separator:a548eca7d6e4e7bd890805f053536416b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219fb83ac5d9d8ede338185854cded87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a219fb83ac5d9d8ede338185854cded87">UOTGHS_HSTPIPIMR_UNDERFIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a219fb83ac5d9d8ede338185854cded87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) Underflow Interrupt Enable  <br /></td></tr>
<tr class="separator:a219fb83ac5d9d8ede338185854cded87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644ca8b2ac18207b30c8844fc5e9d64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a644ca8b2ac18207b30c8844fc5e9d64f">UOTGHS_HSTPIPIMR_CRCERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a644ca8b2ac18207b30c8844fc5e9d64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIMR[10]) CRC Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a644ca8b2ac18207b30c8844fc5e9d64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1a42d8e98d1e3525ae33764b6d8b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5b1a42d8e98d1e3525ae33764b6d8b9b">UOTGHS_HSTPIPIER_RXINES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5b1a42d8e98d1e3525ae33764b6d8b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Received IN Data Interrupt Enable  <br /></td></tr>
<tr class="separator:a5b1a42d8e98d1e3525ae33764b6d8b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d82bd3b7977be66405f1f24277bdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a50d82bd3b7977be66405f1f24277bdba">UOTGHS_HSTPIPIER_TXOUTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a50d82bd3b7977be66405f1f24277bdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Transmitted OUT Data Interrupt Enable  <br /></td></tr>
<tr class="separator:a50d82bd3b7977be66405f1f24277bdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f577483b2c72a4842f70951d2c121f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0f577483b2c72a4842f70951d2c121f4">UOTGHS_HSTPIPIER_TXSTPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a0f577483b2c72a4842f70951d2c121f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Transmitted SETUP Interrupt Enable  <br /></td></tr>
<tr class="separator:a0f577483b2c72a4842f70951d2c121f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399650f80e7e39db25fa762534128b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a399650f80e7e39db25fa762534128b56">UOTGHS_HSTPIPIER_PERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a399650f80e7e39db25fa762534128b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Pipe Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a399650f80e7e39db25fa762534128b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ac28ba95d5fbd498e24df595df1057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab7ac28ba95d5fbd498e24df595df1057">UOTGHS_HSTPIPIER_NAKEDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ab7ac28ba95d5fbd498e24df595df1057"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) NAKed Interrupt Enable  <br /></td></tr>
<tr class="separator:ab7ac28ba95d5fbd498e24df595df1057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c6aecc3564c245e8febd52c7ddd1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a41c6aecc3564c245e8febd52c7ddd1aa">UOTGHS_HSTPIPIER_OVERFIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a41c6aecc3564c245e8febd52c7ddd1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Overflow Interrupt Enable  <br /></td></tr>
<tr class="separator:a41c6aecc3564c245e8febd52c7ddd1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade54487c29fbe1acd461b7a89ce7bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aade54487c29fbe1acd461b7a89ce7bcb">UOTGHS_HSTPIPIER_RXSTALLDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aade54487c29fbe1acd461b7a89ce7bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Received STALLed Interrupt Enable  <br /></td></tr>
<tr class="separator:aade54487c29fbe1acd461b7a89ce7bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095154b02643b33f944b5c907c079e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a095154b02643b33f944b5c907c079e2d">UOTGHS_HSTPIPIER_SHORTPACKETIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a095154b02643b33f944b5c907c079e2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Short Packet Interrupt Enable  <br /></td></tr>
<tr class="separator:a095154b02643b33f944b5c907c079e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe0a2f11044fc77bb66e11fdb97c574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1fe0a2f11044fc77bb66e11fdb97c574">UOTGHS_HSTPIPIER_NBUSYBKES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a1fe0a2f11044fc77bb66e11fdb97c574"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Number of Busy Banks Enable  <br /></td></tr>
<tr class="separator:a1fe0a2f11044fc77bb66e11fdb97c574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab541eb0350dc156037971b771cd159c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab541eb0350dc156037971b771cd159c8">UOTGHS_HSTPIPIER_PDISHDMAS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ab541eb0350dc156037971b771cd159c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Pipe Interrupts Disable HDMA Request Enable  <br /></td></tr>
<tr class="separator:ab541eb0350dc156037971b771cd159c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94dfbbc93671710089fcf037af086341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a94dfbbc93671710089fcf037af086341">UOTGHS_HSTPIPIER_PFREEZES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a94dfbbc93671710089fcf037af086341"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Pipe Freeze Enable  <br /></td></tr>
<tr class="separator:a94dfbbc93671710089fcf037af086341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdee0b7c74d7f6971c691d6ba43a714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6fdee0b7c74d7f6971c691d6ba43a714">UOTGHS_HSTPIPIER_RSTDTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a6fdee0b7c74d7f6971c691d6ba43a714"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Reset Data Toggle Enable  <br /></td></tr>
<tr class="separator:a6fdee0b7c74d7f6971c691d6ba43a714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafa4a067c482d171d6bb358d6a905d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaafa4a067c482d171d6bb358d6a905d9">UOTGHS_HSTPIPIER_UNDERFIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aaafa4a067c482d171d6bb358d6a905d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) Underflow Interrupt Enable  <br /></td></tr>
<tr class="separator:aaafa4a067c482d171d6bb358d6a905d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4873aa94f85a681e275702093b456761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4873aa94f85a681e275702093b456761">UOTGHS_HSTPIPIER_CRCERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a4873aa94f85a681e275702093b456761"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIER[10]) CRC Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a4873aa94f85a681e275702093b456761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14290e323de627ae1d10c4557dc924aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a14290e323de627ae1d10c4557dc924aa">UOTGHS_HSTPIPIDR_RXINEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a14290e323de627ae1d10c4557dc924aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Received IN Data Interrupt Disable  <br /></td></tr>
<tr class="separator:a14290e323de627ae1d10c4557dc924aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6eb923e4915f0f7c8a9dd89a940d8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac6eb923e4915f0f7c8a9dd89a940d8a5">UOTGHS_HSTPIPIDR_TXOUTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ac6eb923e4915f0f7c8a9dd89a940d8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Transmitted OUT Data Interrupt Disable  <br /></td></tr>
<tr class="separator:ac6eb923e4915f0f7c8a9dd89a940d8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2f1a09bfff1dcafb19cc4e20cb2953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aca2f1a09bfff1dcafb19cc4e20cb2953">UOTGHS_HSTPIPIDR_TXSTPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aca2f1a09bfff1dcafb19cc4e20cb2953"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Transmitted SETUP Interrupt Disable  <br /></td></tr>
<tr class="separator:aca2f1a09bfff1dcafb19cc4e20cb2953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af31582b9a167ea5cc8dbe4cf32a9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3af31582b9a167ea5cc8dbe4cf32a9e5">UOTGHS_HSTPIPIDR_PERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a3af31582b9a167ea5cc8dbe4cf32a9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Pipe Error Interrupt Disable  <br /></td></tr>
<tr class="separator:a3af31582b9a167ea5cc8dbe4cf32a9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fdddef97a93d22f39722022f44ee82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a86fdddef97a93d22f39722022f44ee82">UOTGHS_HSTPIPIDR_NAKEDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a86fdddef97a93d22f39722022f44ee82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) NAKed Interrupt Disable  <br /></td></tr>
<tr class="separator:a86fdddef97a93d22f39722022f44ee82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7186d8475e1fc0d3672821c5e765b74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7186d8475e1fc0d3672821c5e765b74d">UOTGHS_HSTPIPIDR_OVERFIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a7186d8475e1fc0d3672821c5e765b74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Overflow Interrupt Disable  <br /></td></tr>
<tr class="separator:a7186d8475e1fc0d3672821c5e765b74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927862c0ba7206d4fe1f7076a4018cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a927862c0ba7206d4fe1f7076a4018cee">UOTGHS_HSTPIPIDR_RXSTALLDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a927862c0ba7206d4fe1f7076a4018cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Received STALLed Interrupt Disable  <br /></td></tr>
<tr class="separator:a927862c0ba7206d4fe1f7076a4018cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e0423a70825e5c28d7378cc0b41787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a13e0423a70825e5c28d7378cc0b41787">UOTGHS_HSTPIPIDR_SHORTPACKETIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a13e0423a70825e5c28d7378cc0b41787"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Short Packet Interrupt Disable  <br /></td></tr>
<tr class="separator:a13e0423a70825e5c28d7378cc0b41787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8aec7f2ee8432dc9a5f940da0303c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8f8aec7f2ee8432dc9a5f940da0303c6">UOTGHS_HSTPIPIDR_NBUSYBKEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a8f8aec7f2ee8432dc9a5f940da0303c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Number of Busy Banks Disable  <br /></td></tr>
<tr class="separator:a8f8aec7f2ee8432dc9a5f940da0303c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a70a739b7c8320368ffdf6f1d32057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a41a70a739b7c8320368ffdf6f1d32057">UOTGHS_HSTPIPIDR_FIFOCONC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a41a70a739b7c8320368ffdf6f1d32057"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) FIFO Control Disable  <br /></td></tr>
<tr class="separator:a41a70a739b7c8320368ffdf6f1d32057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04dede81072e791e32434f4d253cd29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af04dede81072e791e32434f4d253cd29">UOTGHS_HSTPIPIDR_PDISHDMAC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:af04dede81072e791e32434f4d253cd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Pipe Interrupts Disable HDMA Request Disable  <br /></td></tr>
<tr class="separator:af04dede81072e791e32434f4d253cd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd14a84b30a941cedf447972900a015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#adbd14a84b30a941cedf447972900a015">UOTGHS_HSTPIPIDR_PFREEZEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:adbd14a84b30a941cedf447972900a015"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Pipe Freeze Disable  <br /></td></tr>
<tr class="separator:adbd14a84b30a941cedf447972900a015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991add717ee31318db381caaddec487f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a991add717ee31318db381caaddec487f">UOTGHS_HSTPIPIDR_UNDERFIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a991add717ee31318db381caaddec487f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) Underflow Interrupt Disable  <br /></td></tr>
<tr class="separator:a991add717ee31318db381caaddec487f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1af3636e4cd5a5b55187b2e1b30c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acf1af3636e4cd5a5b55187b2e1b30c8c">UOTGHS_HSTPIPIDR_CRCERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:acf1af3636e4cd5a5b55187b2e1b30c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPIDR[10]) CRC Error Interrupt Disable  <br /></td></tr>
<tr class="separator:acf1af3636e4cd5a5b55187b2e1b30c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2676d7cf53f504c8c466fa3807b7c1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2676d7cf53f504c8c466fa3807b7c1f6">UOTGHS_HSTPIPINRQ_INRQ_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2676d7cf53f504c8c466fa3807b7c1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3d19332a3fb0f20cc54221dcfd2691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ade3d19332a3fb0f20cc54221dcfd2691">UOTGHS_HSTPIPINRQ_INRQ_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#a2676d7cf53f504c8c466fa3807b7c1f6">UOTGHS_HSTPIPINRQ_INRQ_Pos</a>)</td></tr>
<tr class="memdesc:ade3d19332a3fb0f20cc54221dcfd2691"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPINRQ[10]) IN Request Number before Freeze  <br /></td></tr>
<tr class="separator:ade3d19332a3fb0f20cc54221dcfd2691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3350d959cf12f158aca7d2c35a4571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6b3350d959cf12f158aca7d2c35a4571">UOTGHS_HSTPIPINRQ_INRQ</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ade3d19332a3fb0f20cc54221dcfd2691">UOTGHS_HSTPIPINRQ_INRQ_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a2676d7cf53f504c8c466fa3807b7c1f6">UOTGHS_HSTPIPINRQ_INRQ_Pos</a>)))</td></tr>
<tr class="separator:a6b3350d959cf12f158aca7d2c35a4571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f55981a0be9d3b887674dc20c5a16c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4f55981a0be9d3b887674dc20c5a16c8">UOTGHS_HSTPIPINRQ_INMODE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4f55981a0be9d3b887674dc20c5a16c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPINRQ[10]) IN Request Mode  <br /></td></tr>
<tr class="separator:a4f55981a0be9d3b887674dc20c5a16c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeceeb10fa1af18f715f99310b652d8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aeceeb10fa1af18f715f99310b652d8a0">UOTGHS_HSTPIPERR_DATATGL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aeceeb10fa1af18f715f99310b652d8a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPERR[10]) Data Toggle Error  <br /></td></tr>
<tr class="separator:aeceeb10fa1af18f715f99310b652d8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b57b06b2114dadc621f260fab75fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a55b57b06b2114dadc621f260fab75fc9">UOTGHS_HSTPIPERR_DATAPID</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a55b57b06b2114dadc621f260fab75fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPERR[10]) Data PID Error  <br /></td></tr>
<tr class="separator:a55b57b06b2114dadc621f260fab75fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563ce261d1fd3efcdd252739d3887ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a563ce261d1fd3efcdd252739d3887ce0">UOTGHS_HSTPIPERR_PID</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a563ce261d1fd3efcdd252739d3887ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPERR[10]) PID Error  <br /></td></tr>
<tr class="separator:a563ce261d1fd3efcdd252739d3887ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30a45649b17b147dca47b519a8eda4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac30a45649b17b147dca47b519a8eda4c">UOTGHS_HSTPIPERR_TIMEOUT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac30a45649b17b147dca47b519a8eda4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPERR[10]) Time-Out Error  <br /></td></tr>
<tr class="separator:ac30a45649b17b147dca47b519a8eda4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8c0833a9ef8d92935f0f3a3ed1a8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8f8c0833a9ef8d92935f0f3a3ed1a8e7">UOTGHS_HSTPIPERR_CRC16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a8f8c0833a9ef8d92935f0f3a3ed1a8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPERR[10]) CRC16 Error  <br /></td></tr>
<tr class="separator:a8f8c0833a9ef8d92935f0f3a3ed1a8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f49a1150ed5ba518c5b63369949e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a06f49a1150ed5ba518c5b63369949e13">UOTGHS_HSTPIPERR_COUNTER_Pos</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a06f49a1150ed5ba518c5b63369949e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4628144baff374701f2c1f5a39fbb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4628144baff374701f2c1f5a39fbb13b">UOTGHS_HSTPIPERR_COUNTER_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a06f49a1150ed5ba518c5b63369949e13">UOTGHS_HSTPIPERR_COUNTER_Pos</a>)</td></tr>
<tr class="memdesc:a4628144baff374701f2c1f5a39fbb13b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTPIPERR[10]) Error Counter  <br /></td></tr>
<tr class="separator:a4628144baff374701f2c1f5a39fbb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb23dfa5fbae4c0441f00df7bc1b626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3bb23dfa5fbae4c0441f00df7bc1b626">UOTGHS_HSTPIPERR_COUNTER</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a4628144baff374701f2c1f5a39fbb13b">UOTGHS_HSTPIPERR_COUNTER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a06f49a1150ed5ba518c5b63369949e13">UOTGHS_HSTPIPERR_COUNTER_Pos</a>)))</td></tr>
<tr class="separator:a3bb23dfa5fbae4c0441f00df7bc1b626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ddae470bf409199dd015c4bc19d2af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8ddae470bf409199dd015c4bc19d2af9">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8ddae470bf409199dd015c4bc19d2af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1372d3f4dbfd54aeb9d7758798660990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1372d3f4dbfd54aeb9d7758798660990">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a8ddae470bf409199dd015c4bc19d2af9">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>)</td></tr>
<tr class="memdesc:a1372d3f4dbfd54aeb9d7758798660990"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMANXTDSC) Next Descriptor Address  <br /></td></tr>
<tr class="separator:a1372d3f4dbfd54aeb9d7758798660990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41207ba629398663815f43de6f532a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae41207ba629398663815f43de6f532a1">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a1372d3f4dbfd54aeb9d7758798660990">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a8ddae470bf409199dd015c4bc19d2af9">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>)))</td></tr>
<tr class="separator:ae41207ba629398663815f43de6f532a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4482aa2de2795e0243bfa780c8849f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab4482aa2de2795e0243bfa780c8849f1">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab4482aa2de2795e0243bfa780c8849f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15689a12386e29837cab3465fca7b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa15689a12386e29837cab3465fca7b98">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#ab4482aa2de2795e0243bfa780c8849f1">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>)</td></tr>
<tr class="memdesc:aa15689a12386e29837cab3465fca7b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMAADDRESS) Buffer Address  <br /></td></tr>
<tr class="separator:aa15689a12386e29837cab3465fca7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c6ece214582d52bf721e8a8b01064e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa4c6ece214582d52bf721e8a8b01064e">UOTGHS_HSTDMAADDRESS_BUFF_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#aa15689a12386e29837cab3465fca7b98">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ab4482aa2de2795e0243bfa780c8849f1">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>)))</td></tr>
<tr class="separator:aa4c6ece214582d52bf721e8a8b01064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b57baa055d4dd33cbcffd3b2e622790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5b57baa055d4dd33cbcffd3b2e622790">UOTGHS_HSTDMACONTROL_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5b57baa055d4dd33cbcffd3b2e622790"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) Channel Enable Command  <br /></td></tr>
<tr class="separator:a5b57baa055d4dd33cbcffd3b2e622790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0ce3217241718efa7ffa26c5e98908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aea0ce3217241718efa7ffa26c5e98908">UOTGHS_HSTDMACONTROL_LDNXT_DSC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aea0ce3217241718efa7ffa26c5e98908"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) Load Next Channel Transfer Descriptor Enable Command  <br /></td></tr>
<tr class="separator:aea0ce3217241718efa7ffa26c5e98908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed26911146c082d789d9ce32f7989c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aeed26911146c082d789d9ce32f7989c5">UOTGHS_HSTDMACONTROL_END_TR_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aeed26911146c082d789d9ce32f7989c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) End of Transfer Enable (Control)  <br /></td></tr>
<tr class="separator:aeed26911146c082d789d9ce32f7989c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589c29ef4c4e84a43b08bbbab8e51590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a589c29ef4c4e84a43b08bbbab8e51590">UOTGHS_HSTDMACONTROL_END_B_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a589c29ef4c4e84a43b08bbbab8e51590"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) End of Buffer Enable Control  <br /></td></tr>
<tr class="separator:a589c29ef4c4e84a43b08bbbab8e51590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa91ba9ced728307d036878c1c22933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4aa91ba9ced728307d036878c1c22933">UOTGHS_HSTDMACONTROL_END_TR_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a4aa91ba9ced728307d036878c1c22933"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) End of Transfer Interrupt Enable  <br /></td></tr>
<tr class="separator:a4aa91ba9ced728307d036878c1c22933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a78824a6bd46a1d2c15b6267e6370bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5a78824a6bd46a1d2c15b6267e6370bb">UOTGHS_HSTDMACONTROL_END_BUFFIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a5a78824a6bd46a1d2c15b6267e6370bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) End of Buffer Interrupt Enable  <br /></td></tr>
<tr class="separator:a5a78824a6bd46a1d2c15b6267e6370bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9179e6da31fbfeb1603abe15f591964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af9179e6da31fbfeb1603abe15f591964">UOTGHS_HSTDMACONTROL_DESC_LD_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:af9179e6da31fbfeb1603abe15f591964"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) Descriptor Loaded Interrupt Enable  <br /></td></tr>
<tr class="separator:af9179e6da31fbfeb1603abe15f591964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38f4b76c4bc91f8ab395fdee52b9d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa38f4b76c4bc91f8ab395fdee52b9d86">UOTGHS_HSTDMACONTROL_BURST_LCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa38f4b76c4bc91f8ab395fdee52b9d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) Burst Lock Enable  <br /></td></tr>
<tr class="separator:aa38f4b76c4bc91f8ab395fdee52b9d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1d426a71a0c06a949ea8819a20469b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6c1d426a71a0c06a949ea8819a20469b">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6c1d426a71a0c06a949ea8819a20469b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af080e272fc33d3c2a38d4b3f0826f86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af080e272fc33d3c2a38d4b3f0826f86d">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a6c1d426a71a0c06a949ea8819a20469b">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>)</td></tr>
<tr class="memdesc:af080e272fc33d3c2a38d4b3f0826f86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMACONTROL) Buffer Byte Length (Write-only)  <br /></td></tr>
<tr class="separator:af080e272fc33d3c2a38d4b3f0826f86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996a51783844e4f98175bec36011b646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a996a51783844e4f98175bec36011b646">UOTGHS_HSTDMACONTROL_BUFF_LENGTH</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#af080e272fc33d3c2a38d4b3f0826f86d">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a6c1d426a71a0c06a949ea8819a20469b">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>)))</td></tr>
<tr class="separator:a996a51783844e4f98175bec36011b646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f245c1fef85226bc03d36a346595097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9f245c1fef85226bc03d36a346595097">UOTGHS_HSTDMASTATUS_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9f245c1fef85226bc03d36a346595097"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMASTATUS) Channel Enable Status  <br /></td></tr>
<tr class="separator:a9f245c1fef85226bc03d36a346595097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931b32b981f911dc8d89a55c629459dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a931b32b981f911dc8d89a55c629459dc">UOTGHS_HSTDMASTATUS_CHANN_ACT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a931b32b981f911dc8d89a55c629459dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMASTATUS) Channel Active Status  <br /></td></tr>
<tr class="separator:a931b32b981f911dc8d89a55c629459dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2c7392e0cc7ca2081fda67e5403b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0c2c7392e0cc7ca2081fda67e5403b6f">UOTGHS_HSTDMASTATUS_END_TR_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0c2c7392e0cc7ca2081fda67e5403b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMASTATUS) End of Channel Transfer Status  <br /></td></tr>
<tr class="separator:a0c2c7392e0cc7ca2081fda67e5403b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48a5108fec2b6505e73d6c5429d4708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad48a5108fec2b6505e73d6c5429d4708">UOTGHS_HSTDMASTATUS_END_BF_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ad48a5108fec2b6505e73d6c5429d4708"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMASTATUS) End of Channel Buffer Status  <br /></td></tr>
<tr class="separator:ad48a5108fec2b6505e73d6c5429d4708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811a9eb14f7ea535708f034c158cdccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a811a9eb14f7ea535708f034c158cdccc">UOTGHS_HSTDMASTATUS_DESC_LDST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a811a9eb14f7ea535708f034c158cdccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMASTATUS) Descriptor Loaded Status  <br /></td></tr>
<tr class="separator:a811a9eb14f7ea535708f034c158cdccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3d15cd72531f8073fbf27d22d1d820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9f3d15cd72531f8073fbf27d22d1d820">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a9f3d15cd72531f8073fbf27d22d1d820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754492b5ea32b5bbdc86cdfe49ddec40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a754492b5ea32b5bbdc86cdfe49ddec40">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a9f3d15cd72531f8073fbf27d22d1d820">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>)</td></tr>
<tr class="memdesc:a754492b5ea32b5bbdc86cdfe49ddec40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_HSTDMASTATUS) Buffer Byte Count  <br /></td></tr>
<tr class="separator:a754492b5ea32b5bbdc86cdfe49ddec40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec420d88508b1cee3bacad9732169dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4ec420d88508b1cee3bacad9732169dc">UOTGHS_HSTDMASTATUS_BUFF_COUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a754492b5ea32b5bbdc86cdfe49ddec40">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a9f3d15cd72531f8073fbf27d22d1d820">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>)))</td></tr>
<tr class="separator:a4ec420d88508b1cee3bacad9732169dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ecfeacb26b4a610113f0923085c5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab1ecfeacb26b4a610113f0923085c5f2">UOTGHS_CTRL_IDTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab1ecfeacb26b4a610113f0923085c5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) ID Transition Interrupt Enable  <br /></td></tr>
<tr class="separator:ab1ecfeacb26b4a610113f0923085c5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ee93bf47feb6e7c08157517db94652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af6ee93bf47feb6e7c08157517db94652">UOTGHS_CTRL_VBUSTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af6ee93bf47feb6e7c08157517db94652"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) VBus Transition Interrupt Enable  <br /></td></tr>
<tr class="separator:af6ee93bf47feb6e7c08157517db94652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23eb4097316aba69ac93831facde3696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a23eb4097316aba69ac93831facde3696">UOTGHS_CTRL_SRPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a23eb4097316aba69ac93831facde3696"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) SRP Interrupt Enable  <br /></td></tr>
<tr class="separator:a23eb4097316aba69ac93831facde3696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14cf09a05a9154b55d6d02d552890aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a14cf09a05a9154b55d6d02d552890aba">UOTGHS_CTRL_VBERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a14cf09a05a9154b55d6d02d552890aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) VBus Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a14cf09a05a9154b55d6d02d552890aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbedf8465f2d7ace4c5f9cb11aa50afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abbedf8465f2d7ace4c5f9cb11aa50afc">UOTGHS_CTRL_BCERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:abbedf8465f2d7ace4c5f9cb11aa50afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) B-Connection Error Interrupt Enable  <br /></td></tr>
<tr class="separator:abbedf8465f2d7ace4c5f9cb11aa50afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca9cb098b6bddc33dfd93779309eaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6ca9cb098b6bddc33dfd93779309eaae">UOTGHS_CTRL_ROLEEXE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a6ca9cb098b6bddc33dfd93779309eaae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) Role Exchange Interrupt Enable  <br /></td></tr>
<tr class="separator:a6ca9cb098b6bddc33dfd93779309eaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91300437aaeed401be9d4b3c778c792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af91300437aaeed401be9d4b3c778c792">UOTGHS_CTRL_HNPERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:af91300437aaeed401be9d4b3c778c792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) HNP Error Interrupt Enable  <br /></td></tr>
<tr class="separator:af91300437aaeed401be9d4b3c778c792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa3de9b5f8b06c89f34398775faac03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4aa3de9b5f8b06c89f34398775faac03">UOTGHS_CTRL_STOE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a4aa3de9b5f8b06c89f34398775faac03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) Suspend Time-Out Interrupt Enable  <br /></td></tr>
<tr class="separator:a4aa3de9b5f8b06c89f34398775faac03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2fd63abcd0cb1a415a4477c80cb048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2e2fd63abcd0cb1a415a4477c80cb048">UOTGHS_CTRL_VBUSHWC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2e2fd63abcd0cb1a415a4477c80cb048"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) VBus Hardware Control  <br /></td></tr>
<tr class="separator:a2e2fd63abcd0cb1a415a4477c80cb048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f160d3f0c48a1385d0b635496e4f420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3f160d3f0c48a1385d0b635496e4f420">UOTGHS_CTRL_SRPSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a3f160d3f0c48a1385d0b635496e4f420"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) SRP Selection  <br /></td></tr>
<tr class="separator:a3f160d3f0c48a1385d0b635496e4f420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cc3ff41034e029ce7f9f5514219e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a27cc3ff41034e029ce7f9f5514219e79">UOTGHS_CTRL_SRPREQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a27cc3ff41034e029ce7f9f5514219e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) SRP Request  <br /></td></tr>
<tr class="separator:a27cc3ff41034e029ce7f9f5514219e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47028c2241ac6d5e3c3ca4f8f6250d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a47028c2241ac6d5e3c3ca4f8f6250d51">UOTGHS_CTRL_HNPREQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a47028c2241ac6d5e3c3ca4f8f6250d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) HNP Request  <br /></td></tr>
<tr class="separator:a47028c2241ac6d5e3c3ca4f8f6250d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad895cbd7f2a5dff295d234e74980284d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad895cbd7f2a5dff295d234e74980284d">UOTGHS_CTRL_OTGPADE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad895cbd7f2a5dff295d234e74980284d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) OTG Pad Enable  <br /></td></tr>
<tr class="separator:ad895cbd7f2a5dff295d234e74980284d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821d7d83c3c906419d7220e9c4286b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a821d7d83c3c906419d7220e9c4286b75">UOTGHS_CTRL_VBUSPO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a821d7d83c3c906419d7220e9c4286b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) VBus Polarity Off  <br /></td></tr>
<tr class="separator:a821d7d83c3c906419d7220e9c4286b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaebcbb6e469e713d1d85b24af257f9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aaebcbb6e469e713d1d85b24af257f9cd">UOTGHS_CTRL_FRZCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:aaebcbb6e469e713d1d85b24af257f9cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) Freeze USB Clock  <br /></td></tr>
<tr class="separator:aaebcbb6e469e713d1d85b24af257f9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb90e41ccbf35b8c14c86280ba56e565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afb90e41ccbf35b8c14c86280ba56e565">UOTGHS_CTRL_USBE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:afb90e41ccbf35b8c14c86280ba56e565"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) UOTGHS Enable  <br /></td></tr>
<tr class="separator:afb90e41ccbf35b8c14c86280ba56e565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac671e55b4cd24871bc066eda5dfc6ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac671e55b4cd24871bc066eda5dfc6ab9">UOTGHS_CTRL_TIMVALUE_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac671e55b4cd24871bc066eda5dfc6ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66eea1b048657b9a71dff88b241b3a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a66eea1b048657b9a71dff88b241b3a84">UOTGHS_CTRL_TIMVALUE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ac671e55b4cd24871bc066eda5dfc6ab9">UOTGHS_CTRL_TIMVALUE_Pos</a>)</td></tr>
<tr class="memdesc:a66eea1b048657b9a71dff88b241b3a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) Timer Value  <br /></td></tr>
<tr class="separator:a66eea1b048657b9a71dff88b241b3a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c85153f5a907b09e68ed157b90198fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9c85153f5a907b09e68ed157b90198fd">UOTGHS_CTRL_TIMVALUE</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a66eea1b048657b9a71dff88b241b3a84">UOTGHS_CTRL_TIMVALUE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ac671e55b4cd24871bc066eda5dfc6ab9">UOTGHS_CTRL_TIMVALUE_Pos</a>)))</td></tr>
<tr class="separator:a9c85153f5a907b09e68ed157b90198fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2897f31829a7519f20103d740397f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0e2897f31829a7519f20103d740397f6">UOTGHS_CTRL_TIMPAGE_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a0e2897f31829a7519f20103d740397f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75218b8629e80ed63481164dc68bfb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a75218b8629e80ed63481164dc68bfb25">UOTGHS_CTRL_TIMPAGE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a0e2897f31829a7519f20103d740397f6">UOTGHS_CTRL_TIMPAGE_Pos</a>)</td></tr>
<tr class="memdesc:a75218b8629e80ed63481164dc68bfb25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) Timer Page  <br /></td></tr>
<tr class="separator:a75218b8629e80ed63481164dc68bfb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e528446089cd74fa507d2af50c14609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2e528446089cd74fa507d2af50c14609">UOTGHS_CTRL_TIMPAGE</a>(value)&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a75218b8629e80ed63481164dc68bfb25">UOTGHS_CTRL_TIMPAGE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a0e2897f31829a7519f20103d740397f6">UOTGHS_CTRL_TIMPAGE_Pos</a>)))</td></tr>
<tr class="separator:a2e528446089cd74fa507d2af50c14609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c672cc43f89f887f930c5b4529a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae3c672cc43f89f887f930c5b4529a8dc">UOTGHS_CTRL_UNLOCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ae3c672cc43f89f887f930c5b4529a8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) Timer Access Unlock  <br /></td></tr>
<tr class="separator:ae3c672cc43f89f887f930c5b4529a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a97c8a97c5ee4fca119ca314887d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af8a97c8a97c5ee4fca119ca314887d7c">UOTGHS_CTRL_UIDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:af8a97c8a97c5ee4fca119ca314887d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) UOTGID Pin Enable  <br /></td></tr>
<tr class="separator:af8a97c8a97c5ee4fca119ca314887d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf89fd98ad04f947227fe99252bcd515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#abf89fd98ad04f947227fe99252bcd515">UOTGHS_CTRL_UIDE_UIMOD</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:abf89fd98ad04f947227fe99252bcd515"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) The USB mode (device/host) is selected from the UIMOD bit.  <br /></td></tr>
<tr class="separator:abf89fd98ad04f947227fe99252bcd515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c85fbdf5e6970ce4d265d960178183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad4c85fbdf5e6970ce4d265d960178183">UOTGHS_CTRL_UIDE_UOTGID</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ad4c85fbdf5e6970ce4d265d960178183"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) The USB mode (device/host) is selected from the UOTGID input pin.  <br /></td></tr>
<tr class="separator:ad4c85fbdf5e6970ce4d265d960178183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee20c1b22dda4bb3b0e6a6b0a863333f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aee20c1b22dda4bb3b0e6a6b0a863333f">UOTGHS_CTRL_UIMOD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:aee20c1b22dda4bb3b0e6a6b0a863333f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) UOTGHS Mode  <br /></td></tr>
<tr class="separator:aee20c1b22dda4bb3b0e6a6b0a863333f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d601eb7ad912be80c992c73d6daae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a15d601eb7ad912be80c992c73d6daae3">UOTGHS_CTRL_UIMOD_HOST</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a15d601eb7ad912be80c992c73d6daae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) The module is in USB host mode.  <br /></td></tr>
<tr class="separator:a15d601eb7ad912be80c992c73d6daae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a11f021b9262296feebb3450545242d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3a11f021b9262296feebb3450545242d">UOTGHS_CTRL_UIMOD_DEVICE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a3a11f021b9262296feebb3450545242d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_CTRL) The module is in USB device mode.  <br /></td></tr>
<tr class="separator:a3a11f021b9262296feebb3450545242d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0f69f5159300fe480398ffe088553a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3f0f69f5159300fe480398ffe088553a">UOTGHS_SR_IDTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3f0f69f5159300fe480398ffe088553a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) ID Transition Interrupt  <br /></td></tr>
<tr class="separator:a3f0f69f5159300fe480398ffe088553a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4f80aeb796e01e2aa19ff76e7335b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7f4f80aeb796e01e2aa19ff76e7335b6">UOTGHS_SR_VBUSTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a7f4f80aeb796e01e2aa19ff76e7335b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) VBus Transition Interrupt  <br /></td></tr>
<tr class="separator:a7f4f80aeb796e01e2aa19ff76e7335b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4fb6ec139cf51b2efeec8548292a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a0c4fb6ec139cf51b2efeec8548292a9f">UOTGHS_SR_SRPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a0c4fb6ec139cf51b2efeec8548292a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) SRP Interrupt  <br /></td></tr>
<tr class="separator:a0c4fb6ec139cf51b2efeec8548292a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5936d988f8483ee102c1fddef810d76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5936d988f8483ee102c1fddef810d76e">UOTGHS_SR_VBERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a5936d988f8483ee102c1fddef810d76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) VBus Error Interrupt  <br /></td></tr>
<tr class="separator:a5936d988f8483ee102c1fddef810d76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494bb3ddfe6b188a1c9d69cb385fae5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a494bb3ddfe6b188a1c9d69cb385fae5e">UOTGHS_SR_BCERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a494bb3ddfe6b188a1c9d69cb385fae5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) B-Connection Error Interrupt  <br /></td></tr>
<tr class="separator:a494bb3ddfe6b188a1c9d69cb385fae5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac180897d8ad4b88791d42f9eee044ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac180897d8ad4b88791d42f9eee044ef0">UOTGHS_SR_ROLEEXI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ac180897d8ad4b88791d42f9eee044ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) Role Exchange Interrupt  <br /></td></tr>
<tr class="separator:ac180897d8ad4b88791d42f9eee044ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca726244ce2a77fa22daa09b2f200d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aca726244ce2a77fa22daa09b2f200d91">UOTGHS_SR_HNPERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aca726244ce2a77fa22daa09b2f200d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) HNP Error Interrupt  <br /></td></tr>
<tr class="separator:aca726244ce2a77fa22daa09b2f200d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3b330c074e8dd2e33e96649abb3e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1a3b330c074e8dd2e33e96649abb3e23">UOTGHS_SR_STOI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a1a3b330c074e8dd2e33e96649abb3e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) Suspend Time-Out Interrupt  <br /></td></tr>
<tr class="separator:a1a3b330c074e8dd2e33e96649abb3e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50707fe4f88ea5571c529887433e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab50707fe4f88ea5571c529887433e990">UOTGHS_SR_VBUSRQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab50707fe4f88ea5571c529887433e990"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) VBus Request  <br /></td></tr>
<tr class="separator:ab50707fe4f88ea5571c529887433e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ac9355634a05cffd93ac8a8fe3cda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a10ac9355634a05cffd93ac8a8fe3cda8">UOTGHS_SR_ID</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a10ac9355634a05cffd93ac8a8fe3cda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) UOTGID Pin State  <br /></td></tr>
<tr class="separator:a10ac9355634a05cffd93ac8a8fe3cda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f2c913607ae9e5caa048805153137b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a49f2c913607ae9e5caa048805153137b">UOTGHS_SR_VBUS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a49f2c913607ae9e5caa048805153137b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) VBus Level  <br /></td></tr>
<tr class="separator:a49f2c913607ae9e5caa048805153137b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b0e1e602a67b9c08f88eb5981bc1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa0b0e1e602a67b9c08f88eb5981bc1eb">UOTGHS_SR_SPEED_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aa0b0e1e602a67b9c08f88eb5981bc1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0d26e4b6523fb0ec23877d4e3fef37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afd0d26e4b6523fb0ec23877d4e3fef37">UOTGHS_SR_SPEED_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#aa0b0e1e602a67b9c08f88eb5981bc1eb">UOTGHS_SR_SPEED_Pos</a>)</td></tr>
<tr class="memdesc:afd0d26e4b6523fb0ec23877d4e3fef37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) Speed Status  <br /></td></tr>
<tr class="separator:afd0d26e4b6523fb0ec23877d4e3fef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcda10da54d284ecf7c347b3008be85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afcda10da54d284ecf7c347b3008be85c">UOTGHS_SR_SPEED_FULL_SPEED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:afcda10da54d284ecf7c347b3008be85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) Full-Speed mode  <br /></td></tr>
<tr class="separator:afcda10da54d284ecf7c347b3008be85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201fa92d94bc1bcb7dbf7e5a03aafd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a201fa92d94bc1bcb7dbf7e5a03aafd4d">UOTGHS_SR_SPEED_HIGH_SPEED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a201fa92d94bc1bcb7dbf7e5a03aafd4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) High-Speed mode  <br /></td></tr>
<tr class="separator:a201fa92d94bc1bcb7dbf7e5a03aafd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d4879effcde92f7cb209abee220178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac5d4879effcde92f7cb209abee220178">UOTGHS_SR_SPEED_LOW_SPEED</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ac5d4879effcde92f7cb209abee220178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) Low-Speed mode  <br /></td></tr>
<tr class="separator:ac5d4879effcde92f7cb209abee220178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d958bcca1c15e2b9506e741c12423e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ae7d958bcca1c15e2b9506e741c12423e">UOTGHS_SR_CLKUSABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ae7d958bcca1c15e2b9506e741c12423e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SR) UTMI Clock Usable  <br /></td></tr>
<tr class="separator:ae7d958bcca1c15e2b9506e741c12423e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa322ae47e80c1bf57cda68d88cf90124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa322ae47e80c1bf57cda68d88cf90124">UOTGHS_SCR_IDTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa322ae47e80c1bf57cda68d88cf90124"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) ID Transition Interrupt Clear  <br /></td></tr>
<tr class="separator:aa322ae47e80c1bf57cda68d88cf90124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7aee374da36f5b975617c9558165115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af7aee374da36f5b975617c9558165115">UOTGHS_SCR_VBUSTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af7aee374da36f5b975617c9558165115"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) VBus Transition Interrupt Clear  <br /></td></tr>
<tr class="separator:af7aee374da36f5b975617c9558165115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864184065d2bdac29bf6562033d617b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a864184065d2bdac29bf6562033d617b5">UOTGHS_SCR_SRPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a864184065d2bdac29bf6562033d617b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) SRP Interrupt Clear  <br /></td></tr>
<tr class="separator:a864184065d2bdac29bf6562033d617b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea235cad0c47b49c70562910a52756f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9ea235cad0c47b49c70562910a52756f">UOTGHS_SCR_VBERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a9ea235cad0c47b49c70562910a52756f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) VBus Error Interrupt Clear  <br /></td></tr>
<tr class="separator:a9ea235cad0c47b49c70562910a52756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f777cda4403a3f86de3db3f52781345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a5f777cda4403a3f86de3db3f52781345">UOTGHS_SCR_BCERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5f777cda4403a3f86de3db3f52781345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) B-Connection Error Interrupt Clear  <br /></td></tr>
<tr class="separator:a5f777cda4403a3f86de3db3f52781345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ea001b982ded362c3d13c9750bb5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#af3ea001b982ded362c3d13c9750bb5e5">UOTGHS_SCR_ROLEEXIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af3ea001b982ded362c3d13c9750bb5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) Role Exchange Interrupt Clear  <br /></td></tr>
<tr class="separator:af3ea001b982ded362c3d13c9750bb5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30658685f2a137b4d1cd2a496288bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa30658685f2a137b4d1cd2a496288bfd">UOTGHS_SCR_HNPERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aa30658685f2a137b4d1cd2a496288bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) HNP Error Interrupt Clear  <br /></td></tr>
<tr class="separator:aa30658685f2a137b4d1cd2a496288bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9820b761cc972f19d9b4311b08ec17c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9820b761cc972f19d9b4311b08ec17c7">UOTGHS_SCR_STOIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a9820b761cc972f19d9b4311b08ec17c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) Suspend Time-Out Interrupt Clear  <br /></td></tr>
<tr class="separator:a9820b761cc972f19d9b4311b08ec17c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df5f6eb62166c7ab1318cdabe4962c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3df5f6eb62166c7ab1318cdabe4962c9">UOTGHS_SCR_VBUSRQC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a3df5f6eb62166c7ab1318cdabe4962c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SCR) VBus Request Clear  <br /></td></tr>
<tr class="separator:a3df5f6eb62166c7ab1318cdabe4962c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a024072052a714df90f4f87e712d5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7a024072052a714df90f4f87e712d5b2">UOTGHS_SFR_IDTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7a024072052a714df90f4f87e712d5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) ID Transition Interrupt Set  <br /></td></tr>
<tr class="separator:a7a024072052a714df90f4f87e712d5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4adb022a4758cf53f33214400d90364b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4adb022a4758cf53f33214400d90364b">UOTGHS_SFR_VBUSTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a4adb022a4758cf53f33214400d90364b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) VBus Transition Interrupt Set  <br /></td></tr>
<tr class="separator:a4adb022a4758cf53f33214400d90364b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832808f13907bc55ea85e26e4eefaeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a832808f13907bc55ea85e26e4eefaeb9">UOTGHS_SFR_SRPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a832808f13907bc55ea85e26e4eefaeb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) SRP Interrupt Set  <br /></td></tr>
<tr class="separator:a832808f13907bc55ea85e26e4eefaeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7861696ef83754ea62394790c2855b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a3a7861696ef83754ea62394790c2855b">UOTGHS_SFR_VBERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a3a7861696ef83754ea62394790c2855b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) VBus Error Interrupt Set  <br /></td></tr>
<tr class="separator:a3a7861696ef83754ea62394790c2855b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e9548eb2e0ebc31bf15093cccc1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ad1e9548eb2e0ebc31bf15093cccc1fd0">UOTGHS_SFR_BCERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad1e9548eb2e0ebc31bf15093cccc1fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) B-Connection Error Interrupt Set  <br /></td></tr>
<tr class="separator:ad1e9548eb2e0ebc31bf15093cccc1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8525656bd4cb48ff8a0185ca36c296cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8525656bd4cb48ff8a0185ca36c296cb">UOTGHS_SFR_ROLEEXIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a8525656bd4cb48ff8a0185ca36c296cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) Role Exchange Interrupt Set  <br /></td></tr>
<tr class="separator:a8525656bd4cb48ff8a0185ca36c296cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6305c692b45b29e047eb6db179e747fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a6305c692b45b29e047eb6db179e747fe">UOTGHS_SFR_HNPERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a6305c692b45b29e047eb6db179e747fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) HNP Error Interrupt Set  <br /></td></tr>
<tr class="separator:a6305c692b45b29e047eb6db179e747fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2335c4c82a65df5436ffa956b4235707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a2335c4c82a65df5436ffa956b4235707">UOTGHS_SFR_STOIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a2335c4c82a65df5436ffa956b4235707"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) Suspend Time-Out Interrupt Set  <br /></td></tr>
<tr class="separator:a2335c4c82a65df5436ffa956b4235707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe30668fd15bdb73a2def3973bc155cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#afe30668fd15bdb73a2def3973bc155cc">UOTGHS_SFR_VBUSRQS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:afe30668fd15bdb73a2def3973bc155cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_SFR) VBus Request Set  <br /></td></tr>
<tr class="separator:afe30668fd15bdb73a2def3973bc155cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0adc460f9c6a816ca6162be3f79624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a1e0adc460f9c6a816ca6162be3f79624">UOTGHS_FSM_DRDSTATE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1e0adc460f9c6a816ca6162be3f79624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d2a7515400ab4e9beab31cd4a8167c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac3d2a7515400ab4e9beab31cd4a8167c">UOTGHS_FSM_DRDSTATE_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="uotghs_8h.html#a1e0adc460f9c6a816ca6162be3f79624">UOTGHS_FSM_DRDSTATE_Pos</a>)</td></tr>
<tr class="memdesc:ac3d2a7515400ab4e9beab31cd4a8167c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) Dual Role Device State  <br /></td></tr>
<tr class="separator:ac3d2a7515400ab4e9beab31cd4a8167c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54342a0c8529a919ec03304cb3680902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a54342a0c8529a919ec03304cb3680902">UOTGHS_FSM_DRDSTATE_A_IDLESTATE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a54342a0c8529a919ec03304cb3680902"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) This is the start state for A-devices (when the ID pin is 0)  <br /></td></tr>
<tr class="separator:a54342a0c8529a919ec03304cb3680902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658a33f04dc974cbd06fdadc4317c9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a658a33f04dc974cbd06fdadc4317c9fa">UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a658a33f04dc974cbd06fdadc4317c9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the A-device waits for the voltage on VBus to rise above the A-device VBus Valid threshold (4.4 V).  <br /></td></tr>
<tr class="separator:a658a33f04dc974cbd06fdadc4317c9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339a9b92990affb19e3558292c7e237f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a339a9b92990affb19e3558292c7e237f">UOTGHS_FSM_DRDSTATE_A_WAIT_BCON</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a339a9b92990affb19e3558292c7e237f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the A-device waits for the B-device to signal a connection.  <br /></td></tr>
<tr class="separator:a339a9b92990affb19e3558292c7e237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c292663d3cc8b8cf563b2b21ec2ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a52c292663d3cc8b8cf563b2b21ec2ea9">UOTGHS_FSM_DRDSTATE_A_HOST</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a52c292663d3cc8b8cf563b2b21ec2ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the A-device that operates in Host mode is operational.  <br /></td></tr>
<tr class="separator:a52c292663d3cc8b8cf563b2b21ec2ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fbd15b0682435c6d4f2b45c194b6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a65fbd15b0682435c6d4f2b45c194b6d6">UOTGHS_FSM_DRDSTATE_A_SUSPEND</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a65fbd15b0682435c6d4f2b45c194b6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) The A-device operating as a host is in the suspend mode.  <br /></td></tr>
<tr class="separator:a65fbd15b0682435c6d4f2b45c194b6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab240cf380ae82b22587283532572c3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ab240cf380ae82b22587283532572c3ef">UOTGHS_FSM_DRDSTATE_A_PERIPHERAL</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab240cf380ae82b22587283532572c3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) The A-device operates as a peripheral.  <br /></td></tr>
<tr class="separator:ab240cf380ae82b22587283532572c3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7af7eaef70979da4b475ae4d62d3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a7c7af7eaef70979da4b475ae4d62d3a5">UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7c7af7eaef70979da4b475ae4d62d3a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the A-device waits for the voltage on VBus to drop below the A-device Session Valid threshold (1.4 V).  <br /></td></tr>
<tr class="separator:a7c7af7eaef70979da4b475ae4d62d3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa912f59e4e77693f4ed39607da9a901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aa912f59e4e77693f4ed39607da9a901d">UOTGHS_FSM_DRDSTATE_A_VBUS_ERR</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa912f59e4e77693f4ed39607da9a901d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the A-device waits for recovery of the over-current condition that caused it to enter this state.  <br /></td></tr>
<tr class="separator:aa912f59e4e77693f4ed39607da9a901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc7d638232ae62982a4a7202c2468ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#acfc7d638232ae62982a4a7202c2468ec">UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acfc7d638232ae62982a4a7202c2468ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the A-device waits for the data USB line to discharge (100 us).  <br /></td></tr>
<tr class="separator:acfc7d638232ae62982a4a7202c2468ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bed8d5894abd35b969bfe9221dcdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a43bed8d5894abd35b969bfe9221dcdf3">UOTGHS_FSM_DRDSTATE_B_IDLE</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a43bed8d5894abd35b969bfe9221dcdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) This is the start state for B-device (when the ID pin is 1).  <br /></td></tr>
<tr class="separator:a43bed8d5894abd35b969bfe9221dcdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be0b75f39f71b66651eb18ba3050774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a9be0b75f39f71b66651eb18ba3050774">UOTGHS_FSM_DRDSTATE_B_PERIPHERAL</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9be0b75f39f71b66651eb18ba3050774"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the B-device acts as the peripheral.  <br /></td></tr>
<tr class="separator:a9be0b75f39f71b66651eb18ba3050774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f8c98cdd28947a5185efaa5ce025a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#ac2f8c98cdd28947a5185efaa5ce025a8">UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac2f8c98cdd28947a5185efaa5ce025a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the B-device is in suspend mode and waits until 3 ms before initiating the HNP protocol if requested.  <br /></td></tr>
<tr class="separator:ac2f8c98cdd28947a5185efaa5ce025a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbc159ba91e1a7474613f07dd2125f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aebbc159ba91e1a7474613f07dd2125f9">UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:aebbc159ba91e1a7474613f07dd2125f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the B-device waits for the data USB line to discharge (100 us) before becoming Host.  <br /></td></tr>
<tr class="separator:aebbc159ba91e1a7474613f07dd2125f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf7d937e92cf0de47513e6afb863761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a8bf7d937e92cf0de47513e6afb863761">UOTGHS_FSM_DRDSTATE_B_WAIT_ACON</a>&#160;&#160;&#160;(0xDu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8bf7d937e92cf0de47513e6afb863761"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the B-device waits for the A-device to signal a connect before becoming B-Host.  <br /></td></tr>
<tr class="separator:a8bf7d937e92cf0de47513e6afb863761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce77e47d6f90f9fe8880d3e2e684844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#a4ce77e47d6f90f9fe8880d3e2e684844">UOTGHS_FSM_DRDSTATE_B_HOST</a>&#160;&#160;&#160;(0xEu &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4ce77e47d6f90f9fe8880d3e2e684844"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the B-device acts as the Host.  <br /></td></tr>
<tr class="separator:a4ce77e47d6f90f9fe8880d3e2e684844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac830a9871a9ec7643d09bd3187afa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uotghs_8h.html#aeac830a9871a9ec7643d09bd3187afa6">UOTGHS_FSM_DRDSTATE_B_SRP_INIT</a>&#160;&#160;&#160;(0xFu &lt;&lt; 0)</td></tr>
<tr class="memdesc:aeac830a9871a9ec7643d09bd3187afa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS_FSM) In this state, the B-device attempts to start a session using the SRP protocol.  <br /></td></tr>
<tr class="separator:aeac830a9871a9ec7643d09bd3187afa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abbedf8465f2d7ace4c5f9cb11aa50afc" name="abbedf8465f2d7ace4c5f9cb11aa50afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbedf8465f2d7ace4c5f9cb11aa50afc">&#9670;&#160;</a></span>UOTGHS_CTRL_BCERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_BCERRE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) B-Connection Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00863">863</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaebcbb6e469e713d1d85b24af257f9cd" name="aaebcbb6e469e713d1d85b24af257f9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaebcbb6e469e713d1d85b24af257f9cd">&#9670;&#160;</a></span>UOTGHS_CTRL_FRZCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_FRZCLK&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) Freeze USB Clock </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00873">873</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af91300437aaeed401be9d4b3c778c792" name="af91300437aaeed401be9d4b3c778c792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91300437aaeed401be9d4b3c778c792">&#9670;&#160;</a></span>UOTGHS_CTRL_HNPERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_HNPERRE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) HNP Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00865">865</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a47028c2241ac6d5e3c3ca4f8f6250d51" name="a47028c2241ac6d5e3c3ca4f8f6250d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47028c2241ac6d5e3c3ca4f8f6250d51">&#9670;&#160;</a></span>UOTGHS_CTRL_HNPREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_HNPREQ&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) HNP Request </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00870">870</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab1ecfeacb26b4a610113f0923085c5f2" name="ab1ecfeacb26b4a610113f0923085c5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ecfeacb26b4a610113f0923085c5f2">&#9670;&#160;</a></span>UOTGHS_CTRL_IDTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_IDTE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) ID Transition Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00859">859</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad895cbd7f2a5dff295d234e74980284d" name="ad895cbd7f2a5dff295d234e74980284d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad895cbd7f2a5dff295d234e74980284d">&#9670;&#160;</a></span>UOTGHS_CTRL_OTGPADE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_OTGPADE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) OTG Pad Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00871">871</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6ca9cb098b6bddc33dfd93779309eaae" name="a6ca9cb098b6bddc33dfd93779309eaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca9cb098b6bddc33dfd93779309eaae">&#9670;&#160;</a></span>UOTGHS_CTRL_ROLEEXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_ROLEEXE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) Role Exchange Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00864">864</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a23eb4097316aba69ac93831facde3696" name="a23eb4097316aba69ac93831facde3696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23eb4097316aba69ac93831facde3696">&#9670;&#160;</a></span>UOTGHS_CTRL_SRPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_SRPE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) SRP Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00861">861</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a27cc3ff41034e029ce7f9f5514219e79" name="a27cc3ff41034e029ce7f9f5514219e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27cc3ff41034e029ce7f9f5514219e79">&#9670;&#160;</a></span>UOTGHS_CTRL_SRPREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_SRPREQ&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) SRP Request </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00869">869</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3f160d3f0c48a1385d0b635496e4f420" name="a3f160d3f0c48a1385d0b635496e4f420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f160d3f0c48a1385d0b635496e4f420">&#9670;&#160;</a></span>UOTGHS_CTRL_SRPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_SRPSEL&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) SRP Selection </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00868">868</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4aa3de9b5f8b06c89f34398775faac03" name="a4aa3de9b5f8b06c89f34398775faac03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa3de9b5f8b06c89f34398775faac03">&#9670;&#160;</a></span>UOTGHS_CTRL_STOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_STOE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) Suspend Time-Out Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00866">866</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2e528446089cd74fa507d2af50c14609" name="a2e528446089cd74fa507d2af50c14609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e528446089cd74fa507d2af50c14609">&#9670;&#160;</a></span>UOTGHS_CTRL_TIMPAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_TIMPAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a75218b8629e80ed63481164dc68bfb25">UOTGHS_CTRL_TIMPAGE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a0e2897f31829a7519f20103d740397f6">UOTGHS_CTRL_TIMPAGE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00880">880</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a75218b8629e80ed63481164dc68bfb25" name="a75218b8629e80ed63481164dc68bfb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75218b8629e80ed63481164dc68bfb25">&#9670;&#160;</a></span>UOTGHS_CTRL_TIMPAGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_TIMPAGE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a0e2897f31829a7519f20103d740397f6">UOTGHS_CTRL_TIMPAGE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) Timer Page </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00879">879</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0e2897f31829a7519f20103d740397f6" name="a0e2897f31829a7519f20103d740397f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2897f31829a7519f20103d740397f6">&#9670;&#160;</a></span>UOTGHS_CTRL_TIMPAGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_TIMPAGE_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00878">878</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9c85153f5a907b09e68ed157b90198fd" name="a9c85153f5a907b09e68ed157b90198fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c85153f5a907b09e68ed157b90198fd">&#9670;&#160;</a></span>UOTGHS_CTRL_TIMVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_TIMVALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a66eea1b048657b9a71dff88b241b3a84">UOTGHS_CTRL_TIMVALUE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ac671e55b4cd24871bc066eda5dfc6ab9">UOTGHS_CTRL_TIMVALUE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00877">877</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a66eea1b048657b9a71dff88b241b3a84" name="a66eea1b048657b9a71dff88b241b3a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66eea1b048657b9a71dff88b241b3a84">&#9670;&#160;</a></span>UOTGHS_CTRL_TIMVALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_TIMVALUE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ac671e55b4cd24871bc066eda5dfc6ab9">UOTGHS_CTRL_TIMVALUE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) Timer Value </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00876">876</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac671e55b4cd24871bc066eda5dfc6ab9" name="ac671e55b4cd24871bc066eda5dfc6ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac671e55b4cd24871bc066eda5dfc6ab9">&#9670;&#160;</a></span>UOTGHS_CTRL_TIMVALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_TIMVALUE_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00875">875</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af8a97c8a97c5ee4fca119ca314887d7c" name="af8a97c8a97c5ee4fca119ca314887d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a97c8a97c5ee4fca119ca314887d7c">&#9670;&#160;</a></span>UOTGHS_CTRL_UIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UIDE&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) UOTGID Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00882">882</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abf89fd98ad04f947227fe99252bcd515" name="abf89fd98ad04f947227fe99252bcd515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf89fd98ad04f947227fe99252bcd515">&#9670;&#160;</a></span>UOTGHS_CTRL_UIDE_UIMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UIDE_UIMOD&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) The USB mode (device/host) is selected from the UIMOD bit. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00883">883</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad4c85fbdf5e6970ce4d265d960178183" name="ad4c85fbdf5e6970ce4d265d960178183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4c85fbdf5e6970ce4d265d960178183">&#9670;&#160;</a></span>UOTGHS_CTRL_UIDE_UOTGID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UIDE_UOTGID&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) The USB mode (device/host) is selected from the UOTGID input pin. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00884">884</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aee20c1b22dda4bb3b0e6a6b0a863333f" name="aee20c1b22dda4bb3b0e6a6b0a863333f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee20c1b22dda4bb3b0e6a6b0a863333f">&#9670;&#160;</a></span>UOTGHS_CTRL_UIMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UIMOD&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) UOTGHS Mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00885">885</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3a11f021b9262296feebb3450545242d" name="a3a11f021b9262296feebb3450545242d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a11f021b9262296feebb3450545242d">&#9670;&#160;</a></span>UOTGHS_CTRL_UIMOD_DEVICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UIMOD_DEVICE&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) The module is in USB device mode. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00887">887</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a15d601eb7ad912be80c992c73d6daae3" name="a15d601eb7ad912be80c992c73d6daae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d601eb7ad912be80c992c73d6daae3">&#9670;&#160;</a></span>UOTGHS_CTRL_UIMOD_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UIMOD_HOST&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) The module is in USB host mode. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00886">886</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae3c672cc43f89f887f930c5b4529a8dc" name="ae3c672cc43f89f887f930c5b4529a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c672cc43f89f887f930c5b4529a8dc">&#9670;&#160;</a></span>UOTGHS_CTRL_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_UNLOCK&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) Timer Access Unlock </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00881">881</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afb90e41ccbf35b8c14c86280ba56e565" name="afb90e41ccbf35b8c14c86280ba56e565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb90e41ccbf35b8c14c86280ba56e565">&#9670;&#160;</a></span>UOTGHS_CTRL_USBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_USBE&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) UOTGHS Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00874">874</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a14cf09a05a9154b55d6d02d552890aba" name="a14cf09a05a9154b55d6d02d552890aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14cf09a05a9154b55d6d02d552890aba">&#9670;&#160;</a></span>UOTGHS_CTRL_VBERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_VBERRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) VBus Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00862">862</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2e2fd63abcd0cb1a415a4477c80cb048" name="a2e2fd63abcd0cb1a415a4477c80cb048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2fd63abcd0cb1a415a4477c80cb048">&#9670;&#160;</a></span>UOTGHS_CTRL_VBUSHWC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_VBUSHWC&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) VBus Hardware Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00867">867</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a821d7d83c3c906419d7220e9c4286b75" name="a821d7d83c3c906419d7220e9c4286b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821d7d83c3c906419d7220e9c4286b75">&#9670;&#160;</a></span>UOTGHS_CTRL_VBUSPO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_VBUSPO&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) VBus Polarity Off </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00872">872</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af6ee93bf47feb6e7c08157517db94652" name="af6ee93bf47feb6e7c08157517db94652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ee93bf47feb6e7c08157517db94652">&#9670;&#160;</a></span>UOTGHS_CTRL_VBUSTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_CTRL_VBUSTE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_CTRL) VBus Transition Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00860">860</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a67d33516a14ee828ba91f81344f16f87" name="a67d33516a14ee828ba91f81344f16f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d33516a14ee828ba91f81344f16f87">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_ADDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_ADDEN&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Address Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00129">129</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a21edee1f5b6df53bece1aeef94a2de96" name="a21edee1f5b6df53bece1aeef94a2de96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21edee1f5b6df53bece1aeef94a2de96">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_DETACH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_DETACH&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Detach </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00130">130</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a69e61735e93baaeff2963761b10f33dd" name="a69e61735e93baaeff2963761b10f33dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e61735e93baaeff2963761b10f33dd">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_LS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_LS&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Low-Speed Mode Force </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00139">139</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a275177ebee311f679c9ff96e69e5b24b" name="a275177ebee311f679c9ff96e69e5b24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275177ebee311f679c9ff96e69e5b24b">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_OPMODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_OPMODE2&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Specific Operational mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00143">143</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa8df0b8c7abb73054208c665f800b711" name="aa8df0b8c7abb73054208c665f800b711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8df0b8c7abb73054208c665f800b711">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_RMWKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_RMWKUP&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Remote Wake-Up </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00131">131</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a01984b2c92fb7bf33eb912a99b410de3" name="a01984b2c92fb7bf33eb912a99b410de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01984b2c92fb7bf33eb912a99b410de3">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a02d857bbe29419118f8322782f56a1ac">UOTGHS_DEVCTRL_SPDCONF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#acc307731fc7a5ce930e178eb1ccab19f">UOTGHS_DEVCTRL_SPDCONF_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00134">134</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac61875881b7775ab9c5d31c7c0549ce2" name="ac61875881b7775ab9c5d31c7c0549ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61875881b7775ab9c5d31c7c0549ce2">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF_FORCED_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF_FORCED_FS&#160;&#160;&#160;(0x3u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) The peripheral remains in full-speed mode whatever the host speed capability. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00138">138</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abd6ccc8afff6029d194e8dd12d43b284" name="abd6ccc8afff6029d194e8dd12d43b284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6ccc8afff6029d194e8dd12d43b284">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED&#160;&#160;&#160;(0x2u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Forced high speed. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00137">137</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5fc6988e2af8595064ae43b91ba5ac71" name="a5fc6988e2af8595064ae43b91ba5ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc6988e2af8595064ae43b91ba5ac71">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF_LOW_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF_LOW_POWER&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) For a better consumption, if high-speed is not needed. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00136">136</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a02d857bbe29419118f8322782f56a1ac" name="a02d857bbe29419118f8322782f56a1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d857bbe29419118f8322782f56a1ac">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#acc307731fc7a5ce930e178eb1ccab19f">UOTGHS_DEVCTRL_SPDCONF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Mode Configuration </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00133">133</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac1a997121a997081d099d854c4a7f31c" name="ac1a997121a997081d099d854c4a7f31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a997121a997081d099d854c4a7f31c">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) The peripheral starts in full-speed mode and performs a high-speed reset to switch to the high-speed mode if the host is high-speed capable. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00135">135</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acc307731fc7a5ce930e178eb1ccab19f" name="acc307731fc7a5ce930e178eb1ccab19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc307731fc7a5ce930e178eb1ccab19f">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_SPDCONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_SPDCONF_Pos&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00132">132</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a970e281322a6332fd18f647e1c44fb9d" name="a970e281322a6332fd18f647e1c44fb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970e281322a6332fd18f647e1c44fb9d">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_TSTJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_TSTJ&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Test mode J </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00140">140</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6b71cd573dd510ad4237cf204c13ccb7" name="a6b71cd573dd510ad4237cf204c13ccb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b71cd573dd510ad4237cf204c13ccb7">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_TSTK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_TSTK&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Test mode K </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00141">141</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5c8c9a19e6b03231ef8a02b7fa8309a0" name="a5c8c9a19e6b03231ef8a02b7fa8309a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8c9a19e6b03231ef8a02b7fa8309a0">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_TSTPCKT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_TSTPCKT&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) Test packet mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00142">142</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aedb763f19f976449a25bbed896e74344" name="aedb763f19f976449a25bbed896e74344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb763f19f976449a25bbed896e74344">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_UADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_UADD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a534fcb6ee6ad9ea768f61bffa80ea6e6">UOTGHS_DEVCTRL_UADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a50fe4ecaf659ede3d3040f094503d7a5">UOTGHS_DEVCTRL_UADD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00128">128</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a534fcb6ee6ad9ea768f61bffa80ea6e6" name="a534fcb6ee6ad9ea768f61bffa80ea6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534fcb6ee6ad9ea768f61bffa80ea6e6">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_UADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_UADD_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a50fe4ecaf659ede3d3040f094503d7a5">UOTGHS_DEVCTRL_UADD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVCTRL) USB Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00127">127</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a50fe4ecaf659ede3d3040f094503d7a5" name="a50fe4ecaf659ede3d3040f094503d7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fe4ecaf659ede3d3040f094503d7a5">&#9670;&#160;</a></span>UOTGHS_DEVCTRL_UADD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVCTRL_UADD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00126">126</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a440a370a41f87734c7d88aafd89b6fd4" name="a440a370a41f87734c7d88aafd89b6fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440a370a41f87734c7d88aafd89b6fd4">&#9670;&#160;</a></span>UOTGHS_DEVDMAADDRESS_BUFF_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMAADDRESS_BUFF_ADD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#abcefc23e3cdff4352b7bde7641dcf335">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a916b8032aff5173f8f963ec1bb1e17b0">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00461">461</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abcefc23e3cdff4352b7bde7641dcf335" name="abcefc23e3cdff4352b7bde7641dcf335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcefc23e3cdff4352b7bde7641dcf335">&#9670;&#160;</a></span>UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a916b8032aff5173f8f963ec1bb1e17b0">UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMAADDRESS) Buffer Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00460">460</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a916b8032aff5173f8f963ec1bb1e17b0" name="a916b8032aff5173f8f963ec1bb1e17b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916b8032aff5173f8f963ec1bb1e17b0">&#9670;&#160;</a></span>UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00459">459</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abbe5a0dc04237035f8f94b42aba4c304" name="abbe5a0dc04237035f8f94b42aba4c304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe5a0dc04237035f8f94b42aba4c304">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_BUFF_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_BUFF_LENGTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a24d2d85db9edc4d8ba2b944ee877eb81">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a4f55cb2f34851d675a5c1d988a20b51c">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00473">473</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a24d2d85db9edc4d8ba2b944ee877eb81" name="a24d2d85db9edc4d8ba2b944ee877eb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d2d85db9edc4d8ba2b944ee877eb81">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a4f55cb2f34851d675a5c1d988a20b51c">UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) Buffer Byte Length (Write-only) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00472">472</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4f55cb2f34851d675a5c1d988a20b51c" name="a4f55cb2f34851d675a5c1d988a20b51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f55cb2f34851d675a5c1d988a20b51c">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00471">471</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a488331818b4547814f30d57316f89585" name="a488331818b4547814f30d57316f89585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488331818b4547814f30d57316f89585">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_BURST_LCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_BURST_LCK&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) Burst Lock Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00470">470</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acfbe14809e9b634637562bebcaca49e7" name="acfbe14809e9b634637562bebcaca49e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbe14809e9b634637562bebcaca49e7">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_CHANN_ENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_CHANN_ENB&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) Channel Enable Command </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00463">463</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2215336c17863a4943105fb930c958d9" name="a2215336c17863a4943105fb930c958d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2215336c17863a4943105fb930c958d9">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_DESC_LD_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_DESC_LD_IT&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) Descriptor Loaded Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00469">469</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a82ad4d8e48e5d88d896f4883cac23b55" name="a82ad4d8e48e5d88d896f4883cac23b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ad4d8e48e5d88d896f4883cac23b55">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_END_B_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_END_B_EN&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) End of Buffer Enable Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00466">466</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af99752f5d61903a3275b2fd43bf5df92" name="af99752f5d61903a3275b2fd43bf5df92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99752f5d61903a3275b2fd43bf5df92">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_END_BUFFIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_END_BUFFIT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) End of Buffer Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00468">468</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af7ea5b3c7fa867953277584e39e9a4f3" name="af7ea5b3c7fa867953277584e39e9a4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ea5b3c7fa867953277584e39e9a4f3">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_END_TR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_END_TR_EN&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) End of Transfer Enable Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00465">465</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad0f6d9020c461698ac1040c5ad887412" name="ad0f6d9020c461698ac1040c5ad887412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f6d9020c461698ac1040c5ad887412">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_END_TR_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_END_TR_IT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) End of Transfer Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00467">467</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a75f017b2f3b90f698ce704562bcee695" name="a75f017b2f3b90f698ce704562bcee695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f017b2f3b90f698ce704562bcee695">&#9670;&#160;</a></span>UOTGHS_DEVDMACONTROL_LDNXT_DSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMACONTROL_LDNXT_DSC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMACONTROL) Load Next Channel Transfer Descriptor Enable Command </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00464">464</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a77d93703a88505bf4276baed4f363260" name="a77d93703a88505bf4276baed4f363260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d93703a88505bf4276baed4f363260">&#9670;&#160;</a></span>UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a264209128ddc6aed0e857d490b86360d">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a5df5ed4678559741f7fb7ea63bb9c496">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00457">457</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a264209128ddc6aed0e857d490b86360d" name="a264209128ddc6aed0e857d490b86360d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264209128ddc6aed0e857d490b86360d">&#9670;&#160;</a></span>UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a5df5ed4678559741f7fb7ea63bb9c496">UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMANXTDSC) Next Descriptor Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00456">456</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5df5ed4678559741f7fb7ea63bb9c496" name="a5df5ed4678559741f7fb7ea63bb9c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df5ed4678559741f7fb7ea63bb9c496">&#9670;&#160;</a></span>UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00455">455</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a53c2d539036067952ec210d4406416b2" name="a53c2d539036067952ec210d4406416b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c2d539036067952ec210d4406416b2">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_BUFF_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_BUFF_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adb96cd664429163f304e858022ce91c8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00482">482</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adb96cd664429163f304e858022ce91c8" name="adb96cd664429163f304e858022ce91c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb96cd664429163f304e858022ce91c8">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8">UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMASTATUS) Buffer Byte Count </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00481">481</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8" name="a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4ec3b1ffeca2bd2ab98cf0bf1f1db8">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00480">480</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a03c12f5eaed1e3cd9d6c6ff42d14d1c3" name="a03c12f5eaed1e3cd9d6c6ff42d14d1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c12f5eaed1e3cd9d6c6ff42d14d1c3">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_CHANN_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_CHANN_ACT&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMASTATUS) Channel Active Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00476">476</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a43e9d57d4fb9247f042e39e82d78964d" name="a43e9d57d4fb9247f042e39e82d78964d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e9d57d4fb9247f042e39e82d78964d">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_CHANN_ENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_CHANN_ENB&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMASTATUS) Channel Enable Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00475">475</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a31791414098ce194bfb1816a030465be" name="a31791414098ce194bfb1816a030465be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31791414098ce194bfb1816a030465be">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_DESC_LDST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_DESC_LDST&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMASTATUS) Descriptor Loaded Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00479">479</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a371a85dcf71c9cfa7c06a94172595123" name="a371a85dcf71c9cfa7c06a94172595123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371a85dcf71c9cfa7c06a94172595123">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_END_BF_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_END_BF_ST&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMASTATUS) End of Channel Buffer Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00478">478</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae24be147df4ef4267bb71f8528470183" name="ae24be147df4ef4267bb71f8528470183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24be147df4ef4267bb71f8528470183">&#9670;&#160;</a></span>UOTGHS_DEVDMASTATUS_END_TR_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVDMASTATUS_END_TR_ST&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVDMASTATUS) End of Channel Transfer Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00477">477</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5afbb82ce4e9af604975fd1914bdaf87" name="a5afbb82ce4e9af604975fd1914bdaf87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5afbb82ce4e9af604975fd1914bdaf87">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 0 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00263">263</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac057c21049643536fa9cc9d071e45b37" name="ac057c21049643536fa9cc9d071e45b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac057c21049643536fa9cc9d071e45b37">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 1 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00264">264</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aea22598a68309d9b09f34e44eb5e0573" name="aea22598a68309d9b09f34e44eb5e0573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea22598a68309d9b09f34e44eb5e0573">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 2 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00265">265</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9d72a76c75d685299492402d7431c3db" name="a9d72a76c75d685299492402d7431c3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d72a76c75d685299492402d7431c3db">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 3 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00266">266</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0fe1ad86ad1abbd16eba8afcf2115f2f" name="a0fe1ad86ad1abbd16eba8afcf2115f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe1ad86ad1abbd16eba8afcf2115f2f">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 4 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00267">267</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abfe55eefa4f523c8ea26a46e9b16d7bd" name="abfe55eefa4f523c8ea26a46e9b16d7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe55eefa4f523c8ea26a46e9b16d7bd">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 5 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00268">268</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab74e3b126f2145b385052156871335ab" name="ab74e3b126f2145b385052156871335ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74e3b126f2145b385052156871335ab">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 6 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00269">269</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3ec904d7ce562e6bd90d2237f821bf8a" name="a3ec904d7ce562e6bd90d2237f821bf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec904d7ce562e6bd90d2237f821bf8a">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 7 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00270">270</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a94b0b5e07585a7bef66fbb789880ddc5" name="a94b0b5e07585a7bef66fbb789880ddc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b0b5e07585a7bef66fbb789880ddc5">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPEN8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 8 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00271">271</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a84b034075b925e9a55e87edd9af52816" name="a84b034075b925e9a55e87edd9af52816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b034075b925e9a55e87edd9af52816">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 0 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00272">272</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4b87feea1760d9343e6a1aecd529b255" name="a4b87feea1760d9343e6a1aecd529b255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b87feea1760d9343e6a1aecd529b255">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 1 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00273">273</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abc85da7dbbb5bcb830d1b3e5bc79d19b" name="abc85da7dbbb5bcb830d1b3e5bc79d19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc85da7dbbb5bcb830d1b3e5bc79d19b">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 2 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00274">274</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3fca49e3581ae36e009ef3b705cb76c4" name="a3fca49e3581ae36e009ef3b705cb76c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fca49e3581ae36e009ef3b705cb76c4">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 3 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00275">275</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afd9d6c65b10059ef1710e048615b43af" name="afd9d6c65b10059ef1710e048615b43af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9d6c65b10059ef1710e048615b43af">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 4 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00276">276</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adad8859cc0656d51a15be32e25458910" name="adad8859cc0656d51a15be32e25458910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad8859cc0656d51a15be32e25458910">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 5 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00277">277</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2c873367932e408c58cd67956f078d13" name="a2c873367932e408c58cd67956f078d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c873367932e408c58cd67956f078d13">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 6 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00278">278</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a07416fa529b52df38bbbeacf08851bd3" name="a07416fa529b52df38bbbeacf08851bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07416fa529b52df38bbbeacf08851bd3">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 7 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00279">279</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a19a320d6dd3a483cbaf21c3dc4fde2cc" name="a19a320d6dd3a483cbaf21c3dc4fde2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a320d6dd3a483cbaf21c3dc4fde2cc">&#9670;&#160;</a></span>UOTGHS_DEVEPT_EPRST8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPT_EPRST8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPT) Endpoint 8 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00280">280</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae5dec0b99328e6815071573cffd06dae" name="ae5dec0b99328e6815071573cffd06dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5dec0b99328e6815071573cffd06dae">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_ALLOC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Endpoint Memory Allocate </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00288">288</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a48a02786d5b94baaeb3de78a23a51127" name="a48a02786d5b94baaeb3de78a23a51127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a02786d5b94baaeb3de78a23a51127">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_AUTOSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_AUTOSW&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Automatic Switch </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00309">309</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a209da08fa1de5cfa2308162a9620de46" name="a209da08fa1de5cfa2308162a9620de46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209da08fa1de5cfa2308162a9620de46">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPBK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a5108d5b6d1523847587275e5bebcc5b7">UOTGHS_DEVEPTCFG_EPBK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a47222b5fafee087b8af2e578db19b29f">UOTGHS_DEVEPTCFG_EPBK_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00291">291</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a875f32f9d09298b5e573d3f61274efa0" name="a875f32f9d09298b5e573d3f61274efa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875f32f9d09298b5e573d3f61274efa0">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPBK_1_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPBK_1_BANK&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Single-bank endpoint </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00292">292</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a56dccadd8c42a03b25a44c9163237007" name="a56dccadd8c42a03b25a44c9163237007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56dccadd8c42a03b25a44c9163237007">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPBK_2_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPBK_2_BANK&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Double-bank endpoint </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00293">293</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a73cfade80aca42aade47e3a8d5519dec" name="a73cfade80aca42aade47e3a8d5519dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73cfade80aca42aade47e3a8d5519dec">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPBK_3_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPBK_3_BANK&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Triple-bank endpoint </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00294">294</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5108d5b6d1523847587275e5bebcc5b7" name="a5108d5b6d1523847587275e5bebcc5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5108d5b6d1523847587275e5bebcc5b7">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPBK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPBK_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a47222b5fafee087b8af2e578db19b29f">UOTGHS_DEVEPTCFG_EPBK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Endpoint Banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00290">290</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a47222b5fafee087b8af2e578db19b29f" name="a47222b5fafee087b8af2e578db19b29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47222b5fafee087b8af2e578db19b29f">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPBK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPBK_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00289">289</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7caffed8a31474dd0dbb32c3dea037a6" name="a7caffed8a31474dd0dbb32c3dea037a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7caffed8a31474dd0dbb32c3dea037a6">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPDIR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Endpoint Direction </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00306">306</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9caea96a186d181ede754498b421b282" name="a9caea96a186d181ede754498b421b282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9caea96a186d181ede754498b421b282">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPDIR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPDIR_IN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) The endpoint direction is IN (nor for control endpoints). </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00308">308</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0eed29d214dfe9708bcb02a1a504bbea" name="a0eed29d214dfe9708bcb02a1a504bbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eed29d214dfe9708bcb02a1a504bbea">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPDIR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPDIR_OUT&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) The endpoint direction is OUT. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00307">307</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab1112fa52c3373f9cd57e22d4abc61a3" name="ab1112fa52c3373f9cd57e22d4abc61a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1112fa52c3373f9cd57e22d4abc61a3">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a9cd8ae3b5b26139b97fd743b87787511">UOTGHS_DEVEPTCFG_EPSIZE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#afe2ef8b71d6ff4660ebd5a98ce94549a">UOTGHS_DEVEPTCFG_EPSIZE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00297">297</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af4fd50764bdaa9430d9b1ccc133ce104" name="af4fd50764bdaa9430d9b1ccc133ce104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fd50764bdaa9430d9b1ccc133ce104">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 1024 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00305">305</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aac4cddbf4c290252a23e0bb5f5cb75b7" name="aac4cddbf4c290252a23e0bb5f5cb75b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4cddbf4c290252a23e0bb5f5cb75b7">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 128 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00302">302</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a73cf1cb6d15135768b4dd7d6d8b4af91" name="a73cf1cb6d15135768b4dd7d6d8b4af91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73cf1cb6d15135768b4dd7d6d8b4af91">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 16 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00299">299</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0a20370835c77cca40bd9d0f6f620237" name="a0a20370835c77cca40bd9d0f6f620237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a20370835c77cca40bd9d0f6f620237">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 256 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00303">303</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab0cfbd32f89485c37cab2f43113ba50b" name="ab0cfbd32f89485c37cab2f43113ba50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cfbd32f89485c37cab2f43113ba50b">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 32 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00300">300</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad1503a81ec4588729f3ca2f7b51efc34" name="ad1503a81ec4588729f3ca2f7b51efc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1503a81ec4588729f3ca2f7b51efc34">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 512 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00304">304</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a200cb435d618626c9b6ebdfe87a04fed" name="a200cb435d618626c9b6ebdfe87a04fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200cb435d618626c9b6ebdfe87a04fed">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 64 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00301">301</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a17f1d4fb5b6bd694d3e2f3027cda125e" name="a17f1d4fb5b6bd694d3e2f3027cda125e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f1d4fb5b6bd694d3e2f3027cda125e">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 8 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00298">298</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9cd8ae3b5b26139b97fd743b87787511" name="a9cd8ae3b5b26139b97fd743b87787511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd8ae3b5b26139b97fd743b87787511">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#afe2ef8b71d6ff4660ebd5a98ce94549a">UOTGHS_DEVEPTCFG_EPSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Endpoint Size </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00296">296</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afe2ef8b71d6ff4660ebd5a98ce94549a" name="afe2ef8b71d6ff4660ebd5a98ce94549a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2ef8b71d6ff4660ebd5a98ce94549a">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPSIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPSIZE_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00295">295</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a37803258f3e9bbb1c6e05c6fd9e9f235" name="a37803258f3e9bbb1c6e05c6fd9e9f235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37803258f3e9bbb1c6e05c6fd9e9f235">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a5865aa467a8954d42363d20277984203">UOTGHS_DEVEPTCFG_EPTYPE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a7cf69c11a2721a5018c362567ea2d2a9">UOTGHS_DEVEPTCFG_EPTYPE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00312">312</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a173cfb7915dc29edf491a62ffc1b6fcc" name="a173cfb7915dc29edf491a62ffc1b6fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173cfb7915dc29edf491a62ffc1b6fcc">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE_BLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE_BLK&#160;&#160;&#160;(0x2u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Bulk </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00315">315</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa163df51b3536a584a2c1f00271cc30c" name="aa163df51b3536a584a2c1f00271cc30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa163df51b3536a584a2c1f00271cc30c">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE_CTRL&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00313">313</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a19c48d0ff6bf9ac125d748c518f84df0" name="a19c48d0ff6bf9ac125d748c518f84df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c48d0ff6bf9ac125d748c518f84df0">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE_INTRPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE_INTRPT&#160;&#160;&#160;(0x3u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00316">316</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4f92c547217a00d1171074181ed02702" name="a4f92c547217a00d1171074181ed02702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f92c547217a00d1171074181ed02702">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE_ISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE_ISO&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Isochronous </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00314">314</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5865aa467a8954d42363d20277984203" name="a5865aa467a8954d42363d20277984203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5865aa467a8954d42363d20277984203">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a7cf69c11a2721a5018c362567ea2d2a9">UOTGHS_DEVEPTCFG_EPTYPE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Endpoint Type </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00311">311</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7cf69c11a2721a5018c362567ea2d2a9" name="a7cf69c11a2721a5018c362567ea2d2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf69c11a2721a5018c362567ea2d2a9">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_EPTYPE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_EPTYPE_Pos&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00310">310</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3d44d81829f3ed37ab2096492dd1c8ef" name="a3d44d81829f3ed37ab2096492dd1c8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d44d81829f3ed37ab2096492dd1c8ef">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ac10f4482d032283bff4cd0f950b09d99">UOTGHS_DEVEPTCFG_NBTRANS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ac587f5e640f44e00eee3a2fb41a90f70">UOTGHS_DEVEPTCFG_NBTRANS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00319">319</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adfccc43fcd91de4d53ac67d64144fb15" name="adfccc43fcd91de4d53ac67d64144fb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfccc43fcd91de4d53ac67d64144fb15">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) reserved to endpoint that does not have the high-bandwidth isochronous capability. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00320">320</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a05a98cafeeab5d8727f5f7e36e165434" name="a05a98cafeeab5d8727f5f7e36e165434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a98cafeeab5d8727f5f7e36e165434">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) default value: one transaction per micro-frame. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00321">321</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0a3e7929850fa77be5f553c0801de6a9" name="a0a3e7929850fa77be5f553c0801de6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3e7929850fa77be5f553c0801de6a9">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS&#160;&#160;&#160;(0x2u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 2 transactions per micro-frame. This endpoint should be configured as double-bank. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00322">322</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0d53bbd67b55682822fd90b60b8d834e" name="a0d53bbd67b55682822fd90b60b8d834e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d53bbd67b55682822fd90b60b8d834e">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS&#160;&#160;&#160;(0x3u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) 3 transactions per micro-frame. This endpoint should be configured as triple-bank. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00323">323</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac10f4482d032283bff4cd0f950b09d99" name="ac10f4482d032283bff4cd0f950b09d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10f4482d032283bff4cd0f950b09d99">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ac587f5e640f44e00eee3a2fb41a90f70">UOTGHS_DEVEPTCFG_NBTRANS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTCFG[10]) Number of transaction per microframe for isochronous endpoint </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00318">318</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac587f5e640f44e00eee3a2fb41a90f70" name="ac587f5e640f44e00eee3a2fb41a90f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac587f5e640f44e00eee3a2fb41a90f70">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG_NBTRANS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTCFG_NBTRANS_Pos&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00317">317</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aec08fd21312cad8f9ee30631b87489be" name="aec08fd21312cad8f9ee30631b87489be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec08fd21312cad8f9ee30631b87489be">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_CRCERRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_CRCERRIC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) CRC Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00372">372</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3f048e95493fb15827465624f4990496" name="a3f048e95493fb15827465624f4990496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f048e95493fb15827465624f4990496">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_HBISOFLUSHIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_HBISOFLUSHIC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00371">371</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acc2457af22a2f18f44f5e8dc974cc7d0" name="acc2457af22a2f18f44f5e8dc974cc7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2457af22a2f18f44f5e8dc974cc7d0">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_HBISOINERRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_HBISOINERRIC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) High bandwidth isochronous IN Underflow Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00370">370</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a93d9fe74abdd9e3c23b90921378ad1f5" name="a93d9fe74abdd9e3c23b90921378ad1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d9fe74abdd9e3c23b90921378ad1f5">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_NAKINIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_NAKINIC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) NAKed IN Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00365">365</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af71a8a4598804a848338854cd2a7866f" name="af71a8a4598804a848338854cd2a7866f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71a8a4598804a848338854cd2a7866f">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_NAKOUTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_NAKOUTIC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) NAKed OUT Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00364">364</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5a3b9daa157a225f4ccff5bc2b8870e4" name="a5a3b9daa157a225f4ccff5bc2b8870e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3b9daa157a225f4ccff5bc2b8870e4">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_OVERFIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_OVERFIC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) Overflow Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00366">366</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5c5903b5e33b69b6f88826490ef82651" name="a5c5903b5e33b69b6f88826490ef82651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5903b5e33b69b6f88826490ef82651">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_RXOUTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_RXOUTIC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) Received OUT Data Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00362">362</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa58eb3fd4fc179a4facfad38286dba59" name="aa58eb3fd4fc179a4facfad38286dba59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58eb3fd4fc179a4facfad38286dba59">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_RXSTPIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_RXSTPIC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) Received SETUP Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00363">363</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afcd7bebbd273b37f61ea95587db9ad80" name="afcd7bebbd273b37f61ea95587db9ad80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd7bebbd273b37f61ea95587db9ad80">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_SHORTPACKETC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_SHORTPACKETC&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) Short Packet Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00368">368</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a20da25b81cd4d888e6edb6cfdd0eaf1e" name="a20da25b81cd4d888e6edb6cfdd0eaf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20da25b81cd4d888e6edb6cfdd0eaf1e">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_STALLEDIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_STALLEDIC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) STALLed Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00367">367</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5fd2afbe3d8065068012caa668a763c9" name="a5fd2afbe3d8065068012caa668a763c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd2afbe3d8065068012caa668a763c9">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_TXINIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_TXINIC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) Transmitted IN Data Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00361">361</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4dcad4acbe848278ddc246c94cfc8021" name="a4dcad4acbe848278ddc246c94cfc8021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcad4acbe848278ddc246c94cfc8021">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR_UNDERFIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTICR_UNDERFIC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTICR[10]) Underflow Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00369">369</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9c765514fa2079a66bcade7797199214" name="a9c765514fa2079a66bcade7797199214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c765514fa2079a66bcade7797199214">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_CRCERREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_CRCERREC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) CRC Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00450">450</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adc08e924b64ba252bc7951ac02fe30b4" name="adc08e924b64ba252bc7951ac02fe30b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc08e924b64ba252bc7951ac02fe30b4">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_DATAXEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_DATAXEC&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) DataX Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00452">452</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5d56b73e19b95a41d19965275064b77a" name="a5d56b73e19b95a41d19965275064b77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d56b73e19b95a41d19965275064b77a">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_EPDISHDMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_EPDISHDMAC&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Endpoint Interrupts Disable HDMA Request Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00444">444</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3e312e41aa277bc2f85bb7bdb50b9f15" name="a3e312e41aa277bc2f85bb7bdb50b9f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e312e41aa277bc2f85bb7bdb50b9f15">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_ERRORTRANSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_ERRORTRANSEC&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Transaction Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00453">453</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a041f8dd790c4fa237d2f811785bb1b89" name="a041f8dd790c4fa237d2f811785bb1b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041f8dd790c4fa237d2f811785bb1b89">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_FIFOCONC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_FIFOCONC&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) FIFO Control Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00443">443</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f704d69c233bcdef805ec453bb7b547" name="a1f704d69c233bcdef805ec453bb7b547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f704d69c233bcdef805ec453bb7b547">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_HBISOFLUSHEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_HBISOFLUSHEC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00449">449</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a35bc826b527bf3d78ab3c4c50fb17988" name="a35bc826b527bf3d78ab3c4c50fb17988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35bc826b527bf3d78ab3c4c50fb17988">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_HBISOINERREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_HBISOINERREC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00448">448</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a35d4db62e75e3d4cdd35798cf58dbbf6" name="a35d4db62e75e3d4cdd35798cf58dbbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d4db62e75e3d4cdd35798cf58dbbf6">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_MDATEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_MDATEC&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) MData Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00451">451</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7645a86d7894b676de21603886aaec04" name="a7645a86d7894b676de21603886aaec04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7645a86d7894b676de21603886aaec04">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_NAKINEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_NAKINEC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) NAKed IN Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00438">438</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5b89c9d907a1ed687070907f74184fcf" name="a5b89c9d907a1ed687070907f74184fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b89c9d907a1ed687070907f74184fcf">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_NAKOUTEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_NAKOUTEC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) NAKed OUT Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00437">437</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab74b25a105862b3481bcbc83e3ac2efa" name="ab74b25a105862b3481bcbc83e3ac2efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74b25a105862b3481bcbc83e3ac2efa">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_NBUSYBKEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_NBUSYBKEC&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Number of Busy Banks Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00442">442</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a28bd9bcfeb0a6013603af76f9dd03ac4" name="a28bd9bcfeb0a6013603af76f9dd03ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28bd9bcfeb0a6013603af76f9dd03ac4">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_NYETDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_NYETDISC&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) NYET Token Disable Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00445">445</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af0a926bd501b3e2862dfd1b5287bdb2f" name="af0a926bd501b3e2862dfd1b5287bdb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a926bd501b3e2862dfd1b5287bdb2f">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_OVERFEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_OVERFEC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Overflow Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00439">439</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6f3b72351bf987d884c889c42a0f4133" name="a6f3b72351bf987d884c889c42a0f4133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3b72351bf987d884c889c42a0f4133">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_RXOUTEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_RXOUTEC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Received OUT Data Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00435">435</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a233dcb5c6d0c76f9b61a382eef95452e" name="a233dcb5c6d0c76f9b61a382eef95452e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233dcb5c6d0c76f9b61a382eef95452e">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_RXSTPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_RXSTPEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Received SETUP Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00436">436</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aac49281341e7f4552563258de0d9afc5" name="aac49281341e7f4552563258de0d9afc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac49281341e7f4552563258de0d9afc5">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_SHORTPACKETEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_SHORTPACKETEC&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Shortpacket Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00441">441</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8dd783464eafebd6aa54274a9c9ab9c9" name="a8dd783464eafebd6aa54274a9c9ab9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd783464eafebd6aa54274a9c9ab9c9">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_STALLEDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_STALLEDEC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) STALLed Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00440">440</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a85103578a0d83c07681b590ada392086" name="a85103578a0d83c07681b590ada392086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85103578a0d83c07681b590ada392086">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_STALLRQC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_STALLRQC&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) STALL Request Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00446">446</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a650a0c61484234a57cd7efa843c383e8" name="a650a0c61484234a57cd7efa843c383e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650a0c61484234a57cd7efa843c383e8">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_TXINEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_TXINEC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Transmitted IN Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00434">434</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aff31e4cee0761a7693aef2d2ea9abd4d" name="aff31e4cee0761a7693aef2d2ea9abd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff31e4cee0761a7693aef2d2ea9abd4d">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR_UNDERFEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIDR_UNDERFEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIDR[10]) Underflow Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00447">447</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2e01d229fe1bdeb94d715d5f40c6c820" name="a2e01d229fe1bdeb94d715d5f40c6c820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e01d229fe1bdeb94d715d5f40c6c820">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_CRCERRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_CRCERRES&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) CRC Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00429">429</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a248a07d6422feed3041ac56f8d9e662e" name="a248a07d6422feed3041ac56f8d9e662e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248a07d6422feed3041ac56f8d9e662e">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_DATAXES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_DATAXES&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) DataX Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00431">431</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adc6589cfd8205462163ea80d4e8bb94e" name="adc6589cfd8205462163ea80d4e8bb94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6589cfd8205462163ea80d4e8bb94e">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_EPDISHDMAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_EPDISHDMAS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Endpoint Interrupts Disable HDMA Request Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00422">422</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9c8488f6d58dded97444a472b7ca985b" name="a9c8488f6d58dded97444a472b7ca985b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8488f6d58dded97444a472b7ca985b">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_ERRORTRANSES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_ERRORTRANSES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Transaction Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00432">432</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adf79b92a8f02fc4e7c9c8f7524316811" name="adf79b92a8f02fc4e7c9c8f7524316811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf79b92a8f02fc4e7c9c8f7524316811">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_FIFOCONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_FIFOCONS&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) FIFO Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00421">421</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3a567d1441dc183243a0c82e14accbe2" name="a3a567d1441dc183243a0c82e14accbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a567d1441dc183243a0c82e14accbe2">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_HBISOFLUSHES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_HBISOFLUSHES&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Flush Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00428">428</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab58bf517f685d4b2358dc4a6753dc771" name="ab58bf517f685d4b2358dc4a6753dc771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58bf517f685d4b2358dc4a6753dc771">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_HBISOINERRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_HBISOINERRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00427">427</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a853815ecb090a30b919b09a5f468d5f6" name="a853815ecb090a30b919b09a5f468d5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853815ecb090a30b919b09a5f468d5f6">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_KILLBKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_KILLBKS&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Kill IN Bank </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00420">420</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a304784152e3c708983ace752825ec39b" name="a304784152e3c708983ace752825ec39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304784152e3c708983ace752825ec39b">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_MDATAES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_MDATAES&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) MData Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00430">430</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abaf73e0050ddae1d26a6e2ad5ad7acf8" name="abaf73e0050ddae1d26a6e2ad5ad7acf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf73e0050ddae1d26a6e2ad5ad7acf8">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_NAKINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_NAKINES&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) NAKed IN Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00415">415</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a368de49554a7ae22842f37a47dfdab93" name="a368de49554a7ae22842f37a47dfdab93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368de49554a7ae22842f37a47dfdab93">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_NAKOUTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_NAKOUTES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) NAKed OUT Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00414">414</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a715f069d10dbe7d53e3d3903836d4b7c" name="a715f069d10dbe7d53e3d3903836d4b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715f069d10dbe7d53e3d3903836d4b7c">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_NBUSYBKES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_NBUSYBKES&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Number of Busy Banks Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00419">419</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0fcd555c126ba424272445b3d4826558" name="a0fcd555c126ba424272445b3d4826558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fcd555c126ba424272445b3d4826558">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_NYETDISS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_NYETDISS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) NYET Token Disable Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00423">423</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae69e417dd887c902beaef65c5939ac44" name="ae69e417dd887c902beaef65c5939ac44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69e417dd887c902beaef65c5939ac44">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_OVERFES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_OVERFES&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Overflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00416">416</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af9d878be2a689401ea9bcf0b3eeb4063" name="af9d878be2a689401ea9bcf0b3eeb4063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d878be2a689401ea9bcf0b3eeb4063">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_RSTDTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_RSTDTS&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Reset Data Toggle Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00424">424</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5840f86f82bbddf44179139a8b2f6f4b" name="a5840f86f82bbddf44179139a8b2f6f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5840f86f82bbddf44179139a8b2f6f4b">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_RXOUTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_RXOUTES&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Received OUT Data Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00412">412</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a99eace9181abe9820a4589455e3e55f0" name="a99eace9181abe9820a4589455e3e55f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99eace9181abe9820a4589455e3e55f0">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_RXSTPES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_RXSTPES&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Received SETUP Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00413">413</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2261e61fed4dae24bf8517d2ea52ff7f" name="a2261e61fed4dae24bf8517d2ea52ff7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2261e61fed4dae24bf8517d2ea52ff7f">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_SHORTPACKETES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_SHORTPACKETES&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Short Packet Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00418">418</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a795a096f894b3ba8be4e32de55cc747e" name="a795a096f894b3ba8be4e32de55cc747e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795a096f894b3ba8be4e32de55cc747e">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_STALLEDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_STALLEDES&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) STALLed Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00417">417</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0bc4d823d20b46e190a588625a5a7ed9" name="a0bc4d823d20b46e190a588625a5a7ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc4d823d20b46e190a588625a5a7ed9">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_STALLRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_STALLRQS&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) STALL Request Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00425">425</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4c546b84705ab3116c9ac72b1f942016" name="a4c546b84705ab3116c9ac72b1f942016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c546b84705ab3116c9ac72b1f942016">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_TXINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_TXINES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Transmitted IN Data Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00411">411</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a186caf895ee90d666189be2008d02978" name="a186caf895ee90d666189be2008d02978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186caf895ee90d666189be2008d02978">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER_UNDERFES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIER_UNDERFES&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIER[10]) Underflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00426">426</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7b38815c0e1ceba2477d6373cb3e4d87" name="a7b38815c0e1ceba2477d6373cb3e4d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b38815c0e1ceba2477d6373cb3e4d87">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_CRCERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_CRCERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) CRC Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00386">386</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a32888ea91766b6e40735d69b8af92dcb" name="a32888ea91766b6e40735d69b8af92dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32888ea91766b6e40735d69b8af92dcb">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_HBISOFLUSHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_HBISOFLUSHIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Flush Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00385">385</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4435b49c1b24cde7eced3488cf35a324" name="a4435b49c1b24cde7eced3488cf35a324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4435b49c1b24cde7eced3488cf35a324">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_HBISOINERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_HBISOINERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) High bandwidth isochronous IN Underflow Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00384">384</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3b078682ca647ea16e1f266fac7fb806" name="a3b078682ca647ea16e1f266fac7fb806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b078682ca647ea16e1f266fac7fb806">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_NAKINIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_NAKINIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) NAKed IN Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00378">378</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8b725792406506dfd933bfe670fa3554" name="a8b725792406506dfd933bfe670fa3554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b725792406506dfd933bfe670fa3554">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_NAKOUTIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_NAKOUTIS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) NAKed OUT Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00377">377</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a93cbda99349baf4f3979869fa229a12c" name="a93cbda99349baf4f3979869fa229a12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cbda99349baf4f3979869fa229a12c">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_NBUSYBKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_NBUSYBKS&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Number of Busy Banks Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00382">382</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a06c7f5ae5b3ad19f9840abd26ba62636" name="a06c7f5ae5b3ad19f9840abd26ba62636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c7f5ae5b3ad19f9840abd26ba62636">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_OVERFIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_OVERFIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Overflow Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00379">379</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad489b9a06e78d94523cd205e75749277" name="ad489b9a06e78d94523cd205e75749277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad489b9a06e78d94523cd205e75749277">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_RXOUTIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_RXOUTIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Received OUT Data Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00375">375</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a34fa86bb2e276f6a8c04e31635a8e837" name="a34fa86bb2e276f6a8c04e31635a8e837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fa86bb2e276f6a8c04e31635a8e837">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_RXSTPIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_RXSTPIS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Received SETUP Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00376">376</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0482f39b44ef692d3e1d97a2aa2b1e88" name="a0482f39b44ef692d3e1d97a2aa2b1e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0482f39b44ef692d3e1d97a2aa2b1e88">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_SHORTPACKETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_SHORTPACKETS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Short Packet Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00381">381</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8b8561b767bf087e9ee24c0a6f8a346f" name="a8b8561b767bf087e9ee24c0a6f8a346f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8561b767bf087e9ee24c0a6f8a346f">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_STALLEDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_STALLEDIS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) STALLed Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00380">380</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a29bce104735d66225ea2595802e7fe98" name="a29bce104735d66225ea2595802e7fe98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29bce104735d66225ea2595802e7fe98">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_TXINIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_TXINIS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Transmitted IN Data Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00374">374</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9bd9a9c9b90654b6385379ec812d4076" name="a9bd9a9c9b90654b6385379ec812d4076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd9a9c9b90654b6385379ec812d4076">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR_UNDERFIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIFR_UNDERFIS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIFR[10]) Underflow Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00383">383</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a034b0b9baf8071346ad9528086b6390f" name="a034b0b9baf8071346ad9528086b6390f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034b0b9baf8071346ad9528086b6390f">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_CRCERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_CRCERRE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) CRC Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00406">406</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab1b9cb7cc72910adfbcb8b13d1df15a3" name="ab1b9cb7cc72910adfbcb8b13d1df15a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b9cb7cc72910adfbcb8b13d1df15a3">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_DATAXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_DATAXE&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) DataX Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00408">408</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7c21d8390b0662decf5006dd29573d14" name="a7c21d8390b0662decf5006dd29573d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c21d8390b0662decf5006dd29573d14">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_EPDISHDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_EPDISHDMA&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Endpoint Interrupts Disable HDMA Request </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00399">399</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae1a43955ae84b596ff850db87bf81a75" name="ae1a43955ae84b596ff850db87bf81a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a43955ae84b596ff850db87bf81a75">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_ERRORTRANSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_ERRORTRANSE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Transaction Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00409">409</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af33a016a26d77780b18ccd0962bda445" name="af33a016a26d77780b18ccd0962bda445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33a016a26d77780b18ccd0962bda445">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_FIFOCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_FIFOCON&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) FIFO Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00398">398</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1d1ed1f0def579f544c5410767e7eea7" name="a1d1ed1f0def579f544c5410767e7eea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1ed1f0def579f544c5410767e7eea7">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_HBISOFLUSHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_HBISOFLUSHE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Flush Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00405">405</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2f52a6bff732e675c59d660f43039d85" name="a2f52a6bff732e675c59d660f43039d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f52a6bff732e675c59d660f43039d85">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_HBISOINERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_HBISOINERRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00404">404</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8c146981c739e8b4d70c7641b575db61" name="a8c146981c739e8b4d70c7641b575db61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c146981c739e8b4d70c7641b575db61">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_KILLBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_KILLBK&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Kill IN Bank </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00397">397</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9326df7d5a062071d5831e22ab37983e" name="a9326df7d5a062071d5831e22ab37983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9326df7d5a062071d5831e22ab37983e">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_MDATAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_MDATAE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) MData Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00407">407</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af0fec5fce6752333acfc7a0962df5e7a" name="af0fec5fce6752333acfc7a0962df5e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fec5fce6752333acfc7a0962df5e7a">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_NAKINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_NAKINE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) NAKed IN Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00392">392</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9edc0ef6a8e68a729006caee8a0be492" name="a9edc0ef6a8e68a729006caee8a0be492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edc0ef6a8e68a729006caee8a0be492">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_NAKOUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_NAKOUTE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) NAKed OUT Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00391">391</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a26e527bf83515d3e716812e09d7f9b8f" name="a26e527bf83515d3e716812e09d7f9b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e527bf83515d3e716812e09d7f9b8f">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_NBUSYBKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_NBUSYBKE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Number of Busy Banks Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00396">396</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a47c198faf16fc135e722b49c12d124a9" name="a47c198faf16fc135e722b49c12d124a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c198faf16fc135e722b49c12d124a9">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_NYETDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_NYETDIS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) NYET Token Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00400">400</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac01bc8cb4e1a5fd40bbfe43ce8157239" name="ac01bc8cb4e1a5fd40bbfe43ce8157239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01bc8cb4e1a5fd40bbfe43ce8157239">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_OVERFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_OVERFE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Overflow Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00393">393</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1b80f73c3b45c0fc866a5dd903619a0f" name="a1b80f73c3b45c0fc866a5dd903619a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b80f73c3b45c0fc866a5dd903619a0f">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_RSTDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_RSTDT&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Reset Data Toggle </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00401">401</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae48df7c3eff7ec04d56e267c3e65af68" name="ae48df7c3eff7ec04d56e267c3e65af68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48df7c3eff7ec04d56e267c3e65af68">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_RXOUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_RXOUTE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Received OUT Data Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00389">389</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adb842033e9c79f95ec60e655da59b7e7" name="adb842033e9c79f95ec60e655da59b7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb842033e9c79f95ec60e655da59b7e7">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_RXSTPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_RXSTPE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Received SETUP Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00390">390</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afcd815a50b6082282b0480f205e6e8e2" name="afcd815a50b6082282b0480f205e6e8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd815a50b6082282b0480f205e6e8e2">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_SHORTPACKETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_SHORTPACKETE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Short Packet Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00395">395</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abdf6fe6d3859b2765102a92e09d4f918" name="abdf6fe6d3859b2765102a92e09d4f918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf6fe6d3859b2765102a92e09d4f918">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_STALLEDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_STALLEDE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) STALLed Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00394">394</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0f302b93947b91a73228e328547e9f62" name="a0f302b93947b91a73228e328547e9f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f302b93947b91a73228e328547e9f62">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_STALLRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_STALLRQ&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) STALL Request </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00402">402</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6e2b750449c7a47be0101c20b06da77d" name="a6e2b750449c7a47be0101c20b06da77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2b750449c7a47be0101c20b06da77d">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_TXINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_TXINE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Transmitted IN Data Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00388">388</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa1f90e1e5730a4f33c3eb7948886d05e" name="aa1f90e1e5730a4f33c3eb7948886d05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f90e1e5730a4f33c3eb7948886d05e">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR_UNDERFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTIMR_UNDERFE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTIMR[10]) Underflow Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00403">403</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae9085e2eb0726b9b87c1e08ec2112cff" name="ae9085e2eb0726b9b87c1e08ec2112cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9085e2eb0726b9b87c1e08ec2112cff">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_BYCT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_BYCT_Msk&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a0103a743faca4c340c847efdfc2ec626">UOTGHS_DEVEPTISR_BYCT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Byte Count </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00354">354</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0103a743faca4c340c847efdfc2ec626" name="a0103a743faca4c340c847efdfc2ec626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0103a743faca4c340c847efdfc2ec626">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_BYCT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_BYCT_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00353">353</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae94f886040cc5bcf72d582845db5ad8a" name="ae94f886040cc5bcf72d582845db5ad8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94f886040cc5bcf72d582845db5ad8a">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CFGOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CFGOK&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Configuration OK Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00352">352</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a49209f1bff557cea8c89bf5fe4cc3fdc" name="a49209f1bff557cea8c89bf5fe4cc3fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49209f1bff557cea8c89bf5fe4cc3fdc">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CRCERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CRCERRI&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) CRC Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00358">358</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a47ee6c377e6f79b1b1cb29ebc98bbc05" name="a47ee6c377e6f79b1b1cb29ebc98bbc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ee6c377e6f79b1b1cb29ebc98bbc05">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CTRLDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CTRLDIR&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Control Direction </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00351">351</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afba5a1ebd5cd0b1290b6eeb2981ce49b" name="afba5a1ebd5cd0b1290b6eeb2981ce49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba5a1ebd5cd0b1290b6eeb2981ce49b">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CURRBK_BANK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CURRBK_BANK0&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Current bank is bank0 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00347">347</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6bfa15fb0e122f3156e653108ea5a568" name="a6bfa15fb0e122f3156e653108ea5a568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bfa15fb0e122f3156e653108ea5a568">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CURRBK_BANK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CURRBK_BANK1&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Current bank is bank1 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00348">348</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8bcbe41eac4b7315cf0235b93f6b8ae3" name="a8bcbe41eac4b7315cf0235b93f6b8ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcbe41eac4b7315cf0235b93f6b8ae3">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CURRBK_BANK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CURRBK_BANK2&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Current bank is bank2 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00349">349</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac70834fd5dcd2d4935741fa42e82ee87" name="ac70834fd5dcd2d4935741fa42e82ee87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70834fd5dcd2d4935741fa42e82ee87">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CURRBK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CURRBK_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ad13155674f521f146e10d61cc84b7255">UOTGHS_DEVEPTISR_CURRBK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Current Bank </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00346">346</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad13155674f521f146e10d61cc84b7255" name="ad13155674f521f146e10d61cc84b7255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13155674f521f146e10d61cc84b7255">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_CURRBK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_CURRBK_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00345">345</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9e4b26c7eb0892e1e760d4ade4e13a7c" name="a9e4b26c7eb0892e1e760d4ade4e13a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4b26c7eb0892e1e760d4ade4e13a7c">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_DTSEQ_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_DTSEQ_DATA0&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Data0 toggle sequence </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00335">335</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abcfa60a9f9bfe139b50d7b0259b1ab38" name="abcfa60a9f9bfe139b50d7b0259b1ab38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfa60a9f9bfe139b50d7b0259b1ab38">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_DTSEQ_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_DTSEQ_DATA1&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Data1 toggle sequence </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00336">336</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af34c6962b3dc554d27a77a95a165e8f3" name="af34c6962b3dc554d27a77a95a165e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34c6962b3dc554d27a77a95a165e8f3">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_DTSEQ_DATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_DTSEQ_DATA2&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00337">337</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abfe2eaa76af309938e02c87642b9a273" name="abfe2eaa76af309938e02c87642b9a273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe2eaa76af309938e02c87642b9a273">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_DTSEQ_MDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_DTSEQ_MDATA&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00338">338</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5095c4b33fb4341842849a2e43b8e37f" name="a5095c4b33fb4341842849a2e43b8e37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5095c4b33fb4341842849a2e43b8e37f">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_DTSEQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_DTSEQ_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a3c25a02896a77a8a265acea4368d2f1e">UOTGHS_DEVEPTISR_DTSEQ_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Data Toggle Sequence </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00334">334</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3c25a02896a77a8a265acea4368d2f1e" name="a3c25a02896a77a8a265acea4368d2f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c25a02896a77a8a265acea4368d2f1e">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_DTSEQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_DTSEQ_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00333">333</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a16afa6e129e833ccecce3c6d4e0d3ee3" name="a16afa6e129e833ccecce3c6d4e0d3ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16afa6e129e833ccecce3c6d4e0d3ee3">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_ERRORTRANS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_ERRORTRANS&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00359">359</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3fc4461b15094f9c42ad41ddc997febd" name="a3fc4461b15094f9c42ad41ddc997febd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc4461b15094f9c42ad41ddc997febd">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_HBISOFLUSHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_HBISOFLUSHI&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Flush Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00357">357</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abf2a53677d4d4418978b5627dd39f08a" name="abf2a53677d4d4418978b5627dd39f08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2a53677d4d4418978b5627dd39f08a">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_HBISOINERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_HBISOINERRI&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00356">356</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a91bdc049d3b0dacd9f25342057db6dfd" name="a91bdc049d3b0dacd9f25342057db6dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bdc049d3b0dacd9f25342057db6dfd">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NAKINI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NAKINI&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) NAKed IN Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00329">329</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a59bdd0bccf39c7b3718997e4a2cf227f" name="a59bdd0bccf39c7b3718997e4a2cf227f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bdd0bccf39c7b3718997e4a2cf227f">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NAKOUTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NAKOUTI&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) NAKed OUT Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00328">328</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab6c0fa30c75fe5ac0158b36477092d0b" name="ab6c0fa30c75fe5ac0158b36477092d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c0fa30c75fe5ac0158b36477092d0b">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) 0 busy bank (all banks free) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00341">341</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afeff5dd876a83f3439d8d9c7444eaf07" name="afeff5dd876a83f3439d8d9c7444eaf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeff5dd876a83f3439d8d9c7444eaf07">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) 1 busy bank </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00342">342</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f9629d67cb88231483d1905aa8d936c" name="a1f9629d67cb88231483d1905aa8d936c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9629d67cb88231483d1905aa8d936c">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) 2 busy banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00343">343</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afd560811e0dc6179f424f1753b40d05b" name="afd560811e0dc6179f424f1753b40d05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd560811e0dc6179f424f1753b40d05b">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) 3 busy banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00344">344</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aacf0cced3af8976a3f5c0a7474012fcf" name="aacf0cced3af8976a3f5c0a7474012fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf0cced3af8976a3f5c0a7474012fcf">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NBUSYBK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NBUSYBK_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ae4b2f79cc8f7ed2533142cbb53f78c61">UOTGHS_DEVEPTISR_NBUSYBK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Number of Busy Banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00340">340</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae4b2f79cc8f7ed2533142cbb53f78c61" name="ae4b2f79cc8f7ed2533142cbb53f78c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b2f79cc8f7ed2533142cbb53f78c61">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_NBUSYBK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_NBUSYBK_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00339">339</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7cc8e0d98ce5a2f23407790e220068d4" name="a7cc8e0d98ce5a2f23407790e220068d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cc8e0d98ce5a2f23407790e220068d4">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_OVERFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_OVERFI&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Overflow Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00330">330</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6a6b424e86c58f50eb5bbc1d5e9fcbef" name="a6a6b424e86c58f50eb5bbc1d5e9fcbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6b424e86c58f50eb5bbc1d5e9fcbef">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_RWALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_RWALL&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Read-write Allowed </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00350">350</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af0fbdf0bad20571f1bdb1afdb5c9ae09" name="af0fbdf0bad20571f1bdb1afdb5c9ae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fbdf0bad20571f1bdb1afdb5c9ae09">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_RXOUTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_RXOUTI&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Received OUT Data Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00326">326</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9f4ef79c9d7d8cdd6e2c9c56c2490064" name="a9f4ef79c9d7d8cdd6e2c9c56c2490064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4ef79c9d7d8cdd6e2c9c56c2490064">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_RXSTPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_RXSTPI&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Received SETUP Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00327">327</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a243a326c6d1d268fd0ed330d84f73c94" name="a243a326c6d1d268fd0ed330d84f73c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243a326c6d1d268fd0ed330d84f73c94">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_SHORTPACKET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_SHORTPACKET&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Short Packet Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00332">332</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7cb8907c6658503fa3b4e07db81ece65" name="a7cb8907c6658503fa3b4e07db81ece65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb8907c6658503fa3b4e07db81ece65">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_STALLEDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_STALLEDI&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) STALLed Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00331">331</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a01df42c6f07a601c7cebdc23e1ae61e9" name="a01df42c6f07a601c7cebdc23e1ae61e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01df42c6f07a601c7cebdc23e1ae61e9">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_TXINI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_TXINI&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Transmitted IN Data Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00325">325</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8003c9ca88844dcfcb5eaaf00fa6b134" name="a8003c9ca88844dcfcb5eaaf00fa6b134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8003c9ca88844dcfcb5eaaf00fa6b134">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR_UNDERFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVEPTISR_UNDERFI&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVEPTISR[10]) Underflow Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00355">355</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac9c94af46b569a95027fba5b5cd12554" name="ac9c94af46b569a95027fba5b5cd12554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c94af46b569a95027fba5b5cd12554">&#9670;&#160;</a></span>UOTGHS_DEVFNUM_FNCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVFNUM_FNCERR&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVFNUM) Frame Number CRC Error </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00286">286</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab4a277f43e6b8db5869580327c5509d2" name="ab4a277f43e6b8db5869580327c5509d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a277f43e6b8db5869580327c5509d2">&#9670;&#160;</a></span>UOTGHS_DEVFNUM_FNUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVFNUM_FNUM_Msk&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a83b2399d9d523e32228bc47fb1cedb33">UOTGHS_DEVFNUM_FNUM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVFNUM) Frame Number </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00285">285</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a83b2399d9d523e32228bc47fb1cedb33" name="a83b2399d9d523e32228bc47fb1cedb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b2399d9d523e32228bc47fb1cedb33">&#9670;&#160;</a></span>UOTGHS_DEVFNUM_FNUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVFNUM_FNUM_Pos&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00284">284</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae1c81b972b8eb136b355ce26f916bcca" name="ae1c81b972b8eb136b355ce26f916bcca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c81b972b8eb136b355ce26f916bcca">&#9670;&#160;</a></span>UOTGHS_DEVFNUM_MFNUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVFNUM_MFNUM_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#a45847d0ee5509229aa820e95b456ff06">UOTGHS_DEVFNUM_MFNUM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVFNUM) Micro Frame Number </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00283">283</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a45847d0ee5509229aa820e95b456ff06" name="a45847d0ee5509229aa820e95b456ff06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45847d0ee5509229aa820e95b456ff06">&#9670;&#160;</a></span>UOTGHS_DEVFNUM_MFNUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVFNUM_MFNUM_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00282">282</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af0b8bb1b59a8f2a0b3bbe59b4bab1572" name="af0b8bb1b59a8f2a0b3bbe59b4bab1572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b8bb1b59a8f2a0b3bbe59b4bab1572">&#9670;&#160;</a></span>UOTGHS_DEVICR_EORSMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_EORSMC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) End of Resume Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00174">174</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac052870af5033d75e82c3ab8787a412f" name="ac052870af5033d75e82c3ab8787a412f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac052870af5033d75e82c3ab8787a412f">&#9670;&#160;</a></span>UOTGHS_DEVICR_EORSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_EORSTC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) End of Reset Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00172">172</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a86f46a18b438f91c2fcb3d2b12ae8577" name="a86f46a18b438f91c2fcb3d2b12ae8577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f46a18b438f91c2fcb3d2b12ae8577">&#9670;&#160;</a></span>UOTGHS_DEVICR_MSOFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_MSOFC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) Micro Start of Frame Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00170">170</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0776faf191eaa45a0f1d38dbd747a07b" name="a0776faf191eaa45a0f1d38dbd747a07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0776faf191eaa45a0f1d38dbd747a07b">&#9670;&#160;</a></span>UOTGHS_DEVICR_SOFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_SOFC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) Start of Frame Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00171">171</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac6e231424efd1f5bbd75b7b1a0b0964c" name="ac6e231424efd1f5bbd75b7b1a0b0964c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e231424efd1f5bbd75b7b1a0b0964c">&#9670;&#160;</a></span>UOTGHS_DEVICR_SUSPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_SUSPC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) Suspend Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00169">169</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6bb3b531ef0925fb40157622f89e95bb" name="a6bb3b531ef0925fb40157622f89e95bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb3b531ef0925fb40157622f89e95bb">&#9670;&#160;</a></span>UOTGHS_DEVICR_UPRSMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_UPRSMC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) Upstream Resume Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00175">175</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a48b9426b084f2333232093163820685c" name="a48b9426b084f2333232093163820685c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b9426b084f2333232093163820685c">&#9670;&#160;</a></span>UOTGHS_DEVICR_WAKEUPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVICR_WAKEUPC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVICR) Wake-Up Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00173">173</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8405e41c483a33b253bb57bdcb9d1a8d" name="a8405e41c483a33b253bb57bdcb9d1a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8405e41c483a33b253bb57bdcb9d1a8d">&#9670;&#160;</a></span>UOTGHS_DEVIDR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) DMA Channel 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00232">232</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae34bacf71910d0bb4b749361a16aaa99" name="ae34bacf71910d0bb4b749361a16aaa99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae34bacf71910d0bb4b749361a16aaa99">&#9670;&#160;</a></span>UOTGHS_DEVIDR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) DMA Channel 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00233">233</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8b8b21a4f1819e984867ced561e53458" name="a8b8b21a4f1819e984867ced561e53458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8b21a4f1819e984867ced561e53458">&#9670;&#160;</a></span>UOTGHS_DEVIDR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) DMA Channel 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00234">234</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa8d4ec21cc7e264e6fee2a58a7e36a94" name="aa8d4ec21cc7e264e6fee2a58a7e36a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d4ec21cc7e264e6fee2a58a7e36a94">&#9670;&#160;</a></span>UOTGHS_DEVIDR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) DMA Channel 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00235">235</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaed3a75b0ae28ebab5f30bc54f73b35b" name="aaed3a75b0ae28ebab5f30bc54f73b35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed3a75b0ae28ebab5f30bc54f73b35b">&#9670;&#160;</a></span>UOTGHS_DEVIDR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) DMA Channel 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00236">236</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acc740fc4d308aa76fe4a38b0838a27cd" name="acc740fc4d308aa76fe4a38b0838a27cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc740fc4d308aa76fe4a38b0838a27cd">&#9670;&#160;</a></span>UOTGHS_DEVIDR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) DMA Channel 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00237">237</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5730381afa43431447788ad493eb57b8" name="a5730381afa43431447788ad493eb57b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5730381afa43431447788ad493eb57b8">&#9670;&#160;</a></span>UOTGHS_DEVIDR_EORSMEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_EORSMEC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) End of Resume Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00220">220</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abed46effb55d3cdfaef547da5fbda97b" name="abed46effb55d3cdfaef547da5fbda97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed46effb55d3cdfaef547da5fbda97b">&#9670;&#160;</a></span>UOTGHS_DEVIDR_EORSTEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_EORSTEC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) End of Reset Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00218">218</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acc5107342667179295f7644f14a673b6" name="acc5107342667179295f7644f14a673b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc5107342667179295f7644f14a673b6">&#9670;&#160;</a></span>UOTGHS_DEVIDR_MSOFEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_MSOFEC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Micro Start of Frame Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00216">216</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a92ac7fa09680bd85f9405880d2667921" name="a92ac7fa09680bd85f9405880d2667921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ac7fa09680bd85f9405880d2667921">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00222">222</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4cfd2d295f847c72c4fc0f53e6255b7d" name="a4cfd2d295f847c72c4fc0f53e6255b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cfd2d295f847c72c4fc0f53e6255b7d">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00223">223</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a387278cece0841251583ad26b29e0a70" name="a387278cece0841251583ad26b29e0a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387278cece0841251583ad26b29e0a70">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00224">224</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aba525462e36fad530e28f4785e4df4b4" name="aba525462e36fad530e28f4785e4df4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba525462e36fad530e28f4785e4df4b4">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00225">225</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a671a66169a9df53b0b2047443128ed3e" name="a671a66169a9df53b0b2047443128ed3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671a66169a9df53b0b2047443128ed3e">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00226">226</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aebca4140aa2345e74016bee79c729445" name="aebca4140aa2345e74016bee79c729445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebca4140aa2345e74016bee79c729445">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00227">227</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a02cf1e2ca024c6ebb8321f32980dfa48" name="a02cf1e2ca024c6ebb8321f32980dfa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cf1e2ca024c6ebb8321f32980dfa48">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00228">228</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad24c1b57c32247f0d4e615ab448d568b" name="ad24c1b57c32247f0d4e615ab448d568b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24c1b57c32247f0d4e615ab448d568b">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 7 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00229">229</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a51471e3401df72775b0dc5a0cfd05353" name="a51471e3401df72775b0dc5a0cfd05353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51471e3401df72775b0dc5a0cfd05353">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 8 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00230">230</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae9bc7d37cac6d359644d76fd4a2a60b5" name="ae9bc7d37cac6d359644d76fd4a2a60b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bc7d37cac6d359644d76fd4a2a60b5">&#9670;&#160;</a></span>UOTGHS_DEVIDR_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Endpoint 9 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00231">231</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a72ab3e414bae0b6b692a143b80233876" name="a72ab3e414bae0b6b692a143b80233876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ab3e414bae0b6b692a143b80233876">&#9670;&#160;</a></span>UOTGHS_DEVIDR_SOFEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_SOFEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Start of Frame Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00217">217</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2a24f1b47253fa791e57dd672b0df1c7" name="a2a24f1b47253fa791e57dd672b0df1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a24f1b47253fa791e57dd672b0df1c7">&#9670;&#160;</a></span>UOTGHS_DEVIDR_SUSPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_SUSPEC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Suspend Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00215">215</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a30c9e4ec5c92bd75be89f7afbb60935e" name="a30c9e4ec5c92bd75be89f7afbb60935e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c9e4ec5c92bd75be89f7afbb60935e">&#9670;&#160;</a></span>UOTGHS_DEVIDR_UPRSMEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_UPRSMEC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Upstream Resume Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00221">221</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a14e3de09073e3c2724ff7f06764ba8cf" name="a14e3de09073e3c2724ff7f06764ba8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e3de09073e3c2724ff7f06764ba8cf">&#9670;&#160;</a></span>UOTGHS_DEVIDR_WAKEUPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIDR_WAKEUPEC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIDR) Wake-Up Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00219">219</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a239e645aabeb3ed6acb91660820d691d" name="a239e645aabeb3ed6acb91660820d691d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239e645aabeb3ed6acb91660820d691d">&#9670;&#160;</a></span>UOTGHS_DEVIER_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) DMA Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00256">256</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4126e756680509354ea5d9406a7b3218" name="a4126e756680509354ea5d9406a7b3218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4126e756680509354ea5d9406a7b3218">&#9670;&#160;</a></span>UOTGHS_DEVIER_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) DMA Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00257">257</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a00e0c380ff612af1ffa60d5d8f952a37" name="a00e0c380ff612af1ffa60d5d8f952a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e0c380ff612af1ffa60d5d8f952a37">&#9670;&#160;</a></span>UOTGHS_DEVIER_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) DMA Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00258">258</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a38183f0c93ff8e3903549a95ff85c38d" name="a38183f0c93ff8e3903549a95ff85c38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38183f0c93ff8e3903549a95ff85c38d">&#9670;&#160;</a></span>UOTGHS_DEVIER_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) DMA Channel 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00259">259</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa202cda79c7b15cecc4a5116c79d1d1f" name="aa202cda79c7b15cecc4a5116c79d1d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa202cda79c7b15cecc4a5116c79d1d1f">&#9670;&#160;</a></span>UOTGHS_DEVIER_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) DMA Channel 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00260">260</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a369cbe795537111c500844b47dfa4531" name="a369cbe795537111c500844b47dfa4531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369cbe795537111c500844b47dfa4531">&#9670;&#160;</a></span>UOTGHS_DEVIER_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) DMA Channel 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00261">261</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f5bae055e479dbbc41fb9df4c69e3ca" name="a1f5bae055e479dbbc41fb9df4c69e3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5bae055e479dbbc41fb9df4c69e3ca">&#9670;&#160;</a></span>UOTGHS_DEVIER_EORSMES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_EORSMES&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) End of Resume Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00244">244</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aac4519f9d0e669a6dc173ca72d615ba7" name="aac4519f9d0e669a6dc173ca72d615ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4519f9d0e669a6dc173ca72d615ba7">&#9670;&#160;</a></span>UOTGHS_DEVIER_EORSTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_EORSTES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) End of Reset Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00242">242</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad382ccf65fa4bfe604d9cdf7784b78bc" name="ad382ccf65fa4bfe604d9cdf7784b78bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad382ccf65fa4bfe604d9cdf7784b78bc">&#9670;&#160;</a></span>UOTGHS_DEVIER_MSOFES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_MSOFES&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Micro Start of Frame Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00240">240</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a242cd2f3ab62afe7fd21b82559f55a0c" name="a242cd2f3ab62afe7fd21b82559f55a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242cd2f3ab62afe7fd21b82559f55a0c">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00246">246</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaaaddb3516fdc43a450559a1266da642" name="aaaaddb3516fdc43a450559a1266da642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaaddb3516fdc43a450559a1266da642">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00247">247</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a15e7daada188fc992db2b50ebd9072ea" name="a15e7daada188fc992db2b50ebd9072ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e7daada188fc992db2b50ebd9072ea">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00248">248</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af80348ddd65a7b583fa0e9b52cf5090e" name="af80348ddd65a7b583fa0e9b52cf5090e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80348ddd65a7b583fa0e9b52cf5090e">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00249">249</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a949e46c489064cc5530b1a5e5ce272b3" name="a949e46c489064cc5530b1a5e5ce272b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949e46c489064cc5530b1a5e5ce272b3">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00250">250</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acc336b7e255c74994eb28fb73eb34747" name="acc336b7e255c74994eb28fb73eb34747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc336b7e255c74994eb28fb73eb34747">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00251">251</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a51396c1093dce19259962ac969a9fdd2" name="a51396c1093dce19259962ac969a9fdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51396c1093dce19259962ac969a9fdd2">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00252">252</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6c58fe7cf934cf030fd73ebb2e89a495" name="a6c58fe7cf934cf030fd73ebb2e89a495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c58fe7cf934cf030fd73ebb2e89a495">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 7 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00253">253</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad73494d17e340e15ef10dfdda987939e" name="ad73494d17e340e15ef10dfdda987939e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73494d17e340e15ef10dfdda987939e">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 8 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00254">254</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7beb89e0367582bc1d68eefe2c59abaf" name="a7beb89e0367582bc1d68eefe2c59abaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7beb89e0367582bc1d68eefe2c59abaf">&#9670;&#160;</a></span>UOTGHS_DEVIER_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Endpoint 9 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00255">255</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4a45b85daf82a41fed71aa5c9e438cdb" name="a4a45b85daf82a41fed71aa5c9e438cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a45b85daf82a41fed71aa5c9e438cdb">&#9670;&#160;</a></span>UOTGHS_DEVIER_SOFES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_SOFES&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Start of Frame Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00241">241</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6c150930130808352287ed3110309cb0" name="a6c150930130808352287ed3110309cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c150930130808352287ed3110309cb0">&#9670;&#160;</a></span>UOTGHS_DEVIER_SUSPES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_SUSPES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Suspend Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00239">239</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6f35f2c54e1c444252b5ec1debe623f9" name="a6f35f2c54e1c444252b5ec1debe623f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f35f2c54e1c444252b5ec1debe623f9">&#9670;&#160;</a></span>UOTGHS_DEVIER_UPRSMES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_UPRSMES&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Upstream Resume Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00245">245</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a789e7618a0dc70ff610e28ef2d7ca4f4" name="a789e7618a0dc70ff610e28ef2d7ca4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a789e7618a0dc70ff610e28ef2d7ca4f4">&#9670;&#160;</a></span>UOTGHS_DEVIER_WAKEUPES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIER_WAKEUPES&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIER) Wake-Up Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00243">243</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae15b7f881ea55933b336cdb2f4d99664" name="ae15b7f881ea55933b336cdb2f4d99664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15b7f881ea55933b336cdb2f4d99664">&#9670;&#160;</a></span>UOTGHS_DEVIFR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) DMA Channel 1 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00184">184</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abf31aa0fc5723e0e771415bd57eb0c65" name="abf31aa0fc5723e0e771415bd57eb0c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf31aa0fc5723e0e771415bd57eb0c65">&#9670;&#160;</a></span>UOTGHS_DEVIFR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) DMA Channel 2 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00185">185</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac76d689c37b2acc123c14cf3ed07ea70" name="ac76d689c37b2acc123c14cf3ed07ea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76d689c37b2acc123c14cf3ed07ea70">&#9670;&#160;</a></span>UOTGHS_DEVIFR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) DMA Channel 3 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00186">186</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afe16be89c3d707f14089093e49371510" name="afe16be89c3d707f14089093e49371510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe16be89c3d707f14089093e49371510">&#9670;&#160;</a></span>UOTGHS_DEVIFR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) DMA Channel 4 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00187">187</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a211cdde2f78fbfc1a896e8c3b77c9b79" name="a211cdde2f78fbfc1a896e8c3b77c9b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211cdde2f78fbfc1a896e8c3b77c9b79">&#9670;&#160;</a></span>UOTGHS_DEVIFR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) DMA Channel 5 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00188">188</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a57184f5c55d8e81d14c1983ddae7ac0d" name="a57184f5c55d8e81d14c1983ddae7ac0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57184f5c55d8e81d14c1983ddae7ac0d">&#9670;&#160;</a></span>UOTGHS_DEVIFR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) DMA Channel 6 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00189">189</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af21106aabf9dfded4db141b4fef9bb54" name="af21106aabf9dfded4db141b4fef9bb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21106aabf9dfded4db141b4fef9bb54">&#9670;&#160;</a></span>UOTGHS_DEVIFR_EORSMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_EORSMS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) End of Resume Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00182">182</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8eea0d93abc59772e0d45af7540edeca" name="a8eea0d93abc59772e0d45af7540edeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eea0d93abc59772e0d45af7540edeca">&#9670;&#160;</a></span>UOTGHS_DEVIFR_EORSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_EORSTS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) End of Reset Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00180">180</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a48fb24323aabccf352c4291ac1793063" name="a48fb24323aabccf352c4291ac1793063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48fb24323aabccf352c4291ac1793063">&#9670;&#160;</a></span>UOTGHS_DEVIFR_MSOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_MSOFS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) Micro Start of Frame Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00178">178</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa2a64480742dc5aba240095c3944403f" name="aa2a64480742dc5aba240095c3944403f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a64480742dc5aba240095c3944403f">&#9670;&#160;</a></span>UOTGHS_DEVIFR_SOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_SOFS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) Start of Frame Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00179">179</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a37cd8ebe78dc3baf0d37a86435752cd0" name="a37cd8ebe78dc3baf0d37a86435752cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37cd8ebe78dc3baf0d37a86435752cd0">&#9670;&#160;</a></span>UOTGHS_DEVIFR_SUSPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_SUSPS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) Suspend Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00177">177</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac22b3269816de6b80292b433ad8faf9e" name="ac22b3269816de6b80292b433ad8faf9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac22b3269816de6b80292b433ad8faf9e">&#9670;&#160;</a></span>UOTGHS_DEVIFR_UPRSMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_UPRSMS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) Upstream Resume Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00183">183</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aba8d3cb1060a38ff5c4932bcfe0acef0" name="aba8d3cb1060a38ff5c4932bcfe0acef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8d3cb1060a38ff5c4932bcfe0acef0">&#9670;&#160;</a></span>UOTGHS_DEVIFR_WAKEUPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIFR_WAKEUPS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIFR) Wake-Up Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00181">181</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a203e954a3fb015b19bbee036cb960697" name="a203e954a3fb015b19bbee036cb960697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203e954a3fb015b19bbee036cb960697">&#9670;&#160;</a></span>UOTGHS_DEVIMR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) DMA Channel 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00208">208</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a64be8e1481be48f85e14e18e21e7136a" name="a64be8e1481be48f85e14e18e21e7136a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64be8e1481be48f85e14e18e21e7136a">&#9670;&#160;</a></span>UOTGHS_DEVIMR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) DMA Channel 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00209">209</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0f60c868961a722d31774032a45aa02c" name="a0f60c868961a722d31774032a45aa02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f60c868961a722d31774032a45aa02c">&#9670;&#160;</a></span>UOTGHS_DEVIMR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) DMA Channel 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00210">210</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3a8d97fa1e6b60c1c3d0ae7dbfd46613" name="a3a8d97fa1e6b60c1c3d0ae7dbfd46613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8d97fa1e6b60c1c3d0ae7dbfd46613">&#9670;&#160;</a></span>UOTGHS_DEVIMR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) DMA Channel 4 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00211">211</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aba18ff5e1a25d1afa672082ac4a88041" name="aba18ff5e1a25d1afa672082ac4a88041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba18ff5e1a25d1afa672082ac4a88041">&#9670;&#160;</a></span>UOTGHS_DEVIMR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) DMA Channel 5 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00212">212</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a80cb38c219854ca2f082c5aa6da6cb20" name="a80cb38c219854ca2f082c5aa6da6cb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cb38c219854ca2f082c5aa6da6cb20">&#9670;&#160;</a></span>UOTGHS_DEVIMR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) DMA Channel 6 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00213">213</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a237d2b701dbb4d0a87605cb2160dc80e" name="a237d2b701dbb4d0a87605cb2160dc80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237d2b701dbb4d0a87605cb2160dc80e">&#9670;&#160;</a></span>UOTGHS_DEVIMR_EORSME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_EORSME&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) End of Resume Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00196">196</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7ff1a71ef122c22a812d343380cf1bc1" name="a7ff1a71ef122c22a812d343380cf1bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff1a71ef122c22a812d343380cf1bc1">&#9670;&#160;</a></span>UOTGHS_DEVIMR_EORSTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_EORSTE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) End of Reset Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00194">194</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aec532421626b868ff1707e4758fe5890" name="aec532421626b868ff1707e4758fe5890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec532421626b868ff1707e4758fe5890">&#9670;&#160;</a></span>UOTGHS_DEVIMR_MSOFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_MSOFE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Micro Start of Frame Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00192">192</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa63b8e54d743c85cfae9ab841309238c" name="aa63b8e54d743c85cfae9ab841309238c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63b8e54d743c85cfae9ab841309238c">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00198">198</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1021f86d1e3793cfd663a3e063580550" name="a1021f86d1e3793cfd663a3e063580550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1021f86d1e3793cfd663a3e063580550">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00199">199</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acb48f72cd43f1f86e3ad993cc7a4b130" name="acb48f72cd43f1f86e3ad993cc7a4b130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb48f72cd43f1f86e3ad993cc7a4b130">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00200">200</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a49b3d46144b1e1efd55c8a098193eaf8" name="a49b3d46144b1e1efd55c8a098193eaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b3d46144b1e1efd55c8a098193eaf8">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00201">201</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad76a5212f95d3548ee16059cc075bb18" name="ad76a5212f95d3548ee16059cc075bb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76a5212f95d3548ee16059cc075bb18">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 4 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00202">202</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a717aa25763e6a8f6215eeb4b425b85d3" name="a717aa25763e6a8f6215eeb4b425b85d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717aa25763e6a8f6215eeb4b425b85d3">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 5 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00203">203</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8acd7604e2900d7abafb078253c1572f" name="a8acd7604e2900d7abafb078253c1572f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8acd7604e2900d7abafb078253c1572f">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 6 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00204">204</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6fd8be971c509ee59743342de7af2ef2" name="a6fd8be971c509ee59743342de7af2ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd8be971c509ee59743342de7af2ef2">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 7 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00205">205</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6a9d2c286e53a6498cb9167ed7e3af5e" name="a6a9d2c286e53a6498cb9167ed7e3af5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9d2c286e53a6498cb9167ed7e3af5e">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 8 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00206">206</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8b5c7b9ad37c2c0973114a4cebc44f79" name="a8b5c7b9ad37c2c0973114a4cebc44f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b5c7b9ad37c2c0973114a4cebc44f79">&#9670;&#160;</a></span>UOTGHS_DEVIMR_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Endpoint 9 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00207">207</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5a6c54a0ee7508bad02be80c62ea2413" name="a5a6c54a0ee7508bad02be80c62ea2413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6c54a0ee7508bad02be80c62ea2413">&#9670;&#160;</a></span>UOTGHS_DEVIMR_SOFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_SOFE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Start of Frame Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00193">193</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa3e18fbd488edc42cce322a6692d7273" name="aa3e18fbd488edc42cce322a6692d7273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e18fbd488edc42cce322a6692d7273">&#9670;&#160;</a></span>UOTGHS_DEVIMR_SUSPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_SUSPE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Suspend Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00191">191</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4a6bc0ae747d7cc9ab73bb8910ebc31d" name="a4a6bc0ae747d7cc9ab73bb8910ebc31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6bc0ae747d7cc9ab73bb8910ebc31d">&#9670;&#160;</a></span>UOTGHS_DEVIMR_UPRSME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_UPRSME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Upstream Resume Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00197">197</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad9113b86ee3758d1efb6453b4a01eadd" name="ad9113b86ee3758d1efb6453b4a01eadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113b86ee3758d1efb6453b4a01eadd">&#9670;&#160;</a></span>UOTGHS_DEVIMR_WAKEUPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVIMR_WAKEUPE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVIMR) Wake-Up Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00195">195</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa0286f3fb7b5be940a2e6aa3112a5111" name="aa0286f3fb7b5be940a2e6aa3112a5111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0286f3fb7b5be940a2e6aa3112a5111">&#9670;&#160;</a></span>UOTGHS_DEVISR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) DMA Channel 1 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00162">162</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a122e8d7b5972c0da6bfa7da9d28aeb40" name="a122e8d7b5972c0da6bfa7da9d28aeb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122e8d7b5972c0da6bfa7da9d28aeb40">&#9670;&#160;</a></span>UOTGHS_DEVISR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) DMA Channel 2 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00163">163</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aad2bb58fb8e65a6fbd98a3d22760bcc7" name="aad2bb58fb8e65a6fbd98a3d22760bcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2bb58fb8e65a6fbd98a3d22760bcc7">&#9670;&#160;</a></span>UOTGHS_DEVISR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) DMA Channel 3 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00164">164</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a421b72074e97f5a87d5ef9647a2c1322" name="a421b72074e97f5a87d5ef9647a2c1322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421b72074e97f5a87d5ef9647a2c1322">&#9670;&#160;</a></span>UOTGHS_DEVISR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) DMA Channel 4 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00165">165</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8298164dd5304e7a0a88963217d602a9" name="a8298164dd5304e7a0a88963217d602a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8298164dd5304e7a0a88963217d602a9">&#9670;&#160;</a></span>UOTGHS_DEVISR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) DMA Channel 5 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00166">166</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab8e9acadeed813d258c2e8dd0cd124dc" name="ab8e9acadeed813d258c2e8dd0cd124dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e9acadeed813d258c2e8dd0cd124dc">&#9670;&#160;</a></span>UOTGHS_DEVISR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) DMA Channel 6 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00167">167</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab1d80c14767478163b0ef476c0215a4e" name="ab1d80c14767478163b0ef476c0215a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d80c14767478163b0ef476c0215a4e">&#9670;&#160;</a></span>UOTGHS_DEVISR_EORSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_EORSM&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) End of Resume Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00150">150</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaa7843c8d0b75e295b5e1fb96dd8c2c2" name="aaa7843c8d0b75e295b5e1fb96dd8c2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7843c8d0b75e295b5e1fb96dd8c2c2">&#9670;&#160;</a></span>UOTGHS_DEVISR_EORST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_EORST&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) End of Reset Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00148">148</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a96d7741ce8431ad10c756fdd7e832ace" name="a96d7741ce8431ad10c756fdd7e832ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d7741ce8431ad10c756fdd7e832ace">&#9670;&#160;</a></span>UOTGHS_DEVISR_MSOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_MSOF&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Micro Start of Frame Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00146">146</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9b962a21504e366e956a44e8450d40b9" name="a9b962a21504e366e956a44e8450d40b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b962a21504e366e956a44e8450d40b9">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 0 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00152">152</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adc33cb59c36755d41bdbc770b1122cbb" name="adc33cb59c36755d41bdbc770b1122cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc33cb59c36755d41bdbc770b1122cbb">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 1 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00153">153</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a91257a7228350436c4c54d3eb280b084" name="a91257a7228350436c4c54d3eb280b084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91257a7228350436c4c54d3eb280b084">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 2 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00154">154</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a177b5f1aa304c0f4213cfe761feedaf8" name="a177b5f1aa304c0f4213cfe761feedaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177b5f1aa304c0f4213cfe761feedaf8">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 3 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00155">155</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6947ef7de91818fb83ff97d391d5920b" name="a6947ef7de91818fb83ff97d391d5920b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6947ef7de91818fb83ff97d391d5920b">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 4 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00156">156</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9676bd1ef8337482025be2c418f90164" name="a9676bd1ef8337482025be2c418f90164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9676bd1ef8337482025be2c418f90164">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 5 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00157">157</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a94222c3b1f860458bafbd33818c030c5" name="a94222c3b1f860458bafbd33818c030c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94222c3b1f860458bafbd33818c030c5">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 6 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00158">158</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a72ea3798cc8d587c48b8649ea1ccd4b4" name="a72ea3798cc8d587c48b8649ea1ccd4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ea3798cc8d587c48b8649ea1ccd4b4">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 7 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00159">159</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f18439dbf80ba3fab0fb312ae55872d" name="a1f18439dbf80ba3fab0fb312ae55872d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f18439dbf80ba3fab0fb312ae55872d">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 8 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00160">160</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8627d8b6bf2a0924cb4622c95483af0d" name="a8627d8b6bf2a0924cb4622c95483af0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8627d8b6bf2a0924cb4622c95483af0d">&#9670;&#160;</a></span>UOTGHS_DEVISR_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Endpoint 9 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00161">161</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af4ae75733973d0ea3b8d133796a9df55" name="af4ae75733973d0ea3b8d133796a9df55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ae75733973d0ea3b8d133796a9df55">&#9670;&#160;</a></span>UOTGHS_DEVISR_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_SOF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Start of Frame Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00147">147</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4729115607ee575010328e88d81931e2" name="a4729115607ee575010328e88d81931e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4729115607ee575010328e88d81931e2">&#9670;&#160;</a></span>UOTGHS_DEVISR_SUSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_SUSP&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Suspend Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00145">145</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad83d070e0a2ee40f8f5e86c75bb7f8f5" name="ad83d070e0a2ee40f8f5e86c75bb7f8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83d070e0a2ee40f8f5e86c75bb7f8f5">&#9670;&#160;</a></span>UOTGHS_DEVISR_UPRSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_UPRSM&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Upstream Resume Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00151">151</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2cf306268784cd4d19b49dfff5560c15" name="a2cf306268784cd4d19b49dfff5560c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf306268784cd4d19b49dfff5560c15">&#9670;&#160;</a></span>UOTGHS_DEVISR_WAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_DEVISR_WAKEUP&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_DEVISR) Wake-Up Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00149">149</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a52c292663d3cc8b8cf563b2b21ec2ea9" name="a52c292663d3cc8b8cf563b2b21ec2ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c292663d3cc8b8cf563b2b21ec2ea9">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_HOST&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the A-device that operates in Host mode is operational. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00932">932</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a54342a0c8529a919ec03304cb3680902" name="a54342a0c8529a919ec03304cb3680902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54342a0c8529a919ec03304cb3680902">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_IDLESTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_IDLESTATE&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) This is the start state for A-devices (when the ID pin is 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00929">929</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab240cf380ae82b22587283532572c3ef" name="ab240cf380ae82b22587283532572c3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab240cf380ae82b22587283532572c3ef">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_PERIPHERAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_PERIPHERAL&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) The A-device operates as a peripheral. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00934">934</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a65fbd15b0682435c6d4f2b45c194b6d6" name="a65fbd15b0682435c6d4f2b45c194b6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65fbd15b0682435c6d4f2b45c194b6d6">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_SUSPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_SUSPEND&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) The A-device operating as a host is in the suspend mode. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00933">933</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa912f59e4e77693f4ed39607da9a901d" name="aa912f59e4e77693f4ed39607da9a901d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa912f59e4e77693f4ed39607da9a901d">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_VBUS_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_VBUS_ERR&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the A-device waits for recovery of the over-current condition that caused it to enter this state. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00936">936</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a339a9b92990affb19e3558292c7e237f" name="a339a9b92990affb19e3558292c7e237f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339a9b92990affb19e3558292c7e237f">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_WAIT_BCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_WAIT_BCON&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the A-device waits for the B-device to signal a connection. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00931">931</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acfc7d638232ae62982a4a7202c2468ec" name="acfc7d638232ae62982a4a7202c2468ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc7d638232ae62982a4a7202c2468ec">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the A-device waits for the data USB line to discharge (100 us). </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00937">937</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7c7af7eaef70979da4b475ae4d62d3a5" name="a7c7af7eaef70979da4b475ae4d62d3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c7af7eaef70979da4b475ae4d62d3a5">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the A-device waits for the voltage on VBus to drop below the A-device Session Valid threshold (1.4 V). </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00935">935</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a658a33f04dc974cbd06fdadc4317c9fa" name="a658a33f04dc974cbd06fdadc4317c9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658a33f04dc974cbd06fdadc4317c9fa">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the A-device waits for the voltage on VBus to rise above the A-device VBus Valid threshold (4.4 V). </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00930">930</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4ce77e47d6f90f9fe8880d3e2e684844" name="a4ce77e47d6f90f9fe8880d3e2e684844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce77e47d6f90f9fe8880d3e2e684844">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_HOST&#160;&#160;&#160;(0xEu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the B-device acts as the Host. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00943">943</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a43bed8d5894abd35b969bfe9221dcdf3" name="a43bed8d5894abd35b969bfe9221dcdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43bed8d5894abd35b969bfe9221dcdf3">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_IDLE&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) This is the start state for B-device (when the ID pin is 1). </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00938">938</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9be0b75f39f71b66651eb18ba3050774" name="a9be0b75f39f71b66651eb18ba3050774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be0b75f39f71b66651eb18ba3050774">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_PERIPHERAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_PERIPHERAL&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the B-device acts as the peripheral. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00939">939</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aeac830a9871a9ec7643d09bd3187afa6" name="aeac830a9871a9ec7643d09bd3187afa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeac830a9871a9ec7643d09bd3187afa6">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_SRP_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_SRP_INIT&#160;&#160;&#160;(0xFu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the B-device attempts to start a session using the SRP protocol. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00944">944</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8bf7d937e92cf0de47513e6afb863761" name="a8bf7d937e92cf0de47513e6afb863761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf7d937e92cf0de47513e6afb863761">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_WAIT_ACON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_WAIT_ACON&#160;&#160;&#160;(0xDu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the B-device waits for the A-device to signal a connect before becoming B-Host. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00942">942</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac2f8c98cdd28947a5185efaa5ce025a8" name="ac2f8c98cdd28947a5185efaa5ce025a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f8c98cdd28947a5185efaa5ce025a8">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the B-device is in suspend mode and waits until 3 ms before initiating the HNP protocol if requested. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00940">940</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aebbc159ba91e1a7474613f07dd2125f9" name="aebbc159ba91e1a7474613f07dd2125f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebbc159ba91e1a7474613f07dd2125f9">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) In this state, the B-device waits for the data USB line to discharge (100 us) before becoming Host. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00941">941</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac3d2a7515400ab4e9beab31cd4a8167c" name="ac3d2a7515400ab4e9beab31cd4a8167c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d2a7515400ab4e9beab31cd4a8167c">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="uotghs_8h.html#a1e0adc460f9c6a816ca6162be3f79624">UOTGHS_FSM_DRDSTATE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_FSM) Dual Role Device State </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00928">928</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1e0adc460f9c6a816ca6162be3f79624" name="a1e0adc460f9c6a816ca6162be3f79624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0adc460f9c6a816ca6162be3f79624">&#9670;&#160;</a></span>UOTGHS_FSM_DRDSTATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_FSM_DRDSTATE_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00927">927</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a80e706c60d109ff7fc23b99aba64c78c" name="a80e706c60d109ff7fc23b99aba64c78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e706c60d109ff7fc23b99aba64c78c">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#aad85b7d5b0b77d2ebb01a67596f4aee2">UOTGHS_HSTADDR1_HSTADDRP0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a559c35003b4520a9362ef4ab4dda698f">UOTGHS_HSTADDR1_HSTADDRP0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00644">644</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aad85b7d5b0b77d2ebb01a67596f4aee2" name="aad85b7d5b0b77d2ebb01a67596f4aee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad85b7d5b0b77d2ebb01a67596f4aee2">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP0_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a559c35003b4520a9362ef4ab4dda698f">UOTGHS_HSTADDR1_HSTADDRP0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR1) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00643">643</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a559c35003b4520a9362ef4ab4dda698f" name="a559c35003b4520a9362ef4ab4dda698f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559c35003b4520a9362ef4ab4dda698f">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00642">642</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4eb7cf0edd1f9dd1f3cc591b59c794ca" name="a4eb7cf0edd1f9dd1f3cc591b59c794ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb7cf0edd1f9dd1f3cc591b59c794ca">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ad5a19429d0170de3af93bf3ec503ba05">UOTGHS_HSTADDR1_HSTADDRP1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ae5a0d7082dcccc33a49c248432ac044c">UOTGHS_HSTADDR1_HSTADDRP1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00647">647</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad5a19429d0170de3af93bf3ec503ba05" name="ad5a19429d0170de3af93bf3ec503ba05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a19429d0170de3af93bf3ec503ba05">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP1_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#ae5a0d7082dcccc33a49c248432ac044c">UOTGHS_HSTADDR1_HSTADDRP1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR1) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00646">646</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae5a0d7082dcccc33a49c248432ac044c" name="ae5a0d7082dcccc33a49c248432ac044c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a0d7082dcccc33a49c248432ac044c">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP1_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00645">645</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab3817f93dfa929061581fd714e26fa3c" name="ab3817f93dfa929061581fd714e26fa3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3817f93dfa929061581fd714e26fa3c">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a9f398f21c17946ca24ee6a2f91832881">UOTGHS_HSTADDR1_HSTADDRP2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a4f11da5f312c6e3b2b550cbce150f4c4">UOTGHS_HSTADDR1_HSTADDRP2_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00650">650</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9f398f21c17946ca24ee6a2f91832881" name="a9f398f21c17946ca24ee6a2f91832881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f398f21c17946ca24ee6a2f91832881">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP2_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a4f11da5f312c6e3b2b550cbce150f4c4">UOTGHS_HSTADDR1_HSTADDRP2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR1) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00649">649</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4f11da5f312c6e3b2b550cbce150f4c4" name="a4f11da5f312c6e3b2b550cbce150f4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f11da5f312c6e3b2b550cbce150f4c4">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP2_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00648">648</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a694003c42daa99cb57f2befea5ad69b6" name="a694003c42daa99cb57f2befea5ad69b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694003c42daa99cb57f2befea5ad69b6">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a6e8dab52fc471d13d08b91b8ae6b0011">UOTGHS_HSTADDR1_HSTADDRP3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#af3089424dded7019d8dd9d733313b198">UOTGHS_HSTADDR1_HSTADDRP3_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00653">653</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6e8dab52fc471d13d08b91b8ae6b0011" name="a6e8dab52fc471d13d08b91b8ae6b0011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8dab52fc471d13d08b91b8ae6b0011">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP3_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#af3089424dded7019d8dd9d733313b198">UOTGHS_HSTADDR1_HSTADDRP3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR1) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00652">652</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af3089424dded7019d8dd9d733313b198" name="af3089424dded7019d8dd9d733313b198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3089424dded7019d8dd9d733313b198">&#9670;&#160;</a></span>UOTGHS_HSTADDR1_HSTADDRP3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR1_HSTADDRP3_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00651">651</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af8c5a0fda7eb6e5e14064c2179245c54" name="af8c5a0fda7eb6e5e14064c2179245c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c5a0fda7eb6e5e14064c2179245c54">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a63d32378815b0bd0845f4c30cc2a097c">UOTGHS_HSTADDR2_HSTADDRP4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a1e17489e9482fbf30e5f13c54d84e1f3">UOTGHS_HSTADDR2_HSTADDRP4_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00657">657</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a63d32378815b0bd0845f4c30cc2a097c" name="a63d32378815b0bd0845f4c30cc2a097c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d32378815b0bd0845f4c30cc2a097c">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP4_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a1e17489e9482fbf30e5f13c54d84e1f3">UOTGHS_HSTADDR2_HSTADDRP4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR2) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00656">656</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1e17489e9482fbf30e5f13c54d84e1f3" name="a1e17489e9482fbf30e5f13c54d84e1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e17489e9482fbf30e5f13c54d84e1f3">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP4_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00655">655</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa701c4bb76f40b18dde7c73b2aef9cc0" name="aa701c4bb76f40b18dde7c73b2aef9cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa701c4bb76f40b18dde7c73b2aef9cc0">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#af3f394129dc24ef9bb54692a11924bc9">UOTGHS_HSTADDR2_HSTADDRP5_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#aaf573e0f50c33f5121ad407b625c0f98">UOTGHS_HSTADDR2_HSTADDRP5_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00660">660</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af3f394129dc24ef9bb54692a11924bc9" name="af3f394129dc24ef9bb54692a11924bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f394129dc24ef9bb54692a11924bc9">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP5_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#aaf573e0f50c33f5121ad407b625c0f98">UOTGHS_HSTADDR2_HSTADDRP5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR2) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00659">659</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaf573e0f50c33f5121ad407b625c0f98" name="aaf573e0f50c33f5121ad407b625c0f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf573e0f50c33f5121ad407b625c0f98">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP5_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00658">658</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a42bb11cb2636b9a25f938d9e66afac72" name="a42bb11cb2636b9a25f938d9e66afac72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bb11cb2636b9a25f938d9e66afac72">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ac97f9996e4af4a74e101261d861c9339">UOTGHS_HSTADDR2_HSTADDRP6_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a251868d13abdd94fb69ddac8b9e1cf01">UOTGHS_HSTADDR2_HSTADDRP6_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00663">663</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac97f9996e4af4a74e101261d861c9339" name="ac97f9996e4af4a74e101261d861c9339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac97f9996e4af4a74e101261d861c9339">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP6_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a251868d13abdd94fb69ddac8b9e1cf01">UOTGHS_HSTADDR2_HSTADDRP6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR2) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00662">662</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a251868d13abdd94fb69ddac8b9e1cf01" name="a251868d13abdd94fb69ddac8b9e1cf01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251868d13abdd94fb69ddac8b9e1cf01">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP6_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00661">661</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aeba8713e29a32c2cf7daf9e5b6ebbafd" name="aeba8713e29a32c2cf7daf9e5b6ebbafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba8713e29a32c2cf7daf9e5b6ebbafd">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adbcd82ab30b91c36bd3b77bb935ac153">UOTGHS_HSTADDR2_HSTADDRP7_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#aee034a9c7740ea34a4cd3ac2614f049e">UOTGHS_HSTADDR2_HSTADDRP7_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00666">666</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adbcd82ab30b91c36bd3b77bb935ac153" name="adbcd82ab30b91c36bd3b77bb935ac153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbcd82ab30b91c36bd3b77bb935ac153">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP7_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#aee034a9c7740ea34a4cd3ac2614f049e">UOTGHS_HSTADDR2_HSTADDRP7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR2) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00665">665</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aee034a9c7740ea34a4cd3ac2614f049e" name="aee034a9c7740ea34a4cd3ac2614f049e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee034a9c7740ea34a4cd3ac2614f049e">&#9670;&#160;</a></span>UOTGHS_HSTADDR2_HSTADDRP7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR2_HSTADDRP7_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00664">664</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afdcd8a36d92790b04a687ca2885424db" name="afdcd8a36d92790b04a687ca2885424db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdcd8a36d92790b04a687ca2885424db">&#9670;&#160;</a></span>UOTGHS_HSTADDR3_HSTADDRP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR3_HSTADDRP8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a837cb5e1e2ec191647d0eaaeb7769c1f">UOTGHS_HSTADDR3_HSTADDRP8_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a446b838bce992c33e96befbaac74144d">UOTGHS_HSTADDR3_HSTADDRP8_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00670">670</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a837cb5e1e2ec191647d0eaaeb7769c1f" name="a837cb5e1e2ec191647d0eaaeb7769c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a837cb5e1e2ec191647d0eaaeb7769c1f">&#9670;&#160;</a></span>UOTGHS_HSTADDR3_HSTADDRP8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR3_HSTADDRP8_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#a446b838bce992c33e96befbaac74144d">UOTGHS_HSTADDR3_HSTADDRP8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR3) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00669">669</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a446b838bce992c33e96befbaac74144d" name="a446b838bce992c33e96befbaac74144d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446b838bce992c33e96befbaac74144d">&#9670;&#160;</a></span>UOTGHS_HSTADDR3_HSTADDRP8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR3_HSTADDRP8_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00668">668</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad742478d0f587ffa5f4485e0013a4b04" name="ad742478d0f587ffa5f4485e0013a4b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad742478d0f587ffa5f4485e0013a4b04">&#9670;&#160;</a></span>UOTGHS_HSTADDR3_HSTADDRP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR3_HSTADDRP9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#aed12ce74e0eed155d5fdb6f2cedfebfe">UOTGHS_HSTADDR3_HSTADDRP9_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#acd532c8fa3f29d2d0e784d33813e0c40">UOTGHS_HSTADDR3_HSTADDRP9_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00673">673</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aed12ce74e0eed155d5fdb6f2cedfebfe" name="aed12ce74e0eed155d5fdb6f2cedfebfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed12ce74e0eed155d5fdb6f2cedfebfe">&#9670;&#160;</a></span>UOTGHS_HSTADDR3_HSTADDRP9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR3_HSTADDRP9_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="uotghs_8h.html#acd532c8fa3f29d2d0e784d33813e0c40">UOTGHS_HSTADDR3_HSTADDRP9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTADDR3) USB Host Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00672">672</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acd532c8fa3f29d2d0e784d33813e0c40" name="acd532c8fa3f29d2d0e784d33813e0c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd532c8fa3f29d2d0e784d33813e0c40">&#9670;&#160;</a></span>UOTGHS_HSTADDR3_HSTADDRP9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTADDR3_HSTADDRP9_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00671">671</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a75c78491ba4817d80c1216c4e7b26548" name="a75c78491ba4817d80c1216c4e7b26548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c78491ba4817d80c1216c4e7b26548">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_RESET&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) Send USB Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00485">485</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa8997e3081908032670450c5a857b60d" name="aa8997e3081908032670450c5a857b60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8997e3081908032670450c5a857b60d">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_RESUME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_RESUME&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) Send USB Resume </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00486">486</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2920fb3e9050163ef3409c0913e0d595" name="a2920fb3e9050163ef3409c0913e0d595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2920fb3e9050163ef3409c0913e0d595">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SOFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SOFE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) Start of Frame Generation Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00484">484</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a947f979228dead93049e81bb23b97e09" name="a947f979228dead93049e81bb23b97e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947f979228dead93049e81bb23b97e09">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a9206cdcb2d0322b96205374836031fbb">UOTGHS_HSTCTRL_SPDCONF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a1700747a24654ebbfde231ad9c514d57">UOTGHS_HSTCTRL_SPDCONF_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00489">489</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a630a82c0ab31df590d886bc6d72c4a3d" name="a630a82c0ab31df590d886bc6d72c4a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630a82c0ab31df590d886bc6d72c4a3d">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF_FORCED_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF_FORCED_FS&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) The host remains to full-speed mode whatever the peripheral speed capability. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00493">493</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7ccdff39a296dcf20bd31190a32a3a51" name="a7ccdff39a296dcf20bd31190a32a3a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ccdff39a296dcf20bd31190a32a3a51">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) Forced high speed. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00492">492</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8e60dc1393b761679c0a9b4199000105" name="a8e60dc1393b761679c0a9b4199000105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e60dc1393b761679c0a9b4199000105">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF_LOW_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF_LOW_POWER&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) For a better consumption, if high-speed is not needed. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00491">491</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9206cdcb2d0322b96205374836031fbb" name="a9206cdcb2d0322b96205374836031fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9206cdcb2d0322b96205374836031fbb">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a1700747a24654ebbfde231ad9c514d57">UOTGHS_HSTCTRL_SPDCONF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) Mode Configuration </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00488">488</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0dbbed989db5285f4560d6b00c5ad4bc" name="a0dbbed989db5285f4560d6b00c5ad4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbbed989db5285f4560d6b00c5ad4bc">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTCTRL) The host starts in full-speed mode and performs a high-speed reset to switch to the high-speed mode if the downstream peripheral is high-speed capable. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00490">490</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1700747a24654ebbfde231ad9c514d57" name="a1700747a24654ebbfde231ad9c514d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1700747a24654ebbfde231ad9c514d57">&#9670;&#160;</a></span>UOTGHS_HSTCTRL_SPDCONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTCTRL_SPDCONF_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00487">487</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa4c6ece214582d52bf721e8a8b01064e" name="aa4c6ece214582d52bf721e8a8b01064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c6ece214582d52bf721e8a8b01064e">&#9670;&#160;</a></span>UOTGHS_HSTDMAADDRESS_BUFF_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMAADDRESS_BUFF_ADD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#aa15689a12386e29837cab3465fca7b98">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ab4482aa2de2795e0243bfa780c8849f1">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00836">836</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa15689a12386e29837cab3465fca7b98" name="aa15689a12386e29837cab3465fca7b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa15689a12386e29837cab3465fca7b98">&#9670;&#160;</a></span>UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#ab4482aa2de2795e0243bfa780c8849f1">UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMAADDRESS) Buffer Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00835">835</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab4482aa2de2795e0243bfa780c8849f1" name="ab4482aa2de2795e0243bfa780c8849f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4482aa2de2795e0243bfa780c8849f1">&#9670;&#160;</a></span>UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00834">834</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a996a51783844e4f98175bec36011b646" name="a996a51783844e4f98175bec36011b646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996a51783844e4f98175bec36011b646">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_BUFF_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_BUFF_LENGTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#af080e272fc33d3c2a38d4b3f0826f86d">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a6c1d426a71a0c06a949ea8819a20469b">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00848">848</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af080e272fc33d3c2a38d4b3f0826f86d" name="af080e272fc33d3c2a38d4b3f0826f86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af080e272fc33d3c2a38d4b3f0826f86d">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a6c1d426a71a0c06a949ea8819a20469b">UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) Buffer Byte Length (Write-only) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00847">847</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6c1d426a71a0c06a949ea8819a20469b" name="a6c1d426a71a0c06a949ea8819a20469b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1d426a71a0c06a949ea8819a20469b">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00846">846</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa38f4b76c4bc91f8ab395fdee52b9d86" name="aa38f4b76c4bc91f8ab395fdee52b9d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa38f4b76c4bc91f8ab395fdee52b9d86">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_BURST_LCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_BURST_LCK&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) Burst Lock Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00845">845</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5b57baa055d4dd33cbcffd3b2e622790" name="a5b57baa055d4dd33cbcffd3b2e622790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b57baa055d4dd33cbcffd3b2e622790">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_CHANN_ENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_CHANN_ENB&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) Channel Enable Command </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00838">838</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af9179e6da31fbfeb1603abe15f591964" name="af9179e6da31fbfeb1603abe15f591964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9179e6da31fbfeb1603abe15f591964">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_DESC_LD_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_DESC_LD_IT&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) Descriptor Loaded Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00844">844</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a589c29ef4c4e84a43b08bbbab8e51590" name="a589c29ef4c4e84a43b08bbbab8e51590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589c29ef4c4e84a43b08bbbab8e51590">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_END_B_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_END_B_EN&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) End of Buffer Enable Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00841">841</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5a78824a6bd46a1d2c15b6267e6370bb" name="a5a78824a6bd46a1d2c15b6267e6370bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a78824a6bd46a1d2c15b6267e6370bb">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_END_BUFFIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_END_BUFFIT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) End of Buffer Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00843">843</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aeed26911146c082d789d9ce32f7989c5" name="aeed26911146c082d789d9ce32f7989c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed26911146c082d789d9ce32f7989c5">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_END_TR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_END_TR_EN&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) End of Transfer Enable (Control) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00840">840</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4aa91ba9ced728307d036878c1c22933" name="a4aa91ba9ced728307d036878c1c22933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa91ba9ced728307d036878c1c22933">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_END_TR_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_END_TR_IT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) End of Transfer Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00842">842</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aea0ce3217241718efa7ffa26c5e98908" name="aea0ce3217241718efa7ffa26c5e98908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0ce3217241718efa7ffa26c5e98908">&#9670;&#160;</a></span>UOTGHS_HSTDMACONTROL_LDNXT_DSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMACONTROL_LDNXT_DSC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMACONTROL) Load Next Channel Transfer Descriptor Enable Command </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00839">839</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae41207ba629398663815f43de6f532a1" name="ae41207ba629398663815f43de6f532a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41207ba629398663815f43de6f532a1">&#9670;&#160;</a></span>UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a1372d3f4dbfd54aeb9d7758798660990">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a8ddae470bf409199dd015c4bc19d2af9">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00832">832</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1372d3f4dbfd54aeb9d7758798660990" name="a1372d3f4dbfd54aeb9d7758798660990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1372d3f4dbfd54aeb9d7758798660990">&#9670;&#160;</a></span>UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a8ddae470bf409199dd015c4bc19d2af9">UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMANXTDSC) Next Descriptor Address </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00831">831</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8ddae470bf409199dd015c4bc19d2af9" name="a8ddae470bf409199dd015c4bc19d2af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ddae470bf409199dd015c4bc19d2af9">&#9670;&#160;</a></span>UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00830">830</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4ec420d88508b1cee3bacad9732169dc" name="a4ec420d88508b1cee3bacad9732169dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec420d88508b1cee3bacad9732169dc">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_BUFF_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_BUFF_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a754492b5ea32b5bbdc86cdfe49ddec40">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a9f3d15cd72531f8073fbf27d22d1d820">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00857">857</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a754492b5ea32b5bbdc86cdfe49ddec40" name="a754492b5ea32b5bbdc86cdfe49ddec40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a754492b5ea32b5bbdc86cdfe49ddec40">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="uotghs_8h.html#a9f3d15cd72531f8073fbf27d22d1d820">UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMASTATUS) Buffer Byte Count </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00856">856</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9f3d15cd72531f8073fbf27d22d1d820" name="a9f3d15cd72531f8073fbf27d22d1d820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3d15cd72531f8073fbf27d22d1d820">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00855">855</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a931b32b981f911dc8d89a55c629459dc" name="a931b32b981f911dc8d89a55c629459dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931b32b981f911dc8d89a55c629459dc">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_CHANN_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_CHANN_ACT&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMASTATUS) Channel Active Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00851">851</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9f245c1fef85226bc03d36a346595097" name="a9f245c1fef85226bc03d36a346595097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f245c1fef85226bc03d36a346595097">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_CHANN_ENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_CHANN_ENB&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMASTATUS) Channel Enable Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00850">850</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a811a9eb14f7ea535708f034c158cdccc" name="a811a9eb14f7ea535708f034c158cdccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811a9eb14f7ea535708f034c158cdccc">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_DESC_LDST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_DESC_LDST&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMASTATUS) Descriptor Loaded Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00854">854</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad48a5108fec2b6505e73d6c5429d4708" name="ad48a5108fec2b6505e73d6c5429d4708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48a5108fec2b6505e73d6c5429d4708">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_END_BF_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_END_BF_ST&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMASTATUS) End of Channel Buffer Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00853">853</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0c2c7392e0cc7ca2081fda67e5403b6f" name="a0c2c7392e0cc7ca2081fda67e5403b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2c7392e0cc7ca2081fda67e5403b6f">&#9670;&#160;</a></span>UOTGHS_HSTDMASTATUS_END_TR_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTDMASTATUS_END_TR_ST&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTDMASTATUS) End of Channel Transfer Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00852">852</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a36437c661e67caadcd915af2f61aad85" name="a36437c661e67caadcd915af2f61aad85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36437c661e67caadcd915af2f61aad85">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_FLENHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_FLENHIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a0b051004cccc73d68ea293b0a79890e0">UOTGHS_HSTFNUM_FLENHIGH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a3acbe724322add5a81da0f68ccd21696">UOTGHS_HSTFNUM_FLENHIGH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00640">640</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0b051004cccc73d68ea293b0a79890e0" name="a0b051004cccc73d68ea293b0a79890e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b051004cccc73d68ea293b0a79890e0">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_FLENHIGH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_FLENHIGH_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#a3acbe724322add5a81da0f68ccd21696">UOTGHS_HSTFNUM_FLENHIGH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTFNUM) Frame Length </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00639">639</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3acbe724322add5a81da0f68ccd21696" name="a3acbe724322add5a81da0f68ccd21696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acbe724322add5a81da0f68ccd21696">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_FLENHIGH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_FLENHIGH_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00638">638</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad48c8322db38d12c0b6edf113ccebdfc" name="ad48c8322db38d12c0b6edf113ccebdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48c8322db38d12c0b6edf113ccebdfc">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_FNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_FNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ac5e7302c1651f36233f51f2acc55f77f">UOTGHS_HSTFNUM_FNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a7c5b14de76bd8089fdc835905c8bfda7">UOTGHS_HSTFNUM_FNUM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00637">637</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac5e7302c1651f36233f51f2acc55f77f" name="ac5e7302c1651f36233f51f2acc55f77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e7302c1651f36233f51f2acc55f77f">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_FNUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_FNUM_Msk&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a7c5b14de76bd8089fdc835905c8bfda7">UOTGHS_HSTFNUM_FNUM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTFNUM) Frame Number </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00636">636</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7c5b14de76bd8089fdc835905c8bfda7" name="a7c5b14de76bd8089fdc835905c8bfda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5b14de76bd8089fdc835905c8bfda7">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_FNUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_FNUM_Pos&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00635">635</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a12397fec8f1af5902093cc5bf9462e04" name="a12397fec8f1af5902093cc5bf9462e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12397fec8f1af5902093cc5bf9462e04">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_MFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_MFNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ad92f6013771071482937a77d8399f9aa">UOTGHS_HSTFNUM_MFNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a2c13e9e98f48c85d5d3608ca6edcb4aa">UOTGHS_HSTFNUM_MFNUM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00634">634</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad92f6013771071482937a77d8399f9aa" name="ad92f6013771071482937a77d8399f9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92f6013771071482937a77d8399f9aa">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_MFNUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_MFNUM_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#a2c13e9e98f48c85d5d3608ca6edcb4aa">UOTGHS_HSTFNUM_MFNUM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTFNUM) Micro Frame Number </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00633">633</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2c13e9e98f48c85d5d3608ca6edcb4aa" name="a2c13e9e98f48c85d5d3608ca6edcb4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c13e9e98f48c85d5d3608ca6edcb4aa">&#9670;&#160;</a></span>UOTGHS_HSTFNUM_MFNUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTFNUM_MFNUM_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00632">632</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3a094b0e7f641936c49dd7564f515b4a" name="a3a094b0e7f641936c49dd7564f515b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a094b0e7f641936c49dd7564f515b4a">&#9670;&#160;</a></span>UOTGHS_HSTICR_DCONNIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_DCONNIC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) Device Connection Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00519">519</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a53a9b00f03cdfacfa7cff55e91b07d47" name="a53a9b00f03cdfacfa7cff55e91b07d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a9b00f03cdfacfa7cff55e91b07d47">&#9670;&#160;</a></span>UOTGHS_HSTICR_DDISCIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_DDISCIC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) Device Disconnection Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00520">520</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9c1f64b0e648db269a16dfc522b7194e" name="a9c1f64b0e648db269a16dfc522b7194e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1f64b0e648db269a16dfc522b7194e">&#9670;&#160;</a></span>UOTGHS_HSTICR_HSOFIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_HSOFIC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) Host Start of Frame Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00524">524</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a87bfe7c6de9775cad9b68aac97ace2b5" name="a87bfe7c6de9775cad9b68aac97ace2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87bfe7c6de9775cad9b68aac97ace2b5">&#9670;&#160;</a></span>UOTGHS_HSTICR_HWUPIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_HWUPIC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) Host Wake-Up Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00525">525</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a633fde655b70b0bc3fb2f58b6fee3b08" name="a633fde655b70b0bc3fb2f58b6fee3b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633fde655b70b0bc3fb2f58b6fee3b08">&#9670;&#160;</a></span>UOTGHS_HSTICR_RSMEDIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_RSMEDIC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) Downstream Resume Sent Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00522">522</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a348777c9d470be239affd8b75ba99362" name="a348777c9d470be239affd8b75ba99362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348777c9d470be239affd8b75ba99362">&#9670;&#160;</a></span>UOTGHS_HSTICR_RSTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_RSTIC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) USB Reset Sent Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00521">521</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a77bfc5cd5c0b35222eb8b25175d97c4f" name="a77bfc5cd5c0b35222eb8b25175d97c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bfc5cd5c0b35222eb8b25175d97c4f">&#9670;&#160;</a></span>UOTGHS_HSTICR_RXRSMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTICR_RXRSMIC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTICR) Upstream Resume Received Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00523">523</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab1102b1592267c1e38be9b01482f3d7a" name="ab1102b1592267c1e38be9b01482f3d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1102b1592267c1e38be9b01482f3d7a">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DCONNIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DCONNIEC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Device Connection Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00565">565</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a65c9aafb29edd2d092dc7d891e5efed8" name="a65c9aafb29edd2d092dc7d891e5efed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c9aafb29edd2d092dc7d891e5efed8">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DDISCIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DDISCIEC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Device Disconnection Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00566">566</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad16a47e0ef6420b71df4dae0db6a159b" name="ad16a47e0ef6420b71df4dae0db6a159b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16a47e0ef6420b71df4dae0db6a159b">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) DMA Channel 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00582">582</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac564fd375293bb17982bbe12ba5e8494" name="ac564fd375293bb17982bbe12ba5e8494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac564fd375293bb17982bbe12ba5e8494">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) DMA Channel 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00583">583</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa757a0a97ccf7a99a507aed509b71855" name="aa757a0a97ccf7a99a507aed509b71855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa757a0a97ccf7a99a507aed509b71855">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) DMA Channel 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00584">584</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad9aff8cabe4c53f54848ef7e3c65fc78" name="ad9aff8cabe4c53f54848ef7e3c65fc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9aff8cabe4c53f54848ef7e3c65fc78">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) DMA Channel 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00585">585</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a30fb5d65de012b484f1e518ab86fa4d9" name="a30fb5d65de012b484f1e518ab86fa4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30fb5d65de012b484f1e518ab86fa4d9">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) DMA Channel 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00586">586</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa1ea9cc4c5887ea934d55aebd1b21f47" name="aa1ea9cc4c5887ea934d55aebd1b21f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ea9cc4c5887ea934d55aebd1b21f47">&#9670;&#160;</a></span>UOTGHS_HSTIDR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) DMA Channel 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00587">587</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a012e7a0edc33fc09d6babd18eeff9360" name="a012e7a0edc33fc09d6babd18eeff9360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012e7a0edc33fc09d6babd18eeff9360">&#9670;&#160;</a></span>UOTGHS_HSTIDR_HSOFIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_HSOFIEC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Host Start of Frame Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00570">570</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a16b64f0774c8da71298387aa7bfe4fe7" name="a16b64f0774c8da71298387aa7bfe4fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b64f0774c8da71298387aa7bfe4fe7">&#9670;&#160;</a></span>UOTGHS_HSTIDR_HWUPIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_HWUPIEC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Host Wake-Up Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00571">571</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6b95c60c40140bd03bd3ee3560b38942" name="a6b95c60c40140bd03bd3ee3560b38942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b95c60c40140bd03bd3ee3560b38942">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00572">572</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a18e8161efc9855a32d5579433075e3d2" name="a18e8161efc9855a32d5579433075e3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e8161efc9855a32d5579433075e3d2">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00573">573</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6577bb92d73c209c9a48e2313d7947ec" name="a6577bb92d73c209c9a48e2313d7947ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6577bb92d73c209c9a48e2313d7947ec">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00574">574</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0626fb700026dc63b9c307026f92c402" name="a0626fb700026dc63b9c307026f92c402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0626fb700026dc63b9c307026f92c402">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00575">575</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab5c8a389f6b18e55de2fd2337dbbc1d3" name="ab5c8a389f6b18e55de2fd2337dbbc1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c8a389f6b18e55de2fd2337dbbc1d3">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00576">576</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a309cac45ed75066fe21c6f3aff36ad32" name="a309cac45ed75066fe21c6f3aff36ad32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309cac45ed75066fe21c6f3aff36ad32">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00577">577</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6831aa19b884f5c9a62970ca0ffd06ad" name="a6831aa19b884f5c9a62970ca0ffd06ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6831aa19b884f5c9a62970ca0ffd06ad">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00578">578</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa975fab79146fd2d83e710bfe7d43321" name="aa975fab79146fd2d83e710bfe7d43321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa975fab79146fd2d83e710bfe7d43321">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 7 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00579">579</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab53f0c2874efe0a8f2b744b17526dfa8" name="ab53f0c2874efe0a8f2b744b17526dfa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53f0c2874efe0a8f2b744b17526dfa8">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 8 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00580">580</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2d8093919ce5cf9a98cfbebc00fdbc07" name="a2d8093919ce5cf9a98cfbebc00fdbc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8093919ce5cf9a98cfbebc00fdbc07">&#9670;&#160;</a></span>UOTGHS_HSTIDR_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Pipe 9 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00581">581</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac3ea77b2fc27d8c2742020749d1c7297" name="ac3ea77b2fc27d8c2742020749d1c7297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ea77b2fc27d8c2742020749d1c7297">&#9670;&#160;</a></span>UOTGHS_HSTIDR_RSMEDIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_RSMEDIEC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Downstream Resume Sent Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00568">568</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a455f20f6df5445546ca14d15aa2a6fec" name="a455f20f6df5445546ca14d15aa2a6fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455f20f6df5445546ca14d15aa2a6fec">&#9670;&#160;</a></span>UOTGHS_HSTIDR_RSTIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_RSTIEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) USB Reset Sent Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00567">567</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae65b461425ac443f4255504bfa625625" name="ae65b461425ac443f4255504bfa625625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65b461425ac443f4255504bfa625625">&#9670;&#160;</a></span>UOTGHS_HSTIDR_RXRSMIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIDR_RXRSMIEC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIDR) Upstream Resume Received Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00569">569</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0998d9757e298c43e8032da92ff027dd" name="a0998d9757e298c43e8032da92ff027dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0998d9757e298c43e8032da92ff027dd">&#9670;&#160;</a></span>UOTGHS_HSTIER_DCONNIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DCONNIES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Device Connection Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00589">589</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a58a2de3a75d2722bf27816bf57a51e12" name="a58a2de3a75d2722bf27816bf57a51e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a2de3a75d2722bf27816bf57a51e12">&#9670;&#160;</a></span>UOTGHS_HSTIER_DDISCIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DDISCIES&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Device Disconnection Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00590">590</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aca8d9f354566596c031237ebb7cd6eef" name="aca8d9f354566596c031237ebb7cd6eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8d9f354566596c031237ebb7cd6eef">&#9670;&#160;</a></span>UOTGHS_HSTIER_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) DMA Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00606">606</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aad0216f70f3883f29bd984deedd28b15" name="aad0216f70f3883f29bd984deedd28b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0216f70f3883f29bd984deedd28b15">&#9670;&#160;</a></span>UOTGHS_HSTIER_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) DMA Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00607">607</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af4b4d2ef112d0ac9bf7db25bcdb0de15" name="af4b4d2ef112d0ac9bf7db25bcdb0de15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b4d2ef112d0ac9bf7db25bcdb0de15">&#9670;&#160;</a></span>UOTGHS_HSTIER_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) DMA Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00608">608</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aba248e08b175c876f57621c993d7655e" name="aba248e08b175c876f57621c993d7655e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba248e08b175c876f57621c993d7655e">&#9670;&#160;</a></span>UOTGHS_HSTIER_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) DMA Channel 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00609">609</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6d4b3f01840e01a162e5b0e6339dcfc6" name="a6d4b3f01840e01a162e5b0e6339dcfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4b3f01840e01a162e5b0e6339dcfc6">&#9670;&#160;</a></span>UOTGHS_HSTIER_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) DMA Channel 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00610">610</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a89a96357eb4e3c4244efcb5dfa60908c" name="a89a96357eb4e3c4244efcb5dfa60908c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a96357eb4e3c4244efcb5dfa60908c">&#9670;&#160;</a></span>UOTGHS_HSTIER_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) DMA Channel 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00611">611</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa77c061cde6a12ee29f4cd59a316acb3" name="aa77c061cde6a12ee29f4cd59a316acb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77c061cde6a12ee29f4cd59a316acb3">&#9670;&#160;</a></span>UOTGHS_HSTIER_HSOFIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_HSOFIES&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Host Start of Frame Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00594">594</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae2e9bf02f22a7c8298e3d98ad5cf4fee" name="ae2e9bf02f22a7c8298e3d98ad5cf4fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e9bf02f22a7c8298e3d98ad5cf4fee">&#9670;&#160;</a></span>UOTGHS_HSTIER_HWUPIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_HWUPIES&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Host Wake-Up Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00595">595</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a205dee8cb381eaec17ccf2c7b7708fab" name="a205dee8cb381eaec17ccf2c7b7708fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205dee8cb381eaec17ccf2c7b7708fab">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00596">596</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a78f25faac02d2277a1a118c503d10fbc" name="a78f25faac02d2277a1a118c503d10fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f25faac02d2277a1a118c503d10fbc">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00597">597</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1bbf58bf8224a7f38d0db50bedb75b1a" name="a1bbf58bf8224a7f38d0db50bedb75b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbf58bf8224a7f38d0db50bedb75b1a">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00598">598</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a968443688354118c5f0e23a2abdb203d" name="a968443688354118c5f0e23a2abdb203d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968443688354118c5f0e23a2abdb203d">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00599">599</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aec633cf93bc9455df3af98923fb79909" name="aec633cf93bc9455df3af98923fb79909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec633cf93bc9455df3af98923fb79909">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00600">600</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad33893fe4cb5b017308db9ceb21544be" name="ad33893fe4cb5b017308db9ceb21544be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33893fe4cb5b017308db9ceb21544be">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00601">601</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae68a73908dc1414374cea97ddd460d16" name="ae68a73908dc1414374cea97ddd460d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae68a73908dc1414374cea97ddd460d16">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00602">602</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a002663d9bcecca2f842c87b16b6ebdb9" name="a002663d9bcecca2f842c87b16b6ebdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002663d9bcecca2f842c87b16b6ebdb9">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 7 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00603">603</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f3bac2ad49fa440cda64003f12b90c5" name="a1f3bac2ad49fa440cda64003f12b90c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3bac2ad49fa440cda64003f12b90c5">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 8 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00604">604</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aee93697410b5a242d79d86a61c78a327" name="aee93697410b5a242d79d86a61c78a327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee93697410b5a242d79d86a61c78a327">&#9670;&#160;</a></span>UOTGHS_HSTIER_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Pipe 9 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00605">605</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af4e1adefd4ccba751642977f677342bb" name="af4e1adefd4ccba751642977f677342bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e1adefd4ccba751642977f677342bb">&#9670;&#160;</a></span>UOTGHS_HSTIER_RSMEDIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_RSMEDIES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Downstream Resume Sent Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00592">592</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acfd4623c6244956ccb41abedce844e43" name="acfd4623c6244956ccb41abedce844e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd4623c6244956ccb41abedce844e43">&#9670;&#160;</a></span>UOTGHS_HSTIER_RSTIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_RSTIES&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) USB Reset Sent Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00591">591</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a256a4b124b0d4f74e3ddc61586c71ac9" name="a256a4b124b0d4f74e3ddc61586c71ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a256a4b124b0d4f74e3ddc61586c71ac9">&#9670;&#160;</a></span>UOTGHS_HSTIER_RXRSMIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIER_RXRSMIES&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIER) Upstream Resume Received Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00593">593</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3efe327bc77024806f02222cb17405a7" name="a3efe327bc77024806f02222cb17405a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3efe327bc77024806f02222cb17405a7">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DCONNIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DCONNIS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) Device Connection Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00527">527</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a90aa338c34a04628493fcc19bc8bc818" name="a90aa338c34a04628493fcc19bc8bc818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90aa338c34a04628493fcc19bc8bc818">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DDISCIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DDISCIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) Device Disconnection Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00528">528</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7173a61df2867eadd2a86555cd8edb2a" name="a7173a61df2867eadd2a86555cd8edb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7173a61df2867eadd2a86555cd8edb2a">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) DMA Channel 1 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00534">534</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa9472fb92e3475e2352cd8feebb3fb0c" name="aa9472fb92e3475e2352cd8feebb3fb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9472fb92e3475e2352cd8feebb3fb0c">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) DMA Channel 2 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00535">535</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa09e82e0b5c588f59f134d3869e519df" name="aa09e82e0b5c588f59f134d3869e519df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09e82e0b5c588f59f134d3869e519df">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) DMA Channel 3 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00536">536</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a45362041d4d13ea7a8e6d20cb76cbff2" name="a45362041d4d13ea7a8e6d20cb76cbff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45362041d4d13ea7a8e6d20cb76cbff2">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) DMA Channel 4 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00537">537</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abe5949b8101e85b38b2db869e3b74d52" name="abe5949b8101e85b38b2db869e3b74d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5949b8101e85b38b2db869e3b74d52">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) DMA Channel 5 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00538">538</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af525c74d4a3a3890c2de766dfc4db177" name="af525c74d4a3a3890c2de766dfc4db177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af525c74d4a3a3890c2de766dfc4db177">&#9670;&#160;</a></span>UOTGHS_HSTIFR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) DMA Channel 6 Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00539">539</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a01d1588e2492a053ad70b4a941254693" name="a01d1588e2492a053ad70b4a941254693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d1588e2492a053ad70b4a941254693">&#9670;&#160;</a></span>UOTGHS_HSTIFR_HSOFIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_HSOFIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) Host Start of Frame Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00532">532</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aab7a8030262fc57cadda9c9462a26112" name="aab7a8030262fc57cadda9c9462a26112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7a8030262fc57cadda9c9462a26112">&#9670;&#160;</a></span>UOTGHS_HSTIFR_HWUPIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_HWUPIS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) Host Wake-Up Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00533">533</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4cd9b485fff5410030f5c5f75e81d57c" name="a4cd9b485fff5410030f5c5f75e81d57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd9b485fff5410030f5c5f75e81d57c">&#9670;&#160;</a></span>UOTGHS_HSTIFR_RSMEDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_RSMEDIS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) Downstream Resume Sent Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00530">530</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f675a4a1a9c28145ac599d9de20de07" name="a1f675a4a1a9c28145ac599d9de20de07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f675a4a1a9c28145ac599d9de20de07">&#9670;&#160;</a></span>UOTGHS_HSTIFR_RSTIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_RSTIS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) USB Reset Sent Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00529">529</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a66486751195679a290c82c537442c8dd" name="a66486751195679a290c82c537442c8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66486751195679a290c82c537442c8dd">&#9670;&#160;</a></span>UOTGHS_HSTIFR_RXRSMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIFR_RXRSMIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIFR) Upstream Resume Received Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00531">531</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aac98355f3c6224a9d672cbf69a9a541b" name="aac98355f3c6224a9d672cbf69a9a541b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac98355f3c6224a9d672cbf69a9a541b">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DCONNIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DCONNIE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Device Connection Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00541">541</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9fcf66641fd8ed6c13205ed679316d37" name="a9fcf66641fd8ed6c13205ed679316d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fcf66641fd8ed6c13205ed679316d37">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DDISCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DDISCIE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Device Disconnection Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00542">542</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a818a2106a64f043ef12227b22f1bf242" name="a818a2106a64f043ef12227b22f1bf242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818a2106a64f043ef12227b22f1bf242">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) DMA Channel 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00558">558</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5ab0601157e122d151fe439348d6c123" name="a5ab0601157e122d151fe439348d6c123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab0601157e122d151fe439348d6c123">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) DMA Channel 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00559">559</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaf179e077bf9be4535c610c6af6b5502" name="aaf179e077bf9be4535c610c6af6b5502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf179e077bf9be4535c610c6af6b5502">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) DMA Channel 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00560">560</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a913ff649f5c555780fe2815a63f612e9" name="a913ff649f5c555780fe2815a63f612e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913ff649f5c555780fe2815a63f612e9">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) DMA Channel 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00561">561</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a76180cb8e5fda9b61fb4d18e219f80db" name="a76180cb8e5fda9b61fb4d18e219f80db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76180cb8e5fda9b61fb4d18e219f80db">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) DMA Channel 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00562">562</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a53604db2eda079a30427f4492ddff8db" name="a53604db2eda079a30427f4492ddff8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53604db2eda079a30427f4492ddff8db">&#9670;&#160;</a></span>UOTGHS_HSTIMR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) DMA Channel 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00563">563</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af65c815c61a2623271484c88fd3f5d4f" name="af65c815c61a2623271484c88fd3f5d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65c815c61a2623271484c88fd3f5d4f">&#9670;&#160;</a></span>UOTGHS_HSTIMR_HSOFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_HSOFIE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Host Start of Frame Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00546">546</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad8a034d14d8c833fe9b6da934d8ca4e2" name="ad8a034d14d8c833fe9b6da934d8ca4e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a034d14d8c833fe9b6da934d8ca4e2">&#9670;&#160;</a></span>UOTGHS_HSTIMR_HWUPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_HWUPIE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Host Wake-Up Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00547">547</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a26c6a252472ced10b581b6be4b58ea30" name="a26c6a252472ced10b581b6be4b58ea30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c6a252472ced10b581b6be4b58ea30">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00548">548</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abf8b7c9b20d6a7d29c7a291730b51093" name="abf8b7c9b20d6a7d29c7a291730b51093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8b7c9b20d6a7d29c7a291730b51093">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00549">549</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7b1ab018a85fa4200e5366ff7f5bada5" name="a7b1ab018a85fa4200e5366ff7f5bada5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1ab018a85fa4200e5366ff7f5bada5">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00550">550</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4a86c34d302b1cc255af5eac556fd8f1" name="a4a86c34d302b1cc255af5eac556fd8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a86c34d302b1cc255af5eac556fd8f1">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00551">551</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa79ee1e6c8bbdedd2616683f70782f4b" name="aa79ee1e6c8bbdedd2616683f70782f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79ee1e6c8bbdedd2616683f70782f4b">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00552">552</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6bf43c81e4d507d985990689110df50d" name="a6bf43c81e4d507d985990689110df50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf43c81e4d507d985990689110df50d">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00553">553</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0c50e6b6053b6ebaf0ea13f729b78d02" name="a0c50e6b6053b6ebaf0ea13f729b78d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c50e6b6053b6ebaf0ea13f729b78d02">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00554">554</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0fcadaee0c6daf1d8a6e9c447426cd71" name="a0fcadaee0c6daf1d8a6e9c447426cd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fcadaee0c6daf1d8a6e9c447426cd71">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 7 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00555">555</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae778c9ce7231d7551937bcc60b0908d7" name="ae778c9ce7231d7551937bcc60b0908d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae778c9ce7231d7551937bcc60b0908d7">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 8 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00556">556</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab97c9eb8848d7e2d08caec5830d40542" name="ab97c9eb8848d7e2d08caec5830d40542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97c9eb8848d7e2d08caec5830d40542">&#9670;&#160;</a></span>UOTGHS_HSTIMR_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Pipe 9 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00557">557</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aabe8e3d68a72ba6c824b18e0f01e4650" name="aabe8e3d68a72ba6c824b18e0f01e4650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe8e3d68a72ba6c824b18e0f01e4650">&#9670;&#160;</a></span>UOTGHS_HSTIMR_RSMEDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_RSMEDIE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Downstream Resume Sent Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00544">544</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1f3cf82481deba5c12d2afdc45aa25af" name="a1f3cf82481deba5c12d2afdc45aa25af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3cf82481deba5c12d2afdc45aa25af">&#9670;&#160;</a></span>UOTGHS_HSTIMR_RSTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_RSTIE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) USB Reset Sent Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00543">543</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac00a6227b53d228cca4ad01f590186cb" name="ac00a6227b53d228cca4ad01f590186cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00a6227b53d228cca4ad01f590186cb">&#9670;&#160;</a></span>UOTGHS_HSTIMR_RXRSMIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTIMR_RXRSMIE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTIMR) Upstream Resume Received Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00545">545</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa54aaac15205690105e39cb77d98a58e" name="aa54aaac15205690105e39cb77d98a58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa54aaac15205690105e39cb77d98a58e">&#9670;&#160;</a></span>UOTGHS_HSTISR_DCONNI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DCONNI&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Device Connection Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00495">495</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7caa166425b939c4ab770382cc9fcf7d" name="a7caa166425b939c4ab770382cc9fcf7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7caa166425b939c4ab770382cc9fcf7d">&#9670;&#160;</a></span>UOTGHS_HSTISR_DDISCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DDISCI&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Device Disconnection Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00496">496</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad6a6c9ee614bedac42f07ede477fa4da" name="ad6a6c9ee614bedac42f07ede477fa4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a6c9ee614bedac42f07ede477fa4da">&#9670;&#160;</a></span>UOTGHS_HSTISR_DMA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DMA_1&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) DMA Channel 1 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00512">512</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0cc84b4059203af9db564a194ab04d9c" name="a0cc84b4059203af9db564a194ab04d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc84b4059203af9db564a194ab04d9c">&#9670;&#160;</a></span>UOTGHS_HSTISR_DMA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DMA_2&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) DMA Channel 2 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00513">513</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0b2796c39c7cdea53e646a13e03c319a" name="a0b2796c39c7cdea53e646a13e03c319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2796c39c7cdea53e646a13e03c319a">&#9670;&#160;</a></span>UOTGHS_HSTISR_DMA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DMA_3&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) DMA Channel 3 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00514">514</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afa0472df87d9534463c54f81703f442b" name="afa0472df87d9534463c54f81703f442b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0472df87d9534463c54f81703f442b">&#9670;&#160;</a></span>UOTGHS_HSTISR_DMA_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DMA_4&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) DMA Channel 4 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00515">515</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0288f90a45958600e8db61141e0d93d3" name="a0288f90a45958600e8db61141e0d93d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0288f90a45958600e8db61141e0d93d3">&#9670;&#160;</a></span>UOTGHS_HSTISR_DMA_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DMA_5&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) DMA Channel 5 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00516">516</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a03bc0123972ff8185dc40f9aa6df2b74" name="a03bc0123972ff8185dc40f9aa6df2b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03bc0123972ff8185dc40f9aa6df2b74">&#9670;&#160;</a></span>UOTGHS_HSTISR_DMA_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_DMA_6&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) DMA Channel 6 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00517">517</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a78c19229141657312ed39c8a0bba457a" name="a78c19229141657312ed39c8a0bba457a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c19229141657312ed39c8a0bba457a">&#9670;&#160;</a></span>UOTGHS_HSTISR_HSOFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_HSOFI&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Host Start of Frame Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00500">500</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abb140adcfd3c977625c3ad0a2afbaaf1" name="abb140adcfd3c977625c3ad0a2afbaaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb140adcfd3c977625c3ad0a2afbaaf1">&#9670;&#160;</a></span>UOTGHS_HSTISR_HWUPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_HWUPI&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Host Wake-Up Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00501">501</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a202c0ee48d4004e0de8576dec6239415" name="a202c0ee48d4004e0de8576dec6239415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202c0ee48d4004e0de8576dec6239415">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 0 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00502">502</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a928c737377fb5084e95f9db5713f722f" name="a928c737377fb5084e95f9db5713f722f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928c737377fb5084e95f9db5713f722f">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 1 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00503">503</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0cee62df58970aae1adfac08ba6f5c85" name="a0cee62df58970aae1adfac08ba6f5c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cee62df58970aae1adfac08ba6f5c85">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 2 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00504">504</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1ab3b87f21d8be5f5daf55a7f4502ef6" name="a1ab3b87f21d8be5f5daf55a7f4502ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab3b87f21d8be5f5daf55a7f4502ef6">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 3 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00505">505</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9623197a400db95c0f2e29a430e4a32e" name="a9623197a400db95c0f2e29a430e4a32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9623197a400db95c0f2e29a430e4a32e">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 4 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00506">506</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a46bb219b67621668e759fad3c254e288" name="a46bb219b67621668e759fad3c254e288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bb219b67621668e759fad3c254e288">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 5 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00507">507</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae97ce9396635fa350e4a8144a78d0d0e" name="ae97ce9396635fa350e4a8144a78d0d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae97ce9396635fa350e4a8144a78d0d0e">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 6 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00508">508</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a04eaa11e89191fbeffd3dc44710f2dc1" name="a04eaa11e89191fbeffd3dc44710f2dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04eaa11e89191fbeffd3dc44710f2dc1">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_7&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 7 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00509">509</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acd4391fd440c9c510d6d6bedc06efe5d" name="acd4391fd440c9c510d6d6bedc06efe5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4391fd440c9c510d6d6bedc06efe5d">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_8&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 8 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00510">510</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af66b793f272abda001d30d468da7dadf" name="af66b793f272abda001d30d468da7dadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66b793f272abda001d30d468da7dadf">&#9670;&#160;</a></span>UOTGHS_HSTISR_PEP_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_PEP_9&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Pipe 9 Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00511">511</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8f0f0c6137c963110ea376d8f8c595f5" name="a8f0f0c6137c963110ea376d8f8c595f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0f0c6137c963110ea376d8f8c595f5">&#9670;&#160;</a></span>UOTGHS_HSTISR_RSMEDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_RSMEDI&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Downstream Resume Sent Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00498">498</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2e0f1fc518e91381a3b2584c3a561489" name="a2e0f1fc518e91381a3b2584c3a561489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0f1fc518e91381a3b2584c3a561489">&#9670;&#160;</a></span>UOTGHS_HSTISR_RSTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_RSTI&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) USB Reset Sent Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00497">497</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad5e383f85c52bfa0c7e89d3c3584ce0f" name="ad5e383f85c52bfa0c7e89d3c3584ce0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e383f85c52bfa0c7e89d3c3584ce0f">&#9670;&#160;</a></span>UOTGHS_HSTISR_RXRSMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTISR_RXRSMI&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTISR) Upstream Resume Received Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00499">499</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acad5c62f872e58cb665d425d2ba8cff9" name="acad5c62f872e58cb665d425d2ba8cff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad5c62f872e58cb665d425d2ba8cff9">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 0 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00613">613</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a021e1f5a5e19e7798d53ccb9ab1f8994" name="a021e1f5a5e19e7798d53ccb9ab1f8994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021e1f5a5e19e7798d53ccb9ab1f8994">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 1 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00614">614</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7277de1d3a90da08f554b3f2388366f1" name="a7277de1d3a90da08f554b3f2388366f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7277de1d3a90da08f554b3f2388366f1">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 2 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00615">615</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a103f6a2b8b024da83a99c4c807191134" name="a103f6a2b8b024da83a99c4c807191134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103f6a2b8b024da83a99c4c807191134">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 3 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00616">616</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6dae744104ce22f27853fb49c1244994" name="a6dae744104ce22f27853fb49c1244994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dae744104ce22f27853fb49c1244994">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 4 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00617">617</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aad0f9bae70d89f321ab0c976313886ab" name="aad0f9bae70d89f321ab0c976313886ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0f9bae70d89f321ab0c976313886ab">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 5 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00618">618</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af823d25da8aaac9de8d38908526d1faf" name="af823d25da8aaac9de8d38908526d1faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af823d25da8aaac9de8d38908526d1faf">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 6 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00619">619</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a76cf43f2e2866599abfcaa2316cbb7dd" name="a76cf43f2e2866599abfcaa2316cbb7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76cf43f2e2866599abfcaa2316cbb7dd">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 7 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00620">620</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af33a59069f075de031cc4e39e62303ef" name="af33a59069f075de031cc4e39e62303ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33a59069f075de031cc4e39e62303ef">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PEN8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 8 Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00621">621</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab175cd92a2fd84615eeb31154524d93b" name="ab175cd92a2fd84615eeb31154524d93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab175cd92a2fd84615eeb31154524d93b">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 0 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00622">622</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4dc76317a795da6f94faea5bfb1e4041" name="a4dc76317a795da6f94faea5bfb1e4041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc76317a795da6f94faea5bfb1e4041">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 1 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00623">623</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaaae085c245280d31ab42ab351c70845" name="aaaae085c245280d31ab42ab351c70845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaae085c245280d31ab42ab351c70845">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 2 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00624">624</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9d043a9c2ea97df45fad4dfe9759afbb" name="a9d043a9c2ea97df45fad4dfe9759afbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d043a9c2ea97df45fad4dfe9759afbb">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 3 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00625">625</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a343dfc258ff27cc04d3376e2b5de85ed" name="a343dfc258ff27cc04d3376e2b5de85ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343dfc258ff27cc04d3376e2b5de85ed">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 4 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00626">626</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9adeb72d0a3249774a80b7fd543c09ae" name="a9adeb72d0a3249774a80b7fd543c09ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adeb72d0a3249774a80b7fd543c09ae">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 5 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00627">627</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac40a8c58541b1d748aaed3a88cb48cf6" name="ac40a8c58541b1d748aaed3a88cb48cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40a8c58541b1d748aaed3a88cb48cf6">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 6 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00628">628</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a30e8552db280b5910f16721d70050874" name="a30e8552db280b5910f16721d70050874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e8552db280b5910f16721d70050874">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 7 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00629">629</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af42f736d393f5460e64a8aad39df4907" name="af42f736d393f5460e64a8aad39df4907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42f736d393f5460e64a8aad39df4907">&#9670;&#160;</a></span>UOTGHS_HSTPIP_PRST8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIP_PRST8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIP) Pipe 8 Reset </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00630">630</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af76df647c0e498d2560ec8120ef75372" name="af76df647c0e498d2560ec8120ef75372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76df647c0e498d2560ec8120ef75372">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_ALLOC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Memory Allocate </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00675">675</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aea9bcb39b000dd0601214a55e1c600a0" name="aea9bcb39b000dd0601214a55e1c600a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9bcb39b000dd0601214a55e1c600a0">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_AUTOSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_AUTOSW&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Automatic Switch </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00699">699</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a417c7dd3f71b04e967ce75155f07a182" name="a417c7dd3f71b04e967ce75155f07a182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417c7dd3f71b04e967ce75155f07a182">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_BINTERVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_BINTERVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adeb65b5b17a09e352ee0d5bbbd9957a3">UOTGHS_HSTPIPCFG_BINTERVAL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a3797a46306e27b45c59464a37c73af59">UOTGHS_HSTPIPCFG_BINTERVAL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00716">716</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adeb65b5b17a09e352ee0d5bbbd9957a3" name="adeb65b5b17a09e352ee0d5bbbd9957a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb65b5b17a09e352ee0d5bbbd9957a3">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_BINTERVAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_BINTERVAL_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#a3797a46306e27b45c59464a37c73af59">UOTGHS_HSTPIPCFG_BINTERVAL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Binterval Parameter for the Bulk-Out/Ping Transaction </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00715">715</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3797a46306e27b45c59464a37c73af59" name="a3797a46306e27b45c59464a37c73af59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3797a46306e27b45c59464a37c73af59">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_BINTERVAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_BINTERVAL_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00714">714</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a835e7da6ff8d02f3446d2878fe89b30b" name="a835e7da6ff8d02f3446d2878fe89b30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835e7da6ff8d02f3446d2878fe89b30b">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_INTFRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_INTFRQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#af00ba489717137678e17c4aedeece047">UOTGHS_HSTPIPCFG_INTFRQ_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#afce3d9c91ddafdf4a815fd7287d3e517">UOTGHS_HSTPIPCFG_INTFRQ_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00712">712</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af00ba489717137678e17c4aedeece047" name="af00ba489717137678e17c4aedeece047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00ba489717137678e17c4aedeece047">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_INTFRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_INTFRQ_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#afce3d9c91ddafdf4a815fd7287d3e517">UOTGHS_HSTPIPCFG_INTFRQ_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Interrupt Request Frequency </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00711">711</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afce3d9c91ddafdf4a815fd7287d3e517" name="afce3d9c91ddafdf4a815fd7287d3e517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce3d9c91ddafdf4a815fd7287d3e517">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_INTFRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_INTFRQ_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00710">710</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a02493684c1ef5b74234c7920cbaf818e" name="a02493684c1ef5b74234c7920cbaf818e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02493684c1ef5b74234c7920cbaf818e">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PBK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a7eeb80901fcbda7f2225adae6e8a0c90">UOTGHS_HSTPIPCFG_PBK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d">UOTGHS_HSTPIPCFG_PBK_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00678">678</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae09cca3fff398cc3aa747c641f833789" name="ae09cca3fff398cc3aa747c641f833789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09cca3fff398cc3aa747c641f833789">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PBK_1_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PBK_1_BANK&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Single-bank pipe </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00679">679</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ace69e03667308995207228b0f32e06c8" name="ace69e03667308995207228b0f32e06c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace69e03667308995207228b0f32e06c8">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PBK_2_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PBK_2_BANK&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Double-bank pipe </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00680">680</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a75ec312f5eb01b90f10c8dbc4447c03c" name="a75ec312f5eb01b90f10c8dbc4447c03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ec312f5eb01b90f10c8dbc4447c03c">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PBK_3_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PBK_3_BANK&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Triple-bank pipe </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00681">681</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7eeb80901fcbda7f2225adae6e8a0c90" name="a7eeb80901fcbda7f2225adae6e8a0c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eeb80901fcbda7f2225adae6e8a0c90">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PBK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PBK_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d">UOTGHS_HSTPIPCFG_PBK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00677">677</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d" name="ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0d135d9b1eaeb0ee84ef1d4d5ef3b8d">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PBK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PBK_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00676">676</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae47324ecee84fef150c13e8896f0ab22" name="ae47324ecee84fef150c13e8896f0ab22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47324ecee84fef150c13e8896f0ab22">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PEPNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PEPNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#adf3922949849df74e8ee32c2773cc77e">UOTGHS_HSTPIPCFG_PEPNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#abd9818e52f8027dc8860b5eb4393c9db">UOTGHS_HSTPIPCFG_PEPNUM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00709">709</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adf3922949849df74e8ee32c2773cc77e" name="adf3922949849df74e8ee32c2773cc77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3922949849df74e8ee32c2773cc77e">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PEPNUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PEPNUM_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="uotghs_8h.html#abd9818e52f8027dc8860b5eb4393c9db">UOTGHS_HSTPIPCFG_PEPNUM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Endpoint Number </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00708">708</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abd9818e52f8027dc8860b5eb4393c9db" name="abd9818e52f8027dc8860b5eb4393c9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9818e52f8027dc8860b5eb4393c9db">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PEPNUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PEPNUM_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00707">707</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abe100dfaf7dd06700039b72b08be1cd5" name="abe100dfaf7dd06700039b72b08be1cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe100dfaf7dd06700039b72b08be1cd5">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PINGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PINGEN&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Ping Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00713">713</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa1cc531856064efcbe7f62095ec6ec60" name="aa1cc531856064efcbe7f62095ec6ec60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1cc531856064efcbe7f62095ec6ec60">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a6706ab97fa8860364f485b40dbea74f4">UOTGHS_HSTPIPCFG_PSIZE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a0fb3339673dc777424e110a2d2840ece">UOTGHS_HSTPIPCFG_PSIZE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00684">684</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aec898ae419d772c3e0515175c3d8e158" name="aec898ae419d772c3e0515175c3d8e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec898ae419d772c3e0515175c3d8e158">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 1024 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00692">692</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a603f96cea1c5aacb979243538d375af3" name="a603f96cea1c5aacb979243538d375af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603f96cea1c5aacb979243538d375af3">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_128_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_128_BYTE&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 128 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00689">689</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0321d9cfd168019510df17494ce7ebbc" name="a0321d9cfd168019510df17494ce7ebbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0321d9cfd168019510df17494ce7ebbc">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_16_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_16_BYTE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 16 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00686">686</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5a574377cc418f24b45052a96cb2a50a" name="a5a574377cc418f24b45052a96cb2a50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a574377cc418f24b45052a96cb2a50a">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_256_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_256_BYTE&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 256 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00690">690</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adc70d73d8c51bceeaac55648c23315b2" name="adc70d73d8c51bceeaac55648c23315b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc70d73d8c51bceeaac55648c23315b2">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_32_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_32_BYTE&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 32 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00687">687</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab86b30c29d1334991029ca0b6cbc733a" name="ab86b30c29d1334991029ca0b6cbc733a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86b30c29d1334991029ca0b6cbc733a">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_512_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_512_BYTE&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 512 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00691">691</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae3e73a7441c3f2e4b626c00e9d0bcbcb" name="ae3e73a7441c3f2e4b626c00e9d0bcbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e73a7441c3f2e4b626c00e9d0bcbcb">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_64_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_64_BYTE&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 64 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00688">688</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5ca46b8d501ad0a4e68953f4d647f0a0" name="a5ca46b8d501ad0a4e68953f4d647f0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca46b8d501ad0a4e68953f4d647f0a0">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_8_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_8_BYTE&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) 8 bytes </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00685">685</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6706ab97fa8860364f485b40dbea74f4" name="a6706ab97fa8860364f485b40dbea74f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6706ab97fa8860364f485b40dbea74f4">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="uotghs_8h.html#a0fb3339673dc777424e110a2d2840ece">UOTGHS_HSTPIPCFG_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Size </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00683">683</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0fb3339673dc777424e110a2d2840ece" name="a0fb3339673dc777424e110a2d2840ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb3339673dc777424e110a2d2840ece">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PSIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PSIZE_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00682">682</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af080059f01e2d5955c50578164157984" name="af080059f01e2d5955c50578164157984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af080059f01e2d5955c50578164157984">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTOKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTOKEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a8941b386e052017c30be7f2b550bb74d">UOTGHS_HSTPIPCFG_PTOKEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#aba9dedfc8cea85b1ea18466e89ae7c9c">UOTGHS_HSTPIPCFG_PTOKEN_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00695">695</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9985331ebb140f21e83a7a89074aae29" name="a9985331ebb140f21e83a7a89074aae29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9985331ebb140f21e83a7a89074aae29">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTOKEN_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTOKEN_IN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) IN </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00697">697</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8941b386e052017c30be7f2b550bb74d" name="a8941b386e052017c30be7f2b550bb74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8941b386e052017c30be7f2b550bb74d">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTOKEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTOKEN_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#aba9dedfc8cea85b1ea18466e89ae7c9c">UOTGHS_HSTPIPCFG_PTOKEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Token </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00694">694</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6ed286beb2086f2483aa9dce65d6014e" name="a6ed286beb2086f2483aa9dce65d6014e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed286beb2086f2483aa9dce65d6014e">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTOKEN_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTOKEN_OUT&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) OUT </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00698">698</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aba9dedfc8cea85b1ea18466e89ae7c9c" name="aba9dedfc8cea85b1ea18466e89ae7c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9dedfc8cea85b1ea18466e89ae7c9c">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTOKEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTOKEN_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00693">693</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad8f116646ca0434988b484f629f0da00" name="ad8f116646ca0434988b484f629f0da00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f116646ca0434988b484f629f0da00">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTOKEN_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTOKEN_SETUP&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) SETUP </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00696">696</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a06c99299a90f26605f7737b524058551" name="a06c99299a90f26605f7737b524058551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c99299a90f26605f7737b524058551">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a591a02bdb0c4acee93a192f22d181b97">UOTGHS_HSTPIPCFG_PTYPE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a727a4e207c0e741b90877e15874b0ee1">UOTGHS_HSTPIPCFG_PTYPE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00702">702</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a212533a89eb98a6afbda183553659f62" name="a212533a89eb98a6afbda183553659f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212533a89eb98a6afbda183553659f62">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE_BLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE_BLK&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Bulk </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00705">705</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae867af26bb47d738bc0f958e9125f2ca" name="ae867af26bb47d738bc0f958e9125f2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae867af26bb47d738bc0f958e9125f2ca">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE_CTRL&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00703">703</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a51760a98d30f95c90d67edb6963389fb" name="a51760a98d30f95c90d67edb6963389fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51760a98d30f95c90d67edb6963389fb">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE_INTRPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE_INTRPT&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00706">706</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af2179ce28fc5b762591c96c347dfc749" name="af2179ce28fc5b762591c96c347dfc749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2179ce28fc5b762591c96c347dfc749">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE_ISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE_ISO&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Isochronous </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00704">704</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a591a02bdb0c4acee93a192f22d181b97" name="a591a02bdb0c4acee93a192f22d181b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591a02bdb0c4acee93a192f22d181b97">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a727a4e207c0e741b90877e15874b0ee1">UOTGHS_HSTPIPCFG_PTYPE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPCFG[10]) Pipe Type </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00701">701</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a727a4e207c0e741b90877e15874b0ee1" name="a727a4e207c0e741b90877e15874b0ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727a4e207c0e741b90877e15874b0ee1">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG_PTYPE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPCFG_PTYPE_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00700">700</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3bb23dfa5fbae4c0441f00df7bc1b626" name="a3bb23dfa5fbae4c0441f00df7bc1b626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb23dfa5fbae4c0441f00df7bc1b626">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_COUNTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_COUNTER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#a4628144baff374701f2c1f5a39fbb13b">UOTGHS_HSTPIPERR_COUNTER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a06f49a1150ed5ba518c5b63369949e13">UOTGHS_HSTPIPERR_COUNTER_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00828">828</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4628144baff374701f2c1f5a39fbb13b" name="a4628144baff374701f2c1f5a39fbb13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4628144baff374701f2c1f5a39fbb13b">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_COUNTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_COUNTER_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a06f49a1150ed5ba518c5b63369949e13">UOTGHS_HSTPIPERR_COUNTER_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPERR[10]) Error Counter </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00827">827</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a06f49a1150ed5ba518c5b63369949e13" name="a06f49a1150ed5ba518c5b63369949e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f49a1150ed5ba518c5b63369949e13">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_COUNTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_COUNTER_Pos&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00826">826</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8f8c0833a9ef8d92935f0f3a3ed1a8e7" name="a8f8c0833a9ef8d92935f0f3a3ed1a8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8c0833a9ef8d92935f0f3a3ed1a8e7">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_CRC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_CRC16&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPERR[10]) CRC16 Error </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00825">825</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a55b57b06b2114dadc621f260fab75fc9" name="a55b57b06b2114dadc621f260fab75fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b57b06b2114dadc621f260fab75fc9">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_DATAPID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_DATAPID&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPERR[10]) Data PID Error </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00822">822</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aeceeb10fa1af18f715f99310b652d8a0" name="aeceeb10fa1af18f715f99310b652d8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeceeb10fa1af18f715f99310b652d8a0">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_DATATGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_DATATGL&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPERR[10]) Data Toggle Error </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00821">821</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a563ce261d1fd3efcdd252739d3887ce0" name="a563ce261d1fd3efcdd252739d3887ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563ce261d1fd3efcdd252739d3887ce0">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_PID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_PID&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPERR[10]) PID Error </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00823">823</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac30a45649b17b147dca47b519a8eda4c" name="ac30a45649b17b147dca47b519a8eda4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30a45649b17b147dca47b519a8eda4c">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPERR_TIMEOUT&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPERR[10]) Time-Out Error </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00824">824</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adb540681c7d1563152ad6451bd9165be" name="adb540681c7d1563152ad6451bd9165be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb540681c7d1563152ad6451bd9165be">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_CRCERRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_CRCERRIC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) CRC Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00756">756</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af30d73349f93198503df879def23ca22" name="af30d73349f93198503df879def23ca22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30d73349f93198503df879def23ca22">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_NAKEDIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_NAKEDIC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) NAKed Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00751">751</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a49b70384297653919fd7393c231755c9" name="a49b70384297653919fd7393c231755c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b70384297653919fd7393c231755c9">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_OVERFIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_OVERFIC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Overflow Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00752">752</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2f8ed3270eae21918278ce1ecbd107d0" name="a2f8ed3270eae21918278ce1ecbd107d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8ed3270eae21918278ce1ecbd107d0">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_RXINIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_RXINIC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Received IN Data Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00748">748</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad12a76c028275e1d8d2b8c2de0d06812" name="ad12a76c028275e1d8d2b8c2de0d06812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12a76c028275e1d8d2b8c2de0d06812">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_RXSTALLDIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_RXSTALLDIC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Received STALLed Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00753">753</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8d86d441f3c9d494bd0b9e859a0760e7" name="a8d86d441f3c9d494bd0b9e859a0760e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d86d441f3c9d494bd0b9e859a0760e7">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_SHORTPACKETIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_SHORTPACKETIC&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Short Packet Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00754">754</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8dabc3a018c08ddc7b6b7ce0e75f867e" name="a8dabc3a018c08ddc7b6b7ce0e75f867e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dabc3a018c08ddc7b6b7ce0e75f867e">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_TXOUTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_TXOUTIC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Transmitted OUT Data Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00749">749</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adbb5fbf90e222fb3a088472badc1ce22" name="adbb5fbf90e222fb3a088472badc1ce22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb5fbf90e222fb3a088472badc1ce22">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_TXSTPIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_TXSTPIC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Transmitted SETUP Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00750">750</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4787980cfcdbc67fa7ec5c12cc15b60c" name="a4787980cfcdbc67fa7ec5c12cc15b60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4787980cfcdbc67fa7ec5c12cc15b60c">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR_UNDERFIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPICR_UNDERFIC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPICR[10]) Underflow Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00755">755</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acf1af3636e4cd5a5b55187b2e1b30c8c" name="acf1af3636e4cd5a5b55187b2e1b30c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1af3636e4cd5a5b55187b2e1b30c8c">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_CRCERREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_CRCERREC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) CRC Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00814">814</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a41a70a739b7c8320368ffdf6f1d32057" name="a41a70a739b7c8320368ffdf6f1d32057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a70a739b7c8320368ffdf6f1d32057">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_FIFOCONC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_FIFOCONC&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) FIFO Control Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00810">810</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a86fdddef97a93d22f39722022f44ee82" name="a86fdddef97a93d22f39722022f44ee82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86fdddef97a93d22f39722022f44ee82">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_NAKEDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_NAKEDEC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) NAKed Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00805">805</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8f8aec7f2ee8432dc9a5f940da0303c6" name="a8f8aec7f2ee8432dc9a5f940da0303c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8aec7f2ee8432dc9a5f940da0303c6">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_NBUSYBKEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_NBUSYBKEC&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Number of Busy Banks Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00809">809</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7186d8475e1fc0d3672821c5e765b74d" name="a7186d8475e1fc0d3672821c5e765b74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7186d8475e1fc0d3672821c5e765b74d">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_OVERFIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_OVERFIEC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Overflow Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00806">806</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af04dede81072e791e32434f4d253cd29" name="af04dede81072e791e32434f4d253cd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04dede81072e791e32434f4d253cd29">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_PDISHDMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_PDISHDMAC&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Pipe Interrupts Disable HDMA Request Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00811">811</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3af31582b9a167ea5cc8dbe4cf32a9e5" name="a3af31582b9a167ea5cc8dbe4cf32a9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af31582b9a167ea5cc8dbe4cf32a9e5">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_PERREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_PERREC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Pipe Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00804">804</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adbd14a84b30a941cedf447972900a015" name="adbd14a84b30a941cedf447972900a015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd14a84b30a941cedf447972900a015">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_PFREEZEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_PFREEZEC&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Pipe Freeze Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00812">812</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a14290e323de627ae1d10c4557dc924aa" name="a14290e323de627ae1d10c4557dc924aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14290e323de627ae1d10c4557dc924aa">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_RXINEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_RXINEC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Received IN Data Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00801">801</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a927862c0ba7206d4fe1f7076a4018cee" name="a927862c0ba7206d4fe1f7076a4018cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927862c0ba7206d4fe1f7076a4018cee">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_RXSTALLDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_RXSTALLDEC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Received STALLed Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00807">807</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a13e0423a70825e5c28d7378cc0b41787" name="a13e0423a70825e5c28d7378cc0b41787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e0423a70825e5c28d7378cc0b41787">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_SHORTPACKETIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_SHORTPACKETIEC&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Short Packet Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00808">808</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac6eb923e4915f0f7c8a9dd89a940d8a5" name="ac6eb923e4915f0f7c8a9dd89a940d8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6eb923e4915f0f7c8a9dd89a940d8a5">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_TXOUTEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_TXOUTEC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Transmitted OUT Data Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00802">802</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aca2f1a09bfff1dcafb19cc4e20cb2953" name="aca2f1a09bfff1dcafb19cc4e20cb2953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2f1a09bfff1dcafb19cc4e20cb2953">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_TXSTPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_TXSTPEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Transmitted SETUP Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00803">803</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a991add717ee31318db381caaddec487f" name="a991add717ee31318db381caaddec487f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991add717ee31318db381caaddec487f">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR_UNDERFIEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIDR_UNDERFIEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIDR[10]) Underflow Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00813">813</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4873aa94f85a681e275702093b456761" name="a4873aa94f85a681e275702093b456761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4873aa94f85a681e275702093b456761">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_CRCERRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_CRCERRES&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) CRC Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00799">799</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab7ac28ba95d5fbd498e24df595df1057" name="ab7ac28ba95d5fbd498e24df595df1057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ac28ba95d5fbd498e24df595df1057">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_NAKEDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_NAKEDES&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) NAKed Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00790">790</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1fe0a2f11044fc77bb66e11fdb97c574" name="a1fe0a2f11044fc77bb66e11fdb97c574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe0a2f11044fc77bb66e11fdb97c574">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_NBUSYBKES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_NBUSYBKES&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Number of Busy Banks Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00794">794</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a41c6aecc3564c245e8febd52c7ddd1aa" name="a41c6aecc3564c245e8febd52c7ddd1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c6aecc3564c245e8febd52c7ddd1aa">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_OVERFIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_OVERFIES&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Overflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00791">791</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab541eb0350dc156037971b771cd159c8" name="ab541eb0350dc156037971b771cd159c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab541eb0350dc156037971b771cd159c8">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_PDISHDMAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_PDISHDMAS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Pipe Interrupts Disable HDMA Request Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00795">795</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a399650f80e7e39db25fa762534128b56" name="a399650f80e7e39db25fa762534128b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399650f80e7e39db25fa762534128b56">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_PERRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_PERRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Pipe Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00789">789</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a94dfbbc93671710089fcf037af086341" name="a94dfbbc93671710089fcf037af086341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94dfbbc93671710089fcf037af086341">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_PFREEZES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_PFREEZES&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Pipe Freeze Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00796">796</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6fdee0b7c74d7f6971c691d6ba43a714" name="a6fdee0b7c74d7f6971c691d6ba43a714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdee0b7c74d7f6971c691d6ba43a714">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_RSTDTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_RSTDTS&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Reset Data Toggle Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00797">797</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5b1a42d8e98d1e3525ae33764b6d8b9b" name="a5b1a42d8e98d1e3525ae33764b6d8b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1a42d8e98d1e3525ae33764b6d8b9b">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_RXINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_RXINES&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Received IN Data Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00786">786</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aade54487c29fbe1acd461b7a89ce7bcb" name="aade54487c29fbe1acd461b7a89ce7bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade54487c29fbe1acd461b7a89ce7bcb">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_RXSTALLDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_RXSTALLDES&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Received STALLed Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00792">792</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a095154b02643b33f944b5c907c079e2d" name="a095154b02643b33f944b5c907c079e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095154b02643b33f944b5c907c079e2d">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_SHORTPACKETIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_SHORTPACKETIES&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Short Packet Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00793">793</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a50d82bd3b7977be66405f1f24277bdba" name="a50d82bd3b7977be66405f1f24277bdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d82bd3b7977be66405f1f24277bdba">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_TXOUTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_TXOUTES&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Transmitted OUT Data Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00787">787</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0f577483b2c72a4842f70951d2c121f4" name="a0f577483b2c72a4842f70951d2c121f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f577483b2c72a4842f70951d2c121f4">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_TXSTPES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_TXSTPES&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Transmitted SETUP Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00788">788</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aaafa4a067c482d171d6bb358d6a905d9" name="aaafa4a067c482d171d6bb358d6a905d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafa4a067c482d171d6bb358d6a905d9">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER_UNDERFIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIER_UNDERFIES&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIER[10]) Underflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00798">798</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a797012f6aaee460f34a7539167a0d60d" name="a797012f6aaee460f34a7539167a0d60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797012f6aaee460f34a7539167a0d60d">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_CRCERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_CRCERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) CRC Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00768">768</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="affb2cfc4348aaeadd3df0d061931e620" name="affb2cfc4348aaeadd3df0d061931e620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb2cfc4348aaeadd3df0d061931e620">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_NAKEDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_NAKEDIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) NAKed Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00762">762</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a66f5b87bd9e744a6ac734bf33447474c" name="a66f5b87bd9e744a6ac734bf33447474c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f5b87bd9e744a6ac734bf33447474c">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_NBUSYBKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_NBUSYBKS&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Number of Busy Banks Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00766">766</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a38507096a267b40f97ef95a22cde9c16" name="a38507096a267b40f97ef95a22cde9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38507096a267b40f97ef95a22cde9c16">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_OVERFIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_OVERFIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Overflow Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00763">763</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a73fd9d13bcb4eb3567c843200b3f025a" name="a73fd9d13bcb4eb3567c843200b3f025a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fd9d13bcb4eb3567c843200b3f025a">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_PERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_PERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Pipe Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00761">761</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7f20326195a3eebee4981c73c12d6725" name="a7f20326195a3eebee4981c73c12d6725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f20326195a3eebee4981c73c12d6725">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_RXINIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_RXINIS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Received IN Data Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00758">758</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af84c80fe914ae4f8bfdf773021c08549" name="af84c80fe914ae4f8bfdf773021c08549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af84c80fe914ae4f8bfdf773021c08549">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_RXSTALLDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_RXSTALLDIS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Received STALLed Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00764">764</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a486ab065c353064cdca7b0962ca23575" name="a486ab065c353064cdca7b0962ca23575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486ab065c353064cdca7b0962ca23575">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_SHORTPACKETIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_SHORTPACKETIS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Short Packet Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00765">765</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af6206da82f274de933dbb7bea08b4d8b" name="af6206da82f274de933dbb7bea08b4d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6206da82f274de933dbb7bea08b4d8b">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_TXOUTIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_TXOUTIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Transmitted OUT Data Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00759">759</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3ccd4628d2fa87761bfa988894c90919" name="a3ccd4628d2fa87761bfa988894c90919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccd4628d2fa87761bfa988894c90919">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_TXSTPIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_TXSTPIS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Transmitted SETUP Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00760">760</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7e81e1620e16a8186c0f1ad761d58331" name="a7e81e1620e16a8186c0f1ad761d58331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e81e1620e16a8186c0f1ad761d58331">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR_UNDERFIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIFR_UNDERFIS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIFR[10]) Underflow Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00767">767</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a644ca8b2ac18207b30c8844fc5e9d64f" name="a644ca8b2ac18207b30c8844fc5e9d64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644ca8b2ac18207b30c8844fc5e9d64f">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_CRCERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_CRCERRE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) CRC Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00784">784</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af8a370448b29b14b3ff9c81f5c9032b0" name="af8a370448b29b14b3ff9c81f5c9032b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a370448b29b14b3ff9c81f5c9032b0">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_FIFOCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_FIFOCON&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) FIFO Control </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00779">779</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adea056ea4700eb4748aa6ffdeb80503a" name="adea056ea4700eb4748aa6ffdeb80503a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea056ea4700eb4748aa6ffdeb80503a">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_NAKEDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_NAKEDE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) NAKed Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00774">774</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a35d3e4294c2a82e0d7bb0821f9ea80bb" name="a35d3e4294c2a82e0d7bb0821f9ea80bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d3e4294c2a82e0d7bb0821f9ea80bb">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_NBUSYBKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_NBUSYBKE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Number of Busy Banks Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00778">778</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7625f18eb48344a184fb5f596ebe6722" name="a7625f18eb48344a184fb5f596ebe6722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7625f18eb48344a184fb5f596ebe6722">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_OVERFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_OVERFIE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Overflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00775">775</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1ef7bc62d09cfacd087e472c59e194b7" name="a1ef7bc62d09cfacd087e472c59e194b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef7bc62d09cfacd087e472c59e194b7">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_PDISHDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_PDISHDMA&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Pipe Interrupts Disable HDMA Request Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00780">780</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4a69579c03e0eb259ae29cca11a4d390" name="a4a69579c03e0eb259ae29cca11a4d390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a69579c03e0eb259ae29cca11a4d390">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_PERRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_PERRE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Pipe Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00773">773</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a96efb95c6edf9c8786d077f9dcdb4b9d" name="a96efb95c6edf9c8786d077f9dcdb4b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96efb95c6edf9c8786d077f9dcdb4b9d">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_PFREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_PFREEZE&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Pipe Freeze </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00781">781</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a548eca7d6e4e7bd890805f053536416b" name="a548eca7d6e4e7bd890805f053536416b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548eca7d6e4e7bd890805f053536416b">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_RSTDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_RSTDT&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Reset Data Toggle </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00782">782</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac88b7ad28f7e8a77c1f96a2de3e35910" name="ac88b7ad28f7e8a77c1f96a2de3e35910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88b7ad28f7e8a77c1f96a2de3e35910">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_RXINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_RXINE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Received IN Data Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00770">770</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a81919871085da013d1e2de6274db3162" name="a81919871085da013d1e2de6274db3162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81919871085da013d1e2de6274db3162">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_RXSTALLDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_RXSTALLDE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Received STALLed Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00776">776</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a74a3213ba1ab1425810d52d8f1c0635f" name="a74a3213ba1ab1425810d52d8f1c0635f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a3213ba1ab1425810d52d8f1c0635f">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_SHORTPACKETIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_SHORTPACKETIE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Short Packet Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00777">777</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0022d70c772bf02e4ec438387a12d431" name="a0022d70c772bf02e4ec438387a12d431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0022d70c772bf02e4ec438387a12d431">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_TXOUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_TXOUTE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Transmitted OUT Data Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00771">771</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae5c11537fbeb53871d68d10b237421ea" name="ae5c11537fbeb53871d68d10b237421ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c11537fbeb53871d68d10b237421ea">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_TXSTPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_TXSTPE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Transmitted SETUP Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00772">772</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a219fb83ac5d9d8ede338185854cded87" name="a219fb83ac5d9d8ede338185854cded87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219fb83ac5d9d8ede338185854cded87">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR_UNDERFIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPIMR_UNDERFIE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPIMR[10]) Underflow Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00783">783</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4f55981a0be9d3b887674dc20c5a16c8" name="a4f55981a0be9d3b887674dc20c5a16c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f55981a0be9d3b887674dc20c5a16c8">&#9670;&#160;</a></span>UOTGHS_HSTPIPINRQ_INMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPINRQ_INMODE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPINRQ[10]) IN Request Mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00819">819</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6b3350d959cf12f158aca7d2c35a4571" name="a6b3350d959cf12f158aca7d2c35a4571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3350d959cf12f158aca7d2c35a4571">&#9670;&#160;</a></span>UOTGHS_HSTPIPINRQ_INRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPINRQ_INRQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="uotghs_8h.html#ade3d19332a3fb0f20cc54221dcfd2691">UOTGHS_HSTPIPINRQ_INRQ_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="uotghs_8h.html#a2676d7cf53f504c8c466fa3807b7c1f6">UOTGHS_HSTPIPINRQ_INRQ_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00818">818</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ade3d19332a3fb0f20cc54221dcfd2691" name="ade3d19332a3fb0f20cc54221dcfd2691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade3d19332a3fb0f20cc54221dcfd2691">&#9670;&#160;</a></span>UOTGHS_HSTPIPINRQ_INRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPINRQ_INRQ_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="uotghs_8h.html#a2676d7cf53f504c8c466fa3807b7c1f6">UOTGHS_HSTPIPINRQ_INRQ_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPINRQ[10]) IN Request Number before Freeze </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00817">817</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2676d7cf53f504c8c466fa3807b7c1f6" name="a2676d7cf53f504c8c466fa3807b7c1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2676d7cf53f504c8c466fa3807b7c1f6">&#9670;&#160;</a></span>UOTGHS_HSTPIPINRQ_INRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPINRQ_INRQ_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00816">816</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad3ee30850288188ac282a1cc9d153f1a" name="ad3ee30850288188ac282a1cc9d153f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ee30850288188ac282a1cc9d153f1a">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CFGOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CFGOK&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Configuration OK Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00742">742</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acf8572bfd57b40ef134784f50d8d8cbf" name="acf8572bfd57b40ef134784f50d8d8cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8572bfd57b40ef134784f50d8d8cbf">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CRCERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CRCERRI&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) CRC Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00746">746</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0ba2dcfc4a2e5371121785c7de2d0e8c" name="a0ba2dcfc4a2e5371121785c7de2d0e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba2dcfc4a2e5371121785c7de2d0e8c">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CURRBK_BANK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CURRBK_BANK0&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Current bank is bank0 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00738">738</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a251bb141daaf5fd1f0c8773678861abb" name="a251bb141daaf5fd1f0c8773678861abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251bb141daaf5fd1f0c8773678861abb">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CURRBK_BANK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CURRBK_BANK1&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Current bank is bank1 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00739">739</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a607ae38e6be2f631e93756ee20fa8608" name="a607ae38e6be2f631e93756ee20fa8608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607ae38e6be2f631e93756ee20fa8608">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CURRBK_BANK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CURRBK_BANK2&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Current bank is bank2 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00740">740</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3314e35647b1e0bd7f088bc26a991dbc" name="a3314e35647b1e0bd7f088bc26a991dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3314e35647b1e0bd7f088bc26a991dbc">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CURRBK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CURRBK_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a72837184f818cfcf14be1212c9ac2b59">UOTGHS_HSTPIPISR_CURRBK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Current Bank </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00737">737</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a72837184f818cfcf14be1212c9ac2b59" name="a72837184f818cfcf14be1212c9ac2b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72837184f818cfcf14be1212c9ac2b59">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_CURRBK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_CURRBK_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00736">736</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac06f2306dcf2f70ca9cde2ad8779b6df" name="ac06f2306dcf2f70ca9cde2ad8779b6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06f2306dcf2f70ca9cde2ad8779b6df">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_DTSEQ_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_DTSEQ_DATA0&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Data0 toggle sequence </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00728">728</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad3c9572d1e355df7c26ad7a24f39dcaf" name="ad3c9572d1e355df7c26ad7a24f39dcaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c9572d1e355df7c26ad7a24f39dcaf">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_DTSEQ_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_DTSEQ_DATA1&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Data1 toggle sequence </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00729">729</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a598847b205a3cf72049c42a2d4133273" name="a598847b205a3cf72049c42a2d4133273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a598847b205a3cf72049c42a2d4133273">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_DTSEQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_DTSEQ_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a4ef32f471045311b35817fb8db5438dd">UOTGHS_HSTPIPISR_DTSEQ_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Data Toggle Sequence </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00727">727</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4ef32f471045311b35817fb8db5438dd" name="a4ef32f471045311b35817fb8db5438dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef32f471045311b35817fb8db5438dd">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_DTSEQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_DTSEQ_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00726">726</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a372bcec41ac3e9e91a741250850c54c9" name="a372bcec41ac3e9e91a741250850c54c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372bcec41ac3e9e91a741250850c54c9">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NAKEDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NAKEDI&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) NAKed Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00722">722</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2ac72827ec8b7a895f958adb9492c883" name="a2ac72827ec8b7a895f958adb9492c883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac72827ec8b7a895f958adb9492c883">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) 0 busy bank (all banks free) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00732">732</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1a92565404dce2d6d8916e6c10fa1300" name="a1a92565404dce2d6d8916e6c10fa1300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a92565404dce2d6d8916e6c10fa1300">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) 1 busy bank </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00733">733</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac04e8926b506769d785a308fcaa0a674" name="ac04e8926b506769d785a308fcaa0a674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04e8926b506769d785a308fcaa0a674">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) 2 busy banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00734">734</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acf2cb5734d5d8125108df094662cebea" name="acf2cb5734d5d8125108df094662cebea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2cb5734d5d8125108df094662cebea">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) 3 busy banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00735">735</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae4542a27445ae8660bace1c973257eef" name="ae4542a27445ae8660bace1c973257eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4542a27445ae8660bace1c973257eef">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NBUSYBK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NBUSYBK_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#a8ce43f939def2dc7783460717e184fb5">UOTGHS_HSTPIPISR_NBUSYBK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Number of Busy Banks </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00731">731</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8ce43f939def2dc7783460717e184fb5" name="a8ce43f939def2dc7783460717e184fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce43f939def2dc7783460717e184fb5">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_NBUSYBK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_NBUSYBK_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00730">730</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a13c9fe656f1f6d53fc18210585303350" name="a13c9fe656f1f6d53fc18210585303350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c9fe656f1f6d53fc18210585303350">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_OVERFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_OVERFI&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Overflow Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00723">723</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a29c15afb2431cd3bcc9a1bf45c6bbdac" name="a29c15afb2431cd3bcc9a1bf45c6bbdac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c15afb2431cd3bcc9a1bf45c6bbdac">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_PBYCT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_PBYCT_Msk&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="uotghs_8h.html#a7c1534ccff0e0a3c86dba8b0df24e39c">UOTGHS_HSTPIPISR_PBYCT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Pipe Byte Count </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00744">744</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7c1534ccff0e0a3c86dba8b0df24e39c" name="a7c1534ccff0e0a3c86dba8b0df24e39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1534ccff0e0a3c86dba8b0df24e39c">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_PBYCT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_PBYCT_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00743">743</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad78887a79bb48056cab980e6584a87d5" name="ad78887a79bb48056cab980e6584a87d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78887a79bb48056cab980e6584a87d5">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_PERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_PERRI&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Pipe Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00721">721</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5db76ecd8011468b7f0e4d006f1e85e7" name="a5db76ecd8011468b7f0e4d006f1e85e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db76ecd8011468b7f0e4d006f1e85e7">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_RWALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_RWALL&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Read-write Allowed </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00741">741</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1a7aacc6b91650256ab2d8867007d1c9" name="a1a7aacc6b91650256ab2d8867007d1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7aacc6b91650256ab2d8867007d1c9">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_RXINI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_RXINI&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Received IN Data Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00718">718</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a38e2ad6f35419940460d0e6658f9736b" name="a38e2ad6f35419940460d0e6658f9736b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e2ad6f35419940460d0e6658f9736b">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_RXSTALLDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_RXSTALLDI&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Received STALLed Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00724">724</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9a7cf402f8b01245415f3b80785a36dd" name="a9a7cf402f8b01245415f3b80785a36dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7cf402f8b01245415f3b80785a36dd">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_SHORTPACKETI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_SHORTPACKETI&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Short Packet Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00725">725</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a65db83c381851b4b672f2c34763c9621" name="a65db83c381851b4b672f2c34763c9621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65db83c381851b4b672f2c34763c9621">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_TXOUTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_TXOUTI&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Transmitted OUT Data Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00719">719</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4a53cde4845ce4d5a46068cfa75e5322" name="a4a53cde4845ce4d5a46068cfa75e5322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a53cde4845ce4d5a46068cfa75e5322">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_TXSTPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_TXSTPI&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Transmitted SETUP Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00720">720</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acb8c19f4968ab1011341a0a78ac70a02" name="acb8c19f4968ab1011341a0a78ac70a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8c19f4968ab1011341a0a78ac70a02">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR_UNDERFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_HSTPIPISR_UNDERFI&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_HSTPIPISR[10]) Underflow Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00745">745</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5f777cda4403a3f86de3db3f52781345" name="a5f777cda4403a3f86de3db3f52781345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f777cda4403a3f86de3db3f52781345">&#9670;&#160;</a></span>UOTGHS_SCR_BCERRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_BCERRIC&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) B-Connection Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00911">911</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa30658685f2a137b4d1cd2a496288bfd" name="aa30658685f2a137b4d1cd2a496288bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30658685f2a137b4d1cd2a496288bfd">&#9670;&#160;</a></span>UOTGHS_SCR_HNPERRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_HNPERRIC&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) HNP Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00913">913</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa322ae47e80c1bf57cda68d88cf90124" name="aa322ae47e80c1bf57cda68d88cf90124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa322ae47e80c1bf57cda68d88cf90124">&#9670;&#160;</a></span>UOTGHS_SCR_IDTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_IDTIC&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) ID Transition Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00907">907</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af3ea001b982ded362c3d13c9750bb5e5" name="af3ea001b982ded362c3d13c9750bb5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ea001b982ded362c3d13c9750bb5e5">&#9670;&#160;</a></span>UOTGHS_SCR_ROLEEXIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_ROLEEXIC&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) Role Exchange Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00912">912</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a864184065d2bdac29bf6562033d617b5" name="a864184065d2bdac29bf6562033d617b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864184065d2bdac29bf6562033d617b5">&#9670;&#160;</a></span>UOTGHS_SCR_SRPIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_SRPIC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) SRP Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00909">909</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9820b761cc972f19d9b4311b08ec17c7" name="a9820b761cc972f19d9b4311b08ec17c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9820b761cc972f19d9b4311b08ec17c7">&#9670;&#160;</a></span>UOTGHS_SCR_STOIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_STOIC&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) Suspend Time-Out Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00914">914</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9ea235cad0c47b49c70562910a52756f" name="a9ea235cad0c47b49c70562910a52756f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea235cad0c47b49c70562910a52756f">&#9670;&#160;</a></span>UOTGHS_SCR_VBERRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_VBERRIC&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) VBus Error Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00910">910</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3df5f6eb62166c7ab1318cdabe4962c9" name="a3df5f6eb62166c7ab1318cdabe4962c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df5f6eb62166c7ab1318cdabe4962c9">&#9670;&#160;</a></span>UOTGHS_SCR_VBUSRQC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_VBUSRQC&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) VBus Request Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00915">915</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af7aee374da36f5b975617c9558165115" name="af7aee374da36f5b975617c9558165115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7aee374da36f5b975617c9558165115">&#9670;&#160;</a></span>UOTGHS_SCR_VBUSTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SCR_VBUSTIC&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SCR) VBus Transition Interrupt Clear </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00908">908</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad1e9548eb2e0ebc31bf15093cccc1fd0" name="ad1e9548eb2e0ebc31bf15093cccc1fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e9548eb2e0ebc31bf15093cccc1fd0">&#9670;&#160;</a></span>UOTGHS_SFR_BCERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_BCERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) B-Connection Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00921">921</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6305c692b45b29e047eb6db179e747fe" name="a6305c692b45b29e047eb6db179e747fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6305c692b45b29e047eb6db179e747fe">&#9670;&#160;</a></span>UOTGHS_SFR_HNPERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_HNPERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) HNP Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00923">923</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7a024072052a714df90f4f87e712d5b2" name="a7a024072052a714df90f4f87e712d5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a024072052a714df90f4f87e712d5b2">&#9670;&#160;</a></span>UOTGHS_SFR_IDTIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_IDTIS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) ID Transition Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00917">917</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8525656bd4cb48ff8a0185ca36c296cb" name="a8525656bd4cb48ff8a0185ca36c296cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8525656bd4cb48ff8a0185ca36c296cb">&#9670;&#160;</a></span>UOTGHS_SFR_ROLEEXIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_ROLEEXIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) Role Exchange Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00922">922</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a832808f13907bc55ea85e26e4eefaeb9" name="a832808f13907bc55ea85e26e4eefaeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832808f13907bc55ea85e26e4eefaeb9">&#9670;&#160;</a></span>UOTGHS_SFR_SRPIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_SRPIS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) SRP Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00919">919</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2335c4c82a65df5436ffa956b4235707" name="a2335c4c82a65df5436ffa956b4235707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2335c4c82a65df5436ffa956b4235707">&#9670;&#160;</a></span>UOTGHS_SFR_STOIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_STOIS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) Suspend Time-Out Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00924">924</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3a7861696ef83754ea62394790c2855b" name="a3a7861696ef83754ea62394790c2855b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7861696ef83754ea62394790c2855b">&#9670;&#160;</a></span>UOTGHS_SFR_VBERRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_VBERRIS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) VBus Error Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00920">920</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afe30668fd15bdb73a2def3973bc155cc" name="afe30668fd15bdb73a2def3973bc155cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe30668fd15bdb73a2def3973bc155cc">&#9670;&#160;</a></span>UOTGHS_SFR_VBUSRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_VBUSRQS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) VBus Request Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00925">925</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4adb022a4758cf53f33214400d90364b" name="a4adb022a4758cf53f33214400d90364b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4adb022a4758cf53f33214400d90364b">&#9670;&#160;</a></span>UOTGHS_SFR_VBUSTIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SFR_VBUSTIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SFR) VBus Transition Interrupt Set </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00918">918</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a494bb3ddfe6b188a1c9d69cb385fae5e" name="a494bb3ddfe6b188a1c9d69cb385fae5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494bb3ddfe6b188a1c9d69cb385fae5e">&#9670;&#160;</a></span>UOTGHS_SR_BCERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_BCERRI&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) B-Connection Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00893">893</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae7d958bcca1c15e2b9506e741c12423e" name="ae7d958bcca1c15e2b9506e741c12423e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d958bcca1c15e2b9506e741c12423e">&#9670;&#160;</a></span>UOTGHS_SR_CLKUSABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_CLKUSABLE&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) UTMI Clock Usable </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00905">905</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aca726244ce2a77fa22daa09b2f200d91" name="aca726244ce2a77fa22daa09b2f200d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca726244ce2a77fa22daa09b2f200d91">&#9670;&#160;</a></span>UOTGHS_SR_HNPERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_HNPERRI&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) HNP Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00895">895</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a10ac9355634a05cffd93ac8a8fe3cda8" name="a10ac9355634a05cffd93ac8a8fe3cda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ac9355634a05cffd93ac8a8fe3cda8">&#9670;&#160;</a></span>UOTGHS_SR_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_ID&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) UOTGID Pin State </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00898">898</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3f0f69f5159300fe480398ffe088553a" name="a3f0f69f5159300fe480398ffe088553a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0f69f5159300fe480398ffe088553a">&#9670;&#160;</a></span>UOTGHS_SR_IDTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_IDTI&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) ID Transition Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00889">889</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac180897d8ad4b88791d42f9eee044ef0" name="ac180897d8ad4b88791d42f9eee044ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac180897d8ad4b88791d42f9eee044ef0">&#9670;&#160;</a></span>UOTGHS_SR_ROLEEXI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_ROLEEXI&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) Role Exchange Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00894">894</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afcda10da54d284ecf7c347b3008be85c" name="afcda10da54d284ecf7c347b3008be85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcda10da54d284ecf7c347b3008be85c">&#9670;&#160;</a></span>UOTGHS_SR_SPEED_FULL_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_SPEED_FULL_SPEED&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) Full-Speed mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00902">902</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a201fa92d94bc1bcb7dbf7e5a03aafd4d" name="a201fa92d94bc1bcb7dbf7e5a03aafd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201fa92d94bc1bcb7dbf7e5a03aafd4d">&#9670;&#160;</a></span>UOTGHS_SR_SPEED_HIGH_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_SPEED_HIGH_SPEED&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) High-Speed mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00903">903</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac5d4879effcde92f7cb209abee220178" name="ac5d4879effcde92f7cb209abee220178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d4879effcde92f7cb209abee220178">&#9670;&#160;</a></span>UOTGHS_SR_SPEED_LOW_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_SPEED_LOW_SPEED&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) Low-Speed mode </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00904">904</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afd0d26e4b6523fb0ec23877d4e3fef37" name="afd0d26e4b6523fb0ec23877d4e3fef37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0d26e4b6523fb0ec23877d4e3fef37">&#9670;&#160;</a></span>UOTGHS_SR_SPEED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_SPEED_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="uotghs_8h.html#aa0b0e1e602a67b9c08f88eb5981bc1eb">UOTGHS_SR_SPEED_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) Speed Status </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00901">901</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa0b0e1e602a67b9c08f88eb5981bc1eb" name="aa0b0e1e602a67b9c08f88eb5981bc1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b0e1e602a67b9c08f88eb5981bc1eb">&#9670;&#160;</a></span>UOTGHS_SR_SPEED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_SPEED_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00900">900</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0c4fb6ec139cf51b2efeec8548292a9f" name="a0c4fb6ec139cf51b2efeec8548292a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4fb6ec139cf51b2efeec8548292a9f">&#9670;&#160;</a></span>UOTGHS_SR_SRPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_SRPI&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) SRP Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00891">891</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1a3b330c074e8dd2e33e96649abb3e23" name="a1a3b330c074e8dd2e33e96649abb3e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3b330c074e8dd2e33e96649abb3e23">&#9670;&#160;</a></span>UOTGHS_SR_STOI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_STOI&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) Suspend Time-Out Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00896">896</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5936d988f8483ee102c1fddef810d76e" name="a5936d988f8483ee102c1fddef810d76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5936d988f8483ee102c1fddef810d76e">&#9670;&#160;</a></span>UOTGHS_SR_VBERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_VBERRI&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) VBus Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00892">892</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a49f2c913607ae9e5caa048805153137b" name="a49f2c913607ae9e5caa048805153137b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f2c913607ae9e5caa048805153137b">&#9670;&#160;</a></span>UOTGHS_SR_VBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_VBUS&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) VBus Level </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00899">899</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab50707fe4f88ea5571c529887433e990" name="ab50707fe4f88ea5571c529887433e990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50707fe4f88ea5571c529887433e990">&#9670;&#160;</a></span>UOTGHS_SR_VBUSRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_VBUSRQ&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) VBus Request </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00897">897</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7f4f80aeb796e01e2aa19ff76e7335b6" name="a7f4f80aeb796e01e2aa19ff76e7335b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f4f80aeb796e01e2aa19ff76e7335b6">&#9670;&#160;</a></span>UOTGHS_SR_VBUSTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_SR_VBUSTI&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS_SR) VBus Transition Interrupt </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00890">890</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afe17bdd9f434fb6094cae1424ac9fade" name="afe17bdd9f434fb6094cae1424ac9fade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe17bdd9f434fb6094cae1424ac9fade">&#9670;&#160;</a></span>UOTGHSDEVDMA_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHSDEVDMA_NUMBER&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structUotghs.html">Uotghs</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00055">55</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab3744fbfcaacd692983a0efb792b51f4" name="ab3744fbfcaacd692983a0efb792b51f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3744fbfcaacd692983a0efb792b51f4">&#9670;&#160;</a></span>UOTGHSHSTDMA_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHSHSTDMA_NUMBER&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00056">56</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li><li class="navelem"><a class="el" href="uotghs_8h.html">uotghs.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
