Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 24 20:52:37 2025
| Host         : DESKTOP-A85US4I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
PDRC-190   Warning   Suboptimally placed synchronized register chain  1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal       3           
TIMING-18  Warning   Missing input or output delay                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.301        0.000                      0                16243        0.021        0.000                      0                16243        4.020        0.000                       0                 10500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.301        0.000                      0                16243        0.021        0.000                      0                16243        4.020        0.000                       0                 10500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.017ns (21.087%)  route 7.548ns (78.913%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         0.982     8.365    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.119     8.484 r  u_ghash_core/current_tag[126]_i_8/O
                         net (fo=63, routed)          1.829    10.313    u_ghash_core/current_tag[126]_i_8_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.671 r  u_ghash_core/current_tag[86]_i_47/O
                         net (fo=1, routed)           0.577    11.248    u_ghash_core/current_tag[86]_i_47_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I2_O)        0.326    11.574 r  u_ghash_core/current_tag[86]_i_26/O
                         net (fo=1, routed)           0.655    12.229    u_ghash_core/current_tag[86]_i_26_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.353 r  u_ghash_core/current_tag[86]_i_9/O
                         net (fo=2, routed)           1.402    13.755    u_ghash_core/current_tag[86]_i_9_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.879 r  u_ghash_core/current_tag[86]_i_3/O
                         net (fo=4, routed)           0.973    14.852    u_ghash_core/current_tag[86]_i_3_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.976 r  u_ghash_core/current_tag[79]_i_1/O
                         net (fo=1, routed)           0.000    14.976    u_ghash_core/current_tag[79]_i_1_n_0
    SLICE_X52Y34         FDCE                                         r  u_ghash_core/current_tag_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.663    15.085    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  u_ghash_core/current_tag_reg[79]/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X52Y34         FDCE (Setup_fdce_C_D)        0.031    15.276    u_ghash_core/current_tag_reg[79]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 1.586ns (16.443%)  route 8.060ns (83.557%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         1.375     8.758    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.882 r  u_ghash_core/current_tag[76]_i_24/O
                         net (fo=60, routed)          1.305    10.187    u_ghash_core/current_tag[76]_i_24_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.311 r  u_ghash_core/current_tag[109]_i_42/O
                         net (fo=1, routed)           0.492    10.803    u_ghash_core/current_tag[109]_i_42_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.927 r  u_ghash_core/current_tag[109]_i_21/O
                         net (fo=1, routed)           1.235    12.162    u_ghash_core/current_tag[109]_i_21_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.286 r  u_ghash_core/current_tag[109]_i_9/O
                         net (fo=2, routed)           1.677    13.963    u_ghash_core/current_tag[109]_i_9_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    14.087 r  u_ghash_core/current_tag[109]_i_3/O
                         net (fo=4, routed)           0.846    14.932    u_ghash_core/current_tag[109]_i_3_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.056 r  u_ghash_core/current_tag[102]_i_1/O
                         net (fo=1, routed)           0.000    15.056    u_ghash_core/current_tag[102]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  u_ghash_core/current_tag_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.684    15.106    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  u_ghash_core/current_tag_reg[102]/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.029    15.367    u_ghash_core/current_tag_reg[102]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 1.586ns (16.512%)  route 8.019ns (83.488%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         1.375     8.758    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.882 r  u_ghash_core/current_tag[76]_i_24/O
                         net (fo=60, routed)          1.305    10.187    u_ghash_core/current_tag[76]_i_24_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.311 r  u_ghash_core/current_tag[109]_i_42/O
                         net (fo=1, routed)           0.492    10.803    u_ghash_core/current_tag[109]_i_42_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.927 r  u_ghash_core/current_tag[109]_i_21/O
                         net (fo=1, routed)           1.235    12.162    u_ghash_core/current_tag[109]_i_21_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.286 r  u_ghash_core/current_tag[109]_i_9/O
                         net (fo=2, routed)           1.677    13.963    u_ghash_core/current_tag[109]_i_9_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    14.087 r  u_ghash_core/current_tag[109]_i_3/O
                         net (fo=4, routed)           0.805    14.892    u_ghash_core/current_tag[109]_i_3_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124    15.016 r  u_ghash_core/current_tag[108]_i_1/O
                         net (fo=1, routed)           0.000    15.016    u_ghash_core/current_tag[108]_i_1_n_0
    SLICE_X32Y41         FDCE                                         r  u_ghash_core/current_tag_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.685    15.107    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  u_ghash_core/current_tag_reg[108]/C
                         clock pessimism              0.267    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X32Y41         FDCE (Setup_fdce_C_D)        0.029    15.368    u_ghash_core/current_tag_reg[108]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -15.016    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 2.044ns (21.273%)  route 7.564ns (78.727%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         1.125     8.508    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.658 r  u_ghash_core/current_tag[74]_i_24/O
                         net (fo=55, routed)          1.542    10.201    u_ghash_core/current_tag[74]_i_24_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I0_O)        0.352    10.553 r  u_ghash_core/current_tag[94]_i_58/O
                         net (fo=1, routed)           1.023    11.576    u_ghash_core/current_tag[94]_i_58_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I3_O)        0.328    11.904 r  u_ghash_core/current_tag[94]_i_26/O
                         net (fo=1, routed)           0.800    12.704    u_ghash_core/current_tag[94]_i_26_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.828 r  u_ghash_core/current_tag[94]_i_11/O
                         net (fo=2, routed)           1.084    13.911    u_ghash_core/current_tag[94]_i_11_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124    14.035 r  u_ghash_core/current_tag[94]_i_3/O
                         net (fo=4, routed)           0.860    14.895    u_ghash_core/current_tag[94]_i_3_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I0_O)        0.124    15.019 r  u_ghash_core/current_tag[87]_i_1/O
                         net (fo=1, routed)           0.000    15.019    u_ghash_core/current_tag[87]_i_1_n_0
    SLICE_X46Y36         FDCE                                         r  u_ghash_core/current_tag_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.673    15.095    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y36         FDCE                                         r  u_ghash_core/current_tag_reg[87]/C
                         clock pessimism              0.267    15.363    
                         clock uncertainty           -0.035    15.327    
    SLICE_X46Y36         FDCE (Setup_fdce_C_D)        0.079    15.406    u_ghash_core/current_tag_reg[87]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 1.985ns (20.828%)  route 7.545ns (79.172%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         1.472     8.855    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.119     8.974 r  u_ghash_core/current_tag[8]_i_20/O
                         net (fo=62, routed)          1.374    10.348    u_ghash_core/current_tag[8]_i_20_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I2_O)        0.326    10.674 r  u_ghash_core/current_tag[46]_i_60/O
                         net (fo=1, routed)           0.864    11.537    u_ghash_core/current_tag[46]_i_60_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.326    11.863 r  u_ghash_core/current_tag[46]_i_19/O
                         net (fo=1, routed)           0.956    12.819    u_ghash_core/current_tag[46]_i_19_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.943 r  u_ghash_core/current_tag[46]_i_4/O
                         net (fo=5, routed)           1.012    13.955    u_ghash_core/current_tag[46]_i_4_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.079 r  u_ghash_core/current_tag[110]_i_3/O
                         net (fo=4, routed)           0.738    14.817    u_ghash_core/current_tag[110]_i_3_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.124    14.941 r  u_ghash_core/current_tag[103]_i_1/O
                         net (fo=1, routed)           0.000    14.941    u_ghash_core/current_tag[103]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  u_ghash_core/current_tag_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.684    15.106    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  u_ghash_core/current_tag_reg[103]/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.031    15.369    u_ghash_core/current_tag_reg[103]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.033ns (21.321%)  route 7.502ns (78.679%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         0.979     8.362    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.117     8.479 r  u_ghash_core/current_tag[93]_i_6/O
                         net (fo=65, routed)          1.364     9.843    u_ghash_core/current_tag[93]_i_6_n_0
    SLICE_X52Y42         LUT4 (Prop_lut4_I2_O)        0.376    10.219 r  u_ghash_core/current_tag[101]_i_61/O
                         net (fo=1, routed)           0.624    10.843    u_ghash_core/current_tag[101]_i_61_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I2_O)        0.326    11.169 r  u_ghash_core/current_tag[101]_i_33/O
                         net (fo=1, routed)           0.994    12.163    u_ghash_core/current_tag[101]_i_33_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.287 r  u_ghash_core/current_tag[101]_i_12/O
                         net (fo=2, routed)           1.253    13.539    u_ghash_core/current_tag[101]_i_12_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.663 r  u_ghash_core/current_tag[101]_i_3/O
                         net (fo=4, routed)           1.159    14.822    u_ghash_core/current_tag[101]_i_3_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.946 r  u_ghash_core/current_tag[94]_i_1/O
                         net (fo=1, routed)           0.000    14.946    u_ghash_core/current_tag[94]_i_1_n_0
    SLICE_X42Y37         FDCE                                         r  u_ghash_core/current_tag_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.676    15.098    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  u_ghash_core/current_tag_reg[94]/C
                         clock pessimism              0.285    15.384    
                         clock uncertainty           -0.035    15.348    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)        0.081    15.429    u_ghash_core/current_tag_reg[94]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 1.814ns (19.337%)  route 7.567ns (80.663%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 15.086 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         0.982     8.365    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  u_ghash_core/current_tag[123]_i_11/O
                         net (fo=58, routed)          1.716    10.204    u_ghash_core/current_tag[123]_i_11_n_0
    SLICE_X33Y23         LUT4 (Prop_lut4_I1_O)        0.150    10.354 r  u_ghash_core/current_tag[66]_i_60/O
                         net (fo=1, routed)           0.832    11.187    u_ghash_core/current_tag[66]_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.326    11.513 r  u_ghash_core/current_tag[66]_i_32/O
                         net (fo=1, routed)           0.548    12.061    u_ghash_core/current_tag[66]_i_32_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.185 r  u_ghash_core/current_tag[66]_i_9/O
                         net (fo=2, routed)           0.787    12.972    u_ghash_core/current_tag[66]_i_9_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.096 r  u_ghash_core/current_tag[66]_i_3/O
                         net (fo=4, routed)           1.572    14.668    u_ghash_core/current_tag[66]_i_3_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I1_O)        0.124    14.792 r  u_ghash_core/current_tag[65]_i_1/O
                         net (fo=1, routed)           0.000    14.792    u_ghash_core/current_tag[65]_i_1_n_0
    SLICE_X52Y35         FDCE                                         r  u_ghash_core/current_tag_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.664    15.086    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y35         FDCE                                         r  u_ghash_core/current_tag_reg[65]/C
                         clock pessimism              0.195    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X52Y35         FDCE (Setup_fdce_C_D)        0.029    15.275    u_ghash_core/current_tag_reg[65]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 1.789ns (18.936%)  route 7.659ns (81.064%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         0.982     8.365    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.119     8.484 r  u_ghash_core/current_tag[126]_i_8/O
                         net (fo=63, routed)          1.447     9.931    u_ghash_core/current_tag[126]_i_8_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I0_O)        0.332    10.263 r  u_ghash_core/current_tag[25]_i_29/O
                         net (fo=1, routed)           1.055    11.318    u_ghash_core/current_tag[25]_i_29_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.442 r  u_ghash_core/current_tag[25]_i_9/O
                         net (fo=1, routed)           0.992    12.434    u_ghash_core/current_tag[25]_i_9_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.558 r  u_ghash_core/current_tag[25]_i_2/O
                         net (fo=2, routed)           1.176    13.735    u_ghash_core/current_tag[25]_i_2_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.859 r  u_ghash_core/current_tag[89]_i_3/O
                         net (fo=4, routed)           0.876    14.735    u_ghash_core/current_tag[89]_i_3_n_0
    SLICE_X47Y37         LUT5 (Prop_lut5_I1_O)        0.124    14.859 r  u_ghash_core/current_tag[88]_i_1/O
                         net (fo=1, routed)           0.000    14.859    u_ghash_core/current_tag[88]_i_1_n_0
    SLICE_X47Y37         FDCE                                         r  u_ghash_core/current_tag_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.674    15.096    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDCE                                         r  u_ghash_core/current_tag_reg[88]/C
                         clock pessimism              0.267    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)        0.029    15.357    u_ghash_core/current_tag_reg[88]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 1.816ns (19.131%)  route 7.677ns (80.869%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         1.356     8.740    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I2_O)        0.152     8.892 r  u_ghash_core/current_tag[77]_i_32/O
                         net (fo=74, routed)          1.735    10.626    u_ghash_core/current_tag[77]_i_32_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.326    10.952 r  u_ghash_core/current_tag[88]_i_65/O
                         net (fo=1, routed)           0.807    11.759    u_ghash_core/current_tag[88]_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.883 r  u_ghash_core/current_tag[88]_i_34/O
                         net (fo=1, routed)           1.148    13.031    u_ghash_core/current_tag[88]_i_34_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.155 r  u_ghash_core/current_tag[88]_i_12/O
                         net (fo=2, routed)           0.440    13.596    u_ghash_core/current_tag[88]_i_12_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.720 r  u_ghash_core/current_tag[88]_i_3/O
                         net (fo=4, routed)           1.060    14.779    u_ghash_core/current_tag[88]_i_3_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.124    14.903 r  u_ghash_core/current_tag[81]_i_1/O
                         net (fo=1, routed)           0.000    14.903    u_ghash_core/current_tag[81]_i_1_n_0
    SLICE_X50Y35         FDCE                                         r  u_ghash_core/current_tag_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.671    15.093    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  u_ghash_core/current_tag_reg[81]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X50Y35         FDCE (Setup_fdce_C_D)        0.077    15.402    u_ghash_core/current_tag_reg[81]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 u_ghash_core/step_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ghash_core/current_tag_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.010ns (21.469%)  route 7.352ns (78.531%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.808     5.411    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  u_ghash_core/step_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.419     5.830 f  u_ghash_core/step_cnt_reg[4]/Q
                         net (fo=4, routed)           0.689     6.518    u_ghash_core/step_cnt_reg_n_0_[4]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.299     6.817 r  u_ghash_core/step_cnt[10]_i_4/O
                         net (fo=2, routed)           0.442     7.259    u_ghash_core/step_cnt[10]_i_4_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.383 r  u_ghash_core/current_tag[127]_i_9/O
                         net (fo=630, routed)         1.125     8.508    u_ghash_core/current_tag[127]_i_9_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.658 r  u_ghash_core/current_tag[74]_i_24/O
                         net (fo=55, routed)          1.734    10.392    u_ghash_core/current_tag[74]_i_24_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.320    10.712 r  u_ghash_core/current_tag[85]_i_57/O
                         net (fo=1, routed)           0.436    11.148    u_ghash_core/current_tag[85]_i_57_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.326    11.474 r  u_ghash_core/current_tag[85]_i_30/O
                         net (fo=1, routed)           0.622    12.097    u_ghash_core/current_tag[85]_i_30_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.221 r  u_ghash_core/current_tag[85]_i_11/O
                         net (fo=2, routed)           1.339    13.559    u_ghash_core/current_tag[85]_i_11_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.683 r  u_ghash_core/current_tag[85]_i_3/O
                         net (fo=4, routed)           0.966    14.649    u_ghash_core/current_tag[85]_i_3_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.773 r  u_ghash_core/current_tag[78]_i_1/O
                         net (fo=1, routed)           0.000    14.773    u_ghash_core/current_tag[78]_i_1_n_0
    SLICE_X52Y34         FDCE                                         r  u_ghash_core/current_tag_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.663    15.085    u_ghash_core/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  u_ghash_core/current_tag_reg[78]/C
                         clock pessimism              0.195    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X52Y34         FDCE (Setup_fdce_C_D)        0.029    15.274    u_ghash_core/current_tag_reg[78]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.999%)  route 0.230ns (62.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.590     1.509    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X72Y66         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[18]/Q
                         net (fo=1, routed)           0.230     1.880    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.900     2.065    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.501     1.564    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.860    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 U_Global_Key_Expansion/w_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Global_Key_Expansion/round_key_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.546%)  route 0.306ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.569     1.488    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y144        FDRE                                         r  U_Global_Key_Expansion/w_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  U_Global_Key_Expansion/w_reg[7][4]/Q
                         net (fo=3, routed)           0.306     1.935    U_Global_Key_Expansion/w_reg_n_0_[7][4]
    SLICE_X13Y154        FDRE                                         r  U_Global_Key_Expansion/round_key_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.926     2.091    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y154        FDRE                                         r  U_Global_Key_Expansion/round_key_1_reg[4]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X13Y154        FDRE (Hold_fdre_C_D)         0.070     1.911    U_Global_Key_Expansion/round_key_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Global_Key_Expansion/w_reg[26][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Global_Key_Expansion/round_key_6_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.265%)  route 0.227ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.552     1.471    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y118        FDRE                                         r  U_Global_Key_Expansion/w_reg[26][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_Global_Key_Expansion/w_reg[26][17]/Q
                         net (fo=3, routed)           0.227     1.840    U_Global_Key_Expansion/w_reg_n_0_[26][17]
    SLICE_X53Y115        FDRE                                         r  U_Global_Key_Expansion/round_key_6_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.822     1.987    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  U_Global_Key_Expansion/round_key_6_reg[49]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X53Y115        FDRE (Hold_fdre_C_D)         0.071     1.807    U_Global_Key_Expansion/round_key_6_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.203%)  route 0.244ns (59.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.593     1.512    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X76Y63         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y63         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[121]/Q
                         net (fo=1, routed)           0.244     1.920    <hidden>
    RAMB36_X2Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.904     2.069    <hidden>
    RAMB36_X2Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.479     1.590    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.886    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 U_Global_Key_Expansion/w_reg[8][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Global_Key_Expansion/round_key_2_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.706%)  route 0.295ns (64.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.570     1.489    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y148        FDRE                                         r  U_Global_Key_Expansion/w_reg[8][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_Global_Key_Expansion/w_reg[8][26]/Q
                         net (fo=3, routed)           0.295     1.949    U_Global_Key_Expansion/w_reg_n_0_[8][26]
    SLICE_X24Y151        FDRE                                         r  U_Global_Key_Expansion/round_key_2_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.926     2.091    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X24Y151        FDRE                                         r  U_Global_Key_Expansion/round_key_2_reg[122]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X24Y151        FDRE (Hold_fdre_C_D)         0.072     1.913    U_Global_Key_Expansion/round_key_2_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 U_Global_Key_Expansion/round_key_5_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES_CORE_PIPELINE[0].u_aes_parallel/state_r5_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.382%)  route 0.207ns (52.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.549     1.468    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y122        FDRE                                         r  U_Global_Key_Expansion/round_key_5_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Global_Key_Expansion/round_key_5_reg[47]/Q
                         net (fo=4, routed)           0.207     1.816    AES_CORE_PIPELINE[0].u_aes_parallel/U_Round_5/state_r5_reg[127][47]
    SLICE_X52Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  AES_CORE_PIPELINE[0].u_aes_parallel/U_Round_5/state_r5[47]_i_1/O
                         net (fo=1, routed)           0.000     1.861    AES_CORE_PIPELINE[0].u_aes_parallel/round_out_w5[47]
    SLICE_X52Y120        FDRE                                         r  AES_CORE_PIPELINE[0].u_aes_parallel/state_r5_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.817     1.982    AES_CORE_PIPELINE[0].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y120        FDRE                                         r  AES_CORE_PIPELINE[0].u_aes_parallel/state_r5_reg[47]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X52Y120        FDRE (Hold_fdre_C_D)         0.092     1.823    AES_CORE_PIPELINE[0].u_aes_parallel/state_r5_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.288%)  route 0.224ns (57.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.558     1.477    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[70]/Q
                         net (fo=1, routed)           0.224     1.865    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.866     2.031    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.500     1.531    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.290%)  route 0.224ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.561     1.480    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[71]/Q
                         net (fo=1, routed)           0.224     1.868    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.866     2.031    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.500     1.531    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_Global_Key_Expansion/round_key_10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.467%)  route 0.242ns (56.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.562     1.481    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  U_Global_Key_Expansion/round_key_10_reg[1]/Q
                         net (fo=4, routed)           0.242     1.864    AES_CORE_PIPELINE[1].u_aes_parallel/U_Round_10/ciphertext_out_reg[127]_1[1]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  AES_CORE_PIPELINE[1].u_aes_parallel/U_Round_10/ciphertext_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    AES_CORE_PIPELINE[1].u_aes_parallel/round_out_w10[1]
    SLICE_X56Y63         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.830     1.995    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[1]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.120     1.864    AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.567     1.486    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[58]/Q
                         net (fo=1, routed)           0.256     1.906    <hidden>
    RAMB36_X0Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.879     2.044    <hidden>
    RAMB36_X0Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.479     1.565    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.861    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46  w_reg[4][23]_i_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46  w_reg[4][23]_i_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y47  w_reg[4][31]_i_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y48  U_Global_Key_Expansion/subword_in_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y57  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y57  <hidden>
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y53  FSM_sequential_g_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y53  FSM_sequential_g_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y57  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y57  <hidden>
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y58  FSM_onehot_ks_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y53  FSM_sequential_g_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y53  FSM_sequential_g_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.267ns  (logic 0.456ns (36.002%)  route 0.811ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.631     5.234    CLK100MHZ_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  fifo_rst_reg/Q
                         net (fo=1, routed)           0.811     6.500    <hidden>
    SLICE_X56Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.503     4.926    <hidden>
    SLICE_X56Y60         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fifo_rst_reg/Q
                         net (fo=1, routed)           0.315     1.939    <hidden>
    SLICE_X56Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.833     1.998    <hidden>
    SLICE_X56Y60         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.011ns (43.088%)  route 5.298ns (56.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.634     5.237    u_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y57         FDSE                                         r  u_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDSE (Prop_fdse_C_Q)         0.456     5.693 r  u_tx/tx_reg/Q
                         net (fo=1, routed)           5.298    10.991    uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.546 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    14.546    uart_txd
    D4                                                                r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.452ns  (logic 1.397ns (40.465%)  route 2.055ns (59.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.567     1.486    u_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y57         FDSE                                         r  u_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  u_tx/tx_reg/Q
                         net (fo=1, routed)           2.055     3.683    uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.939 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.939    uart_txd
    D4                                                                r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          5821 Endpoints
Min Delay          5821 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[35][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.340ns  (logic 1.601ns (5.275%)  route 28.740ns (94.725%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       25.464    26.941    U_Global_Key_Expansion/rst_IBUF
    SLICE_X4Y122         LUT5 (Prop_lut5_I4_O)        0.124    27.065 r  U_Global_Key_Expansion/w[35][31]_i_1/O
                         net (fo=32, routed)          3.276    30.340    U_Global_Key_Expansion/w[35][31]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  U_Global_Key_Expansion/w_reg[35][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.519     4.942    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  U_Global_Key_Expansion/w_reg[35][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[35][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.331ns  (logic 1.601ns (5.277%)  route 28.731ns (94.723%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       25.464    26.941    U_Global_Key_Expansion/rst_IBUF
    SLICE_X4Y122         LUT5 (Prop_lut5_I4_O)        0.124    27.065 r  U_Global_Key_Expansion/w[35][31]_i_1/O
                         net (fo=32, routed)          3.266    30.331    U_Global_Key_Expansion/w[35][31]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  U_Global_Key_Expansion/w_reg[35][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.516     4.939    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y98         FDRE                                         r  U_Global_Key_Expansion/w_reg[35][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[35][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.197ns  (logic 1.601ns (5.300%)  route 28.597ns (94.700%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       25.464    26.941    U_Global_Key_Expansion/rst_IBUF
    SLICE_X4Y122         LUT5 (Prop_lut5_I4_O)        0.124    27.065 r  U_Global_Key_Expansion/w[35][31]_i_1/O
                         net (fo=32, routed)          3.133    30.197    U_Global_Key_Expansion/w[35][31]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  U_Global_Key_Expansion/w_reg[35][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.519     4.942    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  U_Global_Key_Expansion/w_reg[35][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[36][16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.191ns  (logic 1.601ns (5.302%)  route 28.590ns (94.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       25.425    26.901    U_Global_Key_Expansion/rst_IBUF
    SLICE_X5Y124         LUT5 (Prop_lut5_I4_O)        0.124    27.025 r  U_Global_Key_Expansion/w[36][31]_i_1/O
                         net (fo=32, routed)          3.166    30.191    U_Global_Key_Expansion/w[36][31]_i_1_n_0
    SLICE_X37Y107        FDRE                                         r  U_Global_Key_Expansion/w_reg[36][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.502     4.924    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y107        FDRE                                         r  U_Global_Key_Expansion/w_reg[36][16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[36][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.182ns  (logic 1.601ns (5.303%)  route 28.582ns (94.697%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       25.425    26.901    U_Global_Key_Expansion/rst_IBUF
    SLICE_X5Y124         LUT5 (Prop_lut5_I4_O)        0.124    27.025 r  U_Global_Key_Expansion/w[36][31]_i_1/O
                         net (fo=32, routed)          3.157    30.182    U_Global_Key_Expansion/w[36][31]_i_1_n_0
    SLICE_X37Y109        FDRE                                         r  U_Global_Key_Expansion/w_reg[36][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.501     4.923    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y109        FDRE                                         r  U_Global_Key_Expansion/w_reg[36][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[43][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.065ns  (logic 1.629ns (5.417%)  route 28.437ns (94.583%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       24.512    25.989    U_Global_Key_Expansion/rst_IBUF
    SLICE_X8Y121         LUT5 (Prop_lut5_I4_O)        0.152    26.141 r  U_Global_Key_Expansion/w[43][31]_i_1/O
                         net (fo=32, routed)          3.925    30.065    U_Global_Key_Expansion/w[43][31]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.497     4.919    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[43][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.065ns  (logic 1.629ns (5.417%)  route 28.437ns (94.583%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       24.512    25.989    U_Global_Key_Expansion/rst_IBUF
    SLICE_X8Y121         LUT5 (Prop_lut5_I4_O)        0.152    26.141 r  U_Global_Key_Expansion/w[43][31]_i_1/O
                         net (fo=32, routed)          3.925    30.065    U_Global_Key_Expansion/w[43][31]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.497     4.919    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y101        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[36][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.050ns  (logic 1.601ns (5.326%)  route 28.449ns (94.674%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       25.425    26.901    U_Global_Key_Expansion/rst_IBUF
    SLICE_X5Y124         LUT5 (Prop_lut5_I4_O)        0.124    27.025 r  U_Global_Key_Expansion/w[36][31]_i_1/O
                         net (fo=32, routed)          3.025    30.050    U_Global_Key_Expansion/w[36][31]_i_1_n_0
    SLICE_X37Y106        FDRE                                         r  U_Global_Key_Expansion/w_reg[36][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.503     4.925    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y106        FDRE                                         r  U_Global_Key_Expansion/w_reg[36][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[43][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.016ns  (logic 1.629ns (5.426%)  route 28.387ns (94.574%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       24.512    25.989    U_Global_Key_Expansion/rst_IBUF
    SLICE_X8Y121         LUT5 (Prop_lut5_I4_O)        0.152    26.141 r  U_Global_Key_Expansion/w[43][31]_i_1/O
                         net (fo=32, routed)          3.875    30.016    U_Global_Key_Expansion/w[43][31]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.496     4.918    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y102        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/w_reg[43][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.016ns  (logic 1.629ns (5.426%)  route 28.387ns (94.574%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=4426, routed)       24.512    25.989    U_Global_Key_Expansion/rst_IBUF
    SLICE_X8Y121         LUT5 (Prop_lut5_I4_O)        0.152    26.141 r  U_Global_Key_Expansion/w[43][31]_i_1/O
                         net (fo=32, routed)          3.875    30.016    U_Global_Key_Expansion/w[43][31]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       1.496     4.918    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y102        FDRE                                         r  U_Global_Key_Expansion/w_reg[43][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.244ns (34.603%)  route 0.462ns (65.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.462     0.706    U_Global_Key_Expansion/rst_IBUF
    SLICE_X6Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.864     2.029    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[61]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_9_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.244ns (34.603%)  route 0.462ns (65.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.462     0.706    U_Global_Key_Expansion/rst_IBUF
    SLICE_X6Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_9_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.864     2.029    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_9_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_9_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.244ns (34.603%)  route 0.462ns (65.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.462     0.706    U_Global_Key_Expansion/rst_IBUF
    SLICE_X6Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_9_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.864     2.029    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_9_reg[97]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.244ns (27.108%)  route 0.657ns (72.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.657     0.902    U_Global_Key_Expansion/rst_IBUF
    SLICE_X9Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.836     2.001    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[47]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.244ns (25.151%)  route 0.727ns (74.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.727     0.972    U_Global_Key_Expansion/rst_IBUF
    SLICE_X8Y78          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.834     1.999    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[41]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.244ns (23.215%)  route 0.809ns (76.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.809     1.053    U_Global_Key_Expansion/rst_IBUF
    SLICE_X9Y77          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.833     1.998    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[44]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.244ns (23.215%)  route 0.809ns (76.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.809     1.053    U_Global_Key_Expansion/rst_IBUF
    SLICE_X8Y77          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.833     1.998    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[60]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.244ns (22.234%)  route 0.855ns (77.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.855     1.099    AES_CORE_PIPELINE[1].u_aes_parallel/rst_IBUF
    SLICE_X8Y76          FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.831     1.996    AES_CORE_PIPELINE[1].u_aes_parallel/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  AES_CORE_PIPELINE[1].u_aes_parallel/ciphertext_out_reg[40]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.244ns (20.451%)  route 0.951ns (79.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        0.951     1.195    U_Global_Key_Expansion/rst_IBUF
    SLICE_X11Y77         FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.833     1.998    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[40]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_Global_Key_Expansion/round_key_10_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.244ns (19.576%)  route 1.004ns (80.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=4426, routed)        1.004     1.249    U_Global_Key_Expansion/rst_IBUF
    SLICE_X11Y78         FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10499, routed)       0.834     1.999    U_Global_Key_Expansion/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  U_Global_Key_Expansion/round_key_10_reg[63]/C





