(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsle (bvmul (bvurem #x9dde6099  bv_2) (bvsub #x466d67f7  bv_3)) (bvsdiv (bvsrem #x56e0cc17  bv_0) (bvnand #xe735954f  #xab60a6e3 ))))
(assert (bvule (bvurem (bvadd #x1c0508ad  #xbf7711c1 ) (bvsmod #xea3203de  #x467ec6cd )) (bvsdiv (bvor #xf686ad9e  bv_3) (bvnand bv_0 #xcf3babb4 ))))
(assert (and (or (=> false bool_1) (bvsle bv_0 #x26cbdfe7 )) (bvule (bvsmod #x3ae44f4c  #xf549c1f5 ) (bvxor #xc0d512b6  bv_4))))
(assert (xor (bvult (bvshl bv_3 #x4688fcf4 ) (bvshl #x12312be4  bv_3)) (bvsle (bvxnor bv_2 bv_0) (bvadd #x4f1786b7  bv_4))))
(assert (bvsge (bvsdiv (bvshl bv_3 bv_4) (bvnor #xe5c6b6c0  bv_0)) (bvsmod (bvshl bv_3 bv_3) (bvmul bv_1 bv_1))))
(check-sat)
(exit)
