Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 04:58:54 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             360.00
  Critical Path Length:          4.52
  Critical Path Slack:          -4.03
  Critical Path Clk Period:      0.50
  Total Negative Slack:      -3021.41
  No. of Violating Paths:     7190.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -5.76
  No. of Hold Violations:      186.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         29
  Hierarchical Port Count:       7530
  Leaf Cell Count:             169221
  Buf/Inv Cell Count:           35896
  Buf Cell Count:                1040
  Inv Cell Count:               34856
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    146404
  Sequential Cell Count:        22817
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    99040.199157
  Noncombinational Area: 74425.174039
  Buf/Inv Area:          14366.183868
  Total Buffer Area:          1199.02
  Total Inverter Area:       13167.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            173465.373197
  Design Area:          173465.373197


  Design Rules
  -----------------------------------
  Total Number of Nets:        171026
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:             8663.40
  Overall Compile Wall Clock Time:  3164.19

  --------------------------------------------------------------------

  Design  WNS: 4.03  TNS: 3021.41  Number of Violating Paths: 7190


  Design (Hold)  WNS: 0.05  TNS: 5.76  Number of Violating Paths: 186

  --------------------------------------------------------------------


1
