Logic Gates in VHDL
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

This is an easy way to create entities based on Logical gates

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Inverted AND Logic gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to our truth table the output should be:

| A Input | B Input | OUTPUT |
| --------------- | ---------------- | --------------- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Inverted OR Logic gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to our truth table the output should be:

| A Input | B Input | OUTPUT |
| --------------- | ---------------- | --------------- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Inverted XOR Logic gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to our truth table the output should be:

| A Input | B Input | OUTPUT |
| --------------- | ---------------- | --------------- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3 Input NAND Gate
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
A code to create a 3-input NAND gate. According to our truth table the output should be:

| A Input | B Input | C Input| OUTPUT |
| --------------- | ---------------- |---------------- | --------------- |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
