#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  8 13:24:44 2023
# Process ID: 21372
# Current directory: E:/ComputerOrnazation/lab0/OExp01-muxctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15640 E:\ComputerOrnazation\lab0\OExp01-muxctrl\OExp01-muxctrl.xpr
# Log file: E:/ComputerOrnazation/lab0/OExp01-muxctrl/vivado.log
# Journal file: E:/ComputerOrnazation/lab0/OExp01-muxctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ComputerOrnazation/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.402 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.runs/impl_1/OExp01_muxctrl_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.runs/impl_1/OExp01_muxctrl_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2630.379 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'OExp01_muxctrl_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj OExp01_muxctrl_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ipshared/8109/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_MUX2T1_5_0_0/sim/OExp01_muxctrl_MUX2T1_5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_MUX2T1_5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_MUX2T1_5_1_0/sim/OExp01_muxctrl_MUX2T1_5_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_MUX2T1_5_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ipshared/4dec/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_MUX4T1_5_1_0/sim/OExp01_muxctrl_MUX4T1_5_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_MUX4T1_5_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlslice_0_0/sim/OExp01_muxctrl_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlslice_0_1/sim/OExp01_muxctrl_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlconcat_0_0/sim/OExp01_muxctrl_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlconcat_0_1/sim/OExp01_muxctrl_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlconstant_0_0/sim/OExp01_muxctrl_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlconstant_0_1/sim/OExp01_muxctrl_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlconstant_0_2/sim/OExp01_muxctrl_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlconstant_0_3/sim/OExp01_muxctrl_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ipshared/b78a/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_MUX8T1_8_0_0/sim/OExp01_muxctrl_MUX8T1_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_MUX8T1_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlslice_0_2/sim/OExp01_muxctrl_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/ip/OExp01_muxctrl_xlslice_2_0/sim/OExp01_muxctrl_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.ip_user_files/bd/OExp01_muxctrl/sim/OExp01_muxctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.gen/sources_1/bd/OExp01_muxctrl/hdl/OExp01_muxctrl_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OExp01_muxctrl_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim'
"xelab -wto dbd908a2a25d45078c80ee4296d47414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot OExp01_muxctrl_wrapper_behav xil_defaultlib.OExp01_muxctrl_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dbd908a2a25d45078c80ee4296d47414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot OExp01_muxctrl_wrapper_behav xil_defaultlib.OExp01_muxctrl_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.OExp01_muxctrl_MUX2T1_5_0_0
Compiling module xil_defaultlib.OExp01_muxctrl_MUX2T1_5_1_0
Compiling module xil_defaultlib.MUX4T1_5
Compiling module xil_defaultlib.OExp01_muxctrl_MUX4T1_5_1_0
Compiling module xil_defaultlib.MUX8T1_8
Compiling module xil_defaultlib.OExp01_muxctrl_MUX8T1_8_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.OExp01_muxctrl_xlconcat_0_0
Compiling module xil_defaultlib.OExp01_muxctrl_xlconcat_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.OExp01_muxctrl_xlconstant_0_0
Compiling module xil_defaultlib.OExp01_muxctrl_xlconstant_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.OExp01_muxctrl_xlconstant_0_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.OExp01_muxctrl_xlconstant_0_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.OExp01_muxctrl_xlslice_0_0
Compiling module xil_defaultlib.OExp01_muxctrl_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.OExp01_muxctrl_xlslice_0_2
Compiling module xil_defaultlib.OExp01_muxctrl_xlslice_2_0
Compiling module xil_defaultlib.OExp01_muxctrl
Compiling module xil_defaultlib.OExp01_muxctrl_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot OExp01_muxctrl_wrapper_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim/xsim.dir/OExp01_muxctrl_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim/xsim.dir/OExp01_muxctrl_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar  8 14:44:30 2023. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 116.738 ; gain = 16.879
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  8 14:44:30 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2695.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab0/OExp01-muxctrl/OExp01-muxctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OExp01_muxctrl_wrapper_behav -key {Behavioral:sim_1:Functional:OExp01_muxctrl_wrapper} -tclbatch {OExp01_muxctrl_wrapper.tcl} -protoinst "protoinst_files/OExp01_muxctrl.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/OExp01_muxctrl.protoinst
Time resolution is 1 ps
source OExp01_muxctrl_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OExp01_muxctrl_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2708.422 ; gain = 17.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2708.422 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 14:45:06 2023...
