<h1 align="center">Hi ğŸ‘‹, I'm Aman Kotagi</h1>
<h3 align="center">VLSI Engineer</h3>



---

## ğŸ”§ About Me
I am a VLSI Engineer with hands-on experience in **Design Verification**, gained during my internship at **Samsung Semiconductor India Research (SSIR)**.  
My work involved building UVM environments, writing SystemVerilog testbenches, using assertions, and automating verification flows using Perl/Python  scripting.  
I have a strong foundation in **Digital Design, RTL, STA, DFT basics**, and exposure to **synthesis and physical design tools**.

---

## ğŸ’¼ Internship Experience

### ğŸŸ¦ Samsung Semiconductor India Research (SSIR) â€” Design Verification Intern  
**Jan 2025 â€“ July 2025 | Bengaluru, India**

- Completed structured training in **SystemVerilog, UVM, Assertions, and Perl scripting**.  
- Automated testcase and macro generation using Perl, improving verification efficiency.  
- Verified **APB RAM** as part of the ramp-up project using a complete UVM testbench.  
- Worked on **NVM controller verification**, including testbench integration and assertion-based verification.  
- Performed **functional coverage analysis** across multiple test modes.  

---

## ğŸ“« Contact Me  
<p align="left">
  <a href="mailto:amankotagi28@gmail.com">
    <img src="https://upload.wikimedia.org/wikipedia/commons/4/4e/Gmail_Icon.png" width="30px"/>
  </a>
  &nbsp;&nbsp;
  <a href="https://www.linkedin.com/in/aman-kotagi" target="_blank">
    <img src="https://cdn-icons-png.flaticon.com/512/174/174857.png" width="30px"/>
  </a>
</p>

---

## ğŸ› ï¸ Skills  
- **Domains:** Digital Electronics, RTL Design (Verilog), Design Verification (SystemVerilog, UVM, Assertions), DFT Basics, STA  
- **Tools:** Cadence SimVision, Genus, Innovus, Tempus, Voltus, Vivado, Xilinx ISE  
- **Scripting:** Perl, Python (basic)  
- **Soft Skills:** Debugging, documentation, analytical thinking, fast learning  

