Library IEEE;
use IEEE.std_logic_1164.all;

entity MEMORY is
 port(CLK, CLR : in std_logic;
      Q        : out std_logic_vector(7 downto 0);
      Empty    : out std_logic);
      
 end entity;
 
 Architecture Struct of MEMORY is
 
 component SENDER is
 
 port(CLR, CLK, ENABLE : in std_logic;
      Data             : out std_logic_vector(7 downto 0);
      Valid            : out std_logic);
      
 end component;
 
 component STORAGE is
 
 port(CLR, CLK, WE : in std_logic;
      Data         : in std_logic_vector(7 downto 0);
      EMPTY        : out std_logic;
      Q            : out std_logic_vector(7 downto 0);
      Full         : buffer std_logic);
      
 end component;
 
 signal INT_FULL, INT_ENABLE, INT_VALID : std_logic;
 signal INT_DATA                        : std_logic_vector(7 downto 0);
 
 begin
 
 INT_ENABLE <= not(INT_FULL);
 
 MY_SENDER : SENDER port map (CLR, CLK, INT_ENABLE, INT_DATA, INT_VALID);
 MY_STORAGE : STORAGE port map (CLR, CLK, INT_VALID, INT_DATA, EMPTY, Q, INT_FULL);
 
 end struct;
