{
  "module_name": "owl-pll.h",
  "hash_id": "6b4826513cf94e6e7767ec49dd898b1d5d27c9933e0a644810adb49edc472649",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/actions/owl-pll.h",
  "human_readable_source": " \n\n\n\n\n\n\n\n\n\n#ifndef _OWL_PLL_H_\n#define _OWL_PLL_H_\n\n#include \"owl-common.h\"\n\n#define OWL_PLL_DEF_DELAY\t50\n\n \nstruct clk_pll_table {\n\tunsigned int\t\tval;\n\tunsigned long\t\trate;\n};\n\nstruct owl_pll_hw {\n\tu32\t\t\treg;\n\tu32\t\t\tbfreq;\n\tu8\t\t\tbit_idx;\n\tu8\t\t\tshift;\n\tu8\t\t\twidth;\n\tu8\t\t\tmin_mul;\n\tu8\t\t\tmax_mul;\n\tu8\t\t\tdelay;\n\tconst struct clk_pll_table *table;\n};\n\nstruct owl_pll {\n\tstruct owl_pll_hw\tpll_hw;\n\tstruct owl_clk_common\tcommon;\n};\n\n#define OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift,\t\t\t\\\n\t\t   _width, _min_mul, _max_mul, _delay, _table)\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.reg\t\t= _reg,\t\t\t\t\t\\\n\t\t.bfreq\t\t= _bfreq,\t\t\t\t\\\n\t\t.bit_idx\t= _bit_idx,\t\t\t\t\\\n\t\t.shift\t\t= _shift,\t\t\t\t\\\n\t\t.width\t\t= _width,\t\t\t\t\\\n\t\t.min_mul\t= _min_mul,\t\t\t\t\\\n\t\t.max_mul\t= _max_mul,\t\t\t\t\\\n\t\t.delay\t\t= _delay,\t\t\t\t\\\n\t\t.table\t\t= _table,\t\t\t\t\\\n\t}\n\n#define OWL_PLL(_struct, _name, _parent, _reg, _bfreq, _bit_idx,\t\\\n\t\t_shift, _width, _min_mul, _max_mul, _table, _flags)\t\\\n\tstruct owl_pll _struct = {\t\t\t\t\t\\\n\t\t.pll_hw\t= OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift,\t\\\n\t\t\t\t     _width, _min_mul, _max_mul,\t\\\n\t\t\t\t     OWL_PLL_DEF_DELAY,\t_table),\t\\\n\t\t.common = {\t\t\t\t\t\t\\\n\t\t\t.regmap = NULL,\t\t\t\t\t\\\n\t\t\t.hw.init = CLK_HW_INIT(_name,\t\t\t\\\n\t\t\t\t\t       _parent,\t\t\t\\\n\t\t\t\t\t       &owl_pll_ops,\t\t\\\n\t\t\t\t\t       _flags),\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\n#define OWL_PLL_NO_PARENT(_struct, _name, _reg, _bfreq, _bit_idx,\t\\\n\t\t_shift, _width, _min_mul, _max_mul, _table, _flags)\t\\\n\tstruct owl_pll _struct = {\t\t\t\t\t\\\n\t\t.pll_hw\t= OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift,\t\\\n\t\t\t\t     _width, _min_mul, _max_mul,\t\\\n\t\t\t\t     OWL_PLL_DEF_DELAY,\t_table),\t\\\n\t\t.common = {\t\t\t\t\t\t\\\n\t\t\t.regmap = NULL,\t\t\t\t\t\\\n\t\t\t.hw.init = CLK_HW_INIT_NO_PARENT(_name,\t\t\\\n\t\t\t\t\t       &owl_pll_ops,\t\t\\\n\t\t\t\t\t       _flags),\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\n#define OWL_PLL_NO_PARENT_DELAY(_struct, _name, _reg, _bfreq, _bit_idx,\t\\\n\t\t_shift, _width, _min_mul, _max_mul, _delay, _table,\t\\\n\t\t_flags)\t\t\t\t\t\t\t\\\n\tstruct owl_pll _struct = {\t\t\t\t\t\\\n\t\t.pll_hw\t= OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift,\t\\\n\t\t\t\t     _width, _min_mul,  _max_mul,\t\\\n\t\t\t\t     _delay, _table),\t\t\t\\\n\t\t.common = {\t\t\t\t\t\t\\\n\t\t\t.regmap = NULL,\t\t\t\t\t\\\n\t\t\t.hw.init = CLK_HW_INIT_NO_PARENT(_name,\t\t\\\n\t\t\t\t\t       &owl_pll_ops,\t\t\\\n\t\t\t\t\t       _flags),\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\n#define mul_mask(m)\t\t((1 << ((m)->width)) - 1)\n\nstatic inline struct owl_pll *hw_to_owl_pll(const struct clk_hw *hw)\n{\n\tstruct owl_clk_common *common = hw_to_owl_clk_common(hw);\n\n\treturn container_of(common, struct owl_pll, common);\n}\n\nextern const struct clk_ops owl_pll_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}