Assembler report for DE1_SoC_Computer
Sun Dec 07 10:56:14 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun Dec 07 10:56:14 2025 ;
; Revision Name         ; DE1_SoC_Computer                      ;
; Top-level Entity Name ; DE1_SoC_Computer                      ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                   ;
+--------+-------------------------------+---------------+
; Vendor ; IP Core Name                  ; License Type  ;
+--------+-------------------------------+---------------+
; Altera ; Nios II Processor (6AF7 00A2) ; OpenCore Plus ;
; Altera ; Signal Tap (6AF7 BCE1)        ; Licensed      ;
; Altera ; Signal Tap (6AF7 BCEC)        ; Licensed      ;
+--------+-------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+
; D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof ;
+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof ;
+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                 ;
+----------------+-------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0B0B2B20                                                                                                              ;
; Checksum       ; 0x0B0B2B20                                                                                                              ;
+----------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 07 10:55:32 2025
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated
Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF
Warning (210039): File D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details.
Info (210040): SRAM Object File D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x00A2
Info (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
Info: Quartus Prime Assembler was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5357 megabytes
    Info: Processing ended: Sun Dec 07 10:56:15 2025
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:39


