{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573081400094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081400099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 17:03:19 2019 " "Processing started: Wed Nov  6 17:03:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573081400099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081400099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_bit_array_multiplier -c eight_bit_array_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_bit_array_multiplier -c eight_bit_array_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081400099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573081400391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573081400391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c array_levels.v(6) " "Verilog HDL Declaration information at array_levels.v(6): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "array_levels.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/array_levels.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573081413551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_levels.v 1 1 " "Found 1 design units, including 1 entities, in source file array_levels.v" { { "Info" "ISGN_ENTITY_NAME" "1 array_levels " "Found entity 1: array_levels" {  } { { "array_levels.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/array_levels.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081413553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081413553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_full_adder " "Found entity 1: one_bit_full_adder" {  } { { "one_bit_full_adder.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/one_bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081413559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081413559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_half_adder " "Found entity 1: one_bit_half_adder" {  } { { "one_bit_half_adder.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/one_bit_half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081413567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081413567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c array_level_one.v(5) " "Verilog HDL Declaration information at array_level_one.v(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "array_level_one.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/array_level_one.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573081413572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_level_one.v 1 1 " "Found 1 design units, including 1 entities, in source file array_level_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 array_level_one " "Found entity 1: array_level_one" {  } { { "array_level_one.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/array_level_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081413573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081413573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_array_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_array_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_array_multiplier " "Found entity 1: eight_bit_array_multiplier" {  } { { "eight_bit_array_multiplier.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/eight_bit_array_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081413583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081413583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bit_array_multiplier " "Elaborating entity \"eight_bit_array_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573081413634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 eight_bit_array_multiplier.v(8) " "Verilog HDL assignment warning at eight_bit_array_multiplier.v(8): truncated value with size 8 to match size of target (1)" {  } { { "eight_bit_array_multiplier.v" "" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/eight_bit_array_multiplier.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573081413642 "|eight_bit_array_multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_level_one array_level_one:lvl_1 " "Elaborating entity \"array_level_one\" for hierarchy \"array_level_one:lvl_1\"" {  } { { "eight_bit_array_multiplier.v" "lvl_1" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/eight_bit_array_multiplier.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081413645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_half_adder array_level_one:lvl_1\|one_bit_half_adder:ha1 " "Elaborating entity \"one_bit_half_adder\" for hierarchy \"array_level_one:lvl_1\|one_bit_half_adder:ha1\"" {  } { { "array_level_one.v" "ha1" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/array_level_one.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081413656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_full_adder array_level_one:lvl_1\|one_bit_full_adder:fa1 " "Elaborating entity \"one_bit_full_adder\" for hierarchy \"array_level_one:lvl_1\|one_bit_full_adder:fa1\"" {  } { { "array_level_one.v" "fa1" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/array_level_one.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081413664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_levels array_levels:lvl_2 " "Elaborating entity \"array_levels\" for hierarchy \"array_levels:lvl_2\"" {  } { { "eight_bit_array_multiplier.v" "lvl_2" { Text "/home/aww849/engr-ece/cme433/literature_review/CME433-Approximate_Wallace_Tree_Accumulation/array_multiplier/eight_bit_array_multiplier.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081413684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573081414571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573081415218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081415218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573081415348 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573081415348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573081415348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573081415348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573081415379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 17:03:35 2019 " "Processing ended: Wed Nov  6 17:03:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573081415379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573081415379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573081415379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081415379 ""}
