// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Context_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v66_0_address0,
        v66_0_ce0,
        v66_0_q0,
        v66_0_address1,
        v66_0_ce1,
        v66_0_q1,
        v66_1_address0,
        v66_1_ce0,
        v66_1_q0,
        v66_1_address1,
        v66_1_ce1,
        v66_1_q1,
        v67_0_address0,
        v67_0_ce0,
        v67_0_q0,
        v67_0_address1,
        v67_0_ce1,
        v67_0_q1,
        v67_1_address0,
        v67_1_ce0,
        v67_1_q0,
        v67_1_address1,
        v67_1_ce1,
        v67_1_q1,
        v68_0_0_address0,
        v68_0_0_ce0,
        v68_0_0_we0,
        v68_0_0_d0,
        v68_0_0_address1,
        v68_0_0_ce1,
        v68_0_0_q1,
        v68_0_1_address0,
        v68_0_1_ce0,
        v68_0_1_we0,
        v68_0_1_d0,
        v68_0_1_address1,
        v68_0_1_ce1,
        v68_0_1_q1,
        v68_0_2_address0,
        v68_0_2_ce0,
        v68_0_2_we0,
        v68_0_2_d0,
        v68_0_2_address1,
        v68_0_2_ce1,
        v68_0_2_q1,
        v68_0_3_address0,
        v68_0_3_ce0,
        v68_0_3_we0,
        v68_0_3_d0,
        v68_0_3_address1,
        v68_0_3_ce1,
        v68_0_3_q1,
        v68_1_0_address0,
        v68_1_0_ce0,
        v68_1_0_we0,
        v68_1_0_d0,
        v68_1_0_address1,
        v68_1_0_ce1,
        v68_1_0_q1,
        v68_1_1_address0,
        v68_1_1_ce0,
        v68_1_1_we0,
        v68_1_1_d0,
        v68_1_1_address1,
        v68_1_1_ce1,
        v68_1_1_q1,
        v68_1_2_address0,
        v68_1_2_ce0,
        v68_1_2_we0,
        v68_1_2_d0,
        v68_1_2_address1,
        v68_1_2_ce1,
        v68_1_2_q1,
        v68_1_3_address0,
        v68_1_3_ce0,
        v68_1_3_we0,
        v68_1_3_d0,
        v68_1_3_address1,
        v68_1_3_ce1,
        v68_1_3_q1,
        v68_2_0_address0,
        v68_2_0_ce0,
        v68_2_0_we0,
        v68_2_0_d0,
        v68_2_0_address1,
        v68_2_0_ce1,
        v68_2_0_q1,
        v68_2_1_address0,
        v68_2_1_ce0,
        v68_2_1_we0,
        v68_2_1_d0,
        v68_2_1_address1,
        v68_2_1_ce1,
        v68_2_1_q1,
        v68_2_2_address0,
        v68_2_2_ce0,
        v68_2_2_we0,
        v68_2_2_d0,
        v68_2_2_address1,
        v68_2_2_ce1,
        v68_2_2_q1,
        v68_2_3_address0,
        v68_2_3_ce0,
        v68_2_3_we0,
        v68_2_3_d0,
        v68_2_3_address1,
        v68_2_3_ce1,
        v68_2_3_q1,
        v68_3_0_address0,
        v68_3_0_ce0,
        v68_3_0_we0,
        v68_3_0_d0,
        v68_3_0_address1,
        v68_3_0_ce1,
        v68_3_0_q1,
        v68_3_1_address0,
        v68_3_1_ce0,
        v68_3_1_we0,
        v68_3_1_d0,
        v68_3_1_address1,
        v68_3_1_ce1,
        v68_3_1_q1,
        v68_3_2_address0,
        v68_3_2_ce0,
        v68_3_2_we0,
        v68_3_2_d0,
        v68_3_2_address1,
        v68_3_2_ce1,
        v68_3_2_q1,
        v68_3_3_address0,
        v68_3_3_ce0,
        v68_3_3_we0,
        v68_3_3_d0,
        v68_3_3_address1,
        v68_3_3_ce1,
        v68_3_3_q1,
        grp_fu_2163_p_din0,
        grp_fu_2163_p_din1,
        grp_fu_2163_p_dout0,
        grp_fu_2163_p_ce,
        grp_fu_2167_p_din0,
        grp_fu_2167_p_din1,
        grp_fu_2167_p_dout0,
        grp_fu_2167_p_ce,
        grp_fu_2171_p_din0,
        grp_fu_2171_p_din1,
        grp_fu_2171_p_dout0,
        grp_fu_2171_p_ce,
        grp_fu_2175_p_din0,
        grp_fu_2175_p_din1,
        grp_fu_2175_p_dout0,
        grp_fu_2175_p_ce,
        grp_fu_2179_p_din0,
        grp_fu_2179_p_din1,
        grp_fu_2179_p_dout0,
        grp_fu_2179_p_ce,
        grp_fu_2183_p_din0,
        grp_fu_2183_p_din1,
        grp_fu_2183_p_dout0,
        grp_fu_2183_p_ce,
        grp_fu_2187_p_din0,
        grp_fu_2187_p_din1,
        grp_fu_2187_p_dout0,
        grp_fu_2187_p_ce,
        grp_fu_2191_p_din0,
        grp_fu_2191_p_din1,
        grp_fu_2191_p_dout0,
        grp_fu_2191_p_ce,
        grp_fu_2195_p_din0,
        grp_fu_2195_p_din1,
        grp_fu_2195_p_dout0,
        grp_fu_2195_p_ce,
        grp_fu_2199_p_din0,
        grp_fu_2199_p_din1,
        grp_fu_2199_p_dout0,
        grp_fu_2199_p_ce,
        grp_fu_2203_p_din0,
        grp_fu_2203_p_din1,
        grp_fu_2203_p_dout0,
        grp_fu_2203_p_ce,
        grp_fu_2207_p_din0,
        grp_fu_2207_p_din1,
        grp_fu_2207_p_dout0,
        grp_fu_2207_p_ce,
        grp_fu_2211_p_din0,
        grp_fu_2211_p_din1,
        grp_fu_2211_p_dout0,
        grp_fu_2211_p_ce,
        grp_fu_2215_p_din0,
        grp_fu_2215_p_din1,
        grp_fu_2215_p_dout0,
        grp_fu_2215_p_ce,
        grp_fu_2219_p_din0,
        grp_fu_2219_p_din1,
        grp_fu_2219_p_dout0,
        grp_fu_2219_p_ce,
        grp_fu_2223_p_din0,
        grp_fu_2223_p_din1,
        grp_fu_2223_p_dout0,
        grp_fu_2223_p_ce
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] v66_0_address0;
output   v66_0_ce0;
input  [23:0] v66_0_q0;
output  [6:0] v66_0_address1;
output   v66_0_ce1;
input  [23:0] v66_0_q1;
output  [6:0] v66_1_address0;
output   v66_1_ce0;
input  [23:0] v66_1_q0;
output  [6:0] v66_1_address1;
output   v66_1_ce1;
input  [23:0] v66_1_q1;
output  [8:0] v67_0_address0;
output   v67_0_ce0;
input  [23:0] v67_0_q0;
output  [8:0] v67_0_address1;
output   v67_0_ce1;
input  [23:0] v67_0_q1;
output  [8:0] v67_1_address0;
output   v67_1_ce0;
input  [23:0] v67_1_q0;
output  [8:0] v67_1_address1;
output   v67_1_ce1;
input  [23:0] v67_1_q1;
output  [5:0] v68_0_0_address0;
output   v68_0_0_ce0;
output   v68_0_0_we0;
output  [23:0] v68_0_0_d0;
output  [5:0] v68_0_0_address1;
output   v68_0_0_ce1;
input  [23:0] v68_0_0_q1;
output  [5:0] v68_0_1_address0;
output   v68_0_1_ce0;
output   v68_0_1_we0;
output  [23:0] v68_0_1_d0;
output  [5:0] v68_0_1_address1;
output   v68_0_1_ce1;
input  [23:0] v68_0_1_q1;
output  [5:0] v68_0_2_address0;
output   v68_0_2_ce0;
output   v68_0_2_we0;
output  [23:0] v68_0_2_d0;
output  [5:0] v68_0_2_address1;
output   v68_0_2_ce1;
input  [23:0] v68_0_2_q1;
output  [5:0] v68_0_3_address0;
output   v68_0_3_ce0;
output   v68_0_3_we0;
output  [23:0] v68_0_3_d0;
output  [5:0] v68_0_3_address1;
output   v68_0_3_ce1;
input  [23:0] v68_0_3_q1;
output  [5:0] v68_1_0_address0;
output   v68_1_0_ce0;
output   v68_1_0_we0;
output  [23:0] v68_1_0_d0;
output  [5:0] v68_1_0_address1;
output   v68_1_0_ce1;
input  [23:0] v68_1_0_q1;
output  [5:0] v68_1_1_address0;
output   v68_1_1_ce0;
output   v68_1_1_we0;
output  [23:0] v68_1_1_d0;
output  [5:0] v68_1_1_address1;
output   v68_1_1_ce1;
input  [23:0] v68_1_1_q1;
output  [5:0] v68_1_2_address0;
output   v68_1_2_ce0;
output   v68_1_2_we0;
output  [23:0] v68_1_2_d0;
output  [5:0] v68_1_2_address1;
output   v68_1_2_ce1;
input  [23:0] v68_1_2_q1;
output  [5:0] v68_1_3_address0;
output   v68_1_3_ce0;
output   v68_1_3_we0;
output  [23:0] v68_1_3_d0;
output  [5:0] v68_1_3_address1;
output   v68_1_3_ce1;
input  [23:0] v68_1_3_q1;
output  [5:0] v68_2_0_address0;
output   v68_2_0_ce0;
output   v68_2_0_we0;
output  [23:0] v68_2_0_d0;
output  [5:0] v68_2_0_address1;
output   v68_2_0_ce1;
input  [23:0] v68_2_0_q1;
output  [5:0] v68_2_1_address0;
output   v68_2_1_ce0;
output   v68_2_1_we0;
output  [23:0] v68_2_1_d0;
output  [5:0] v68_2_1_address1;
output   v68_2_1_ce1;
input  [23:0] v68_2_1_q1;
output  [5:0] v68_2_2_address0;
output   v68_2_2_ce0;
output   v68_2_2_we0;
output  [23:0] v68_2_2_d0;
output  [5:0] v68_2_2_address1;
output   v68_2_2_ce1;
input  [23:0] v68_2_2_q1;
output  [5:0] v68_2_3_address0;
output   v68_2_3_ce0;
output   v68_2_3_we0;
output  [23:0] v68_2_3_d0;
output  [5:0] v68_2_3_address1;
output   v68_2_3_ce1;
input  [23:0] v68_2_3_q1;
output  [5:0] v68_3_0_address0;
output   v68_3_0_ce0;
output   v68_3_0_we0;
output  [23:0] v68_3_0_d0;
output  [5:0] v68_3_0_address1;
output   v68_3_0_ce1;
input  [23:0] v68_3_0_q1;
output  [5:0] v68_3_1_address0;
output   v68_3_1_ce0;
output   v68_3_1_we0;
output  [23:0] v68_3_1_d0;
output  [5:0] v68_3_1_address1;
output   v68_3_1_ce1;
input  [23:0] v68_3_1_q1;
output  [5:0] v68_3_2_address0;
output   v68_3_2_ce0;
output   v68_3_2_we0;
output  [23:0] v68_3_2_d0;
output  [5:0] v68_3_2_address1;
output   v68_3_2_ce1;
input  [23:0] v68_3_2_q1;
output  [5:0] v68_3_3_address0;
output   v68_3_3_ce0;
output   v68_3_3_we0;
output  [23:0] v68_3_3_d0;
output  [5:0] v68_3_3_address1;
output   v68_3_3_ce1;
input  [23:0] v68_3_3_q1;
output  [39:0] grp_fu_2163_p_din0;
output  [39:0] grp_fu_2163_p_din1;
input  [71:0] grp_fu_2163_p_dout0;
output   grp_fu_2163_p_ce;
output  [39:0] grp_fu_2167_p_din0;
output  [39:0] grp_fu_2167_p_din1;
input  [71:0] grp_fu_2167_p_dout0;
output   grp_fu_2167_p_ce;
output  [39:0] grp_fu_2171_p_din0;
output  [39:0] grp_fu_2171_p_din1;
input  [71:0] grp_fu_2171_p_dout0;
output   grp_fu_2171_p_ce;
output  [39:0] grp_fu_2175_p_din0;
output  [39:0] grp_fu_2175_p_din1;
input  [71:0] grp_fu_2175_p_dout0;
output   grp_fu_2175_p_ce;
output  [39:0] grp_fu_2179_p_din0;
output  [39:0] grp_fu_2179_p_din1;
input  [71:0] grp_fu_2179_p_dout0;
output   grp_fu_2179_p_ce;
output  [39:0] grp_fu_2183_p_din0;
output  [39:0] grp_fu_2183_p_din1;
input  [71:0] grp_fu_2183_p_dout0;
output   grp_fu_2183_p_ce;
output  [39:0] grp_fu_2187_p_din0;
output  [39:0] grp_fu_2187_p_din1;
input  [71:0] grp_fu_2187_p_dout0;
output   grp_fu_2187_p_ce;
output  [39:0] grp_fu_2191_p_din0;
output  [39:0] grp_fu_2191_p_din1;
input  [71:0] grp_fu_2191_p_dout0;
output   grp_fu_2191_p_ce;
output  [39:0] grp_fu_2195_p_din0;
output  [39:0] grp_fu_2195_p_din1;
input  [71:0] grp_fu_2195_p_dout0;
output   grp_fu_2195_p_ce;
output  [39:0] grp_fu_2199_p_din0;
output  [39:0] grp_fu_2199_p_din1;
input  [71:0] grp_fu_2199_p_dout0;
output   grp_fu_2199_p_ce;
output  [39:0] grp_fu_2203_p_din0;
output  [39:0] grp_fu_2203_p_din1;
input  [71:0] grp_fu_2203_p_dout0;
output   grp_fu_2203_p_ce;
output  [39:0] grp_fu_2207_p_din0;
output  [39:0] grp_fu_2207_p_din1;
input  [71:0] grp_fu_2207_p_dout0;
output   grp_fu_2207_p_ce;
output  [39:0] grp_fu_2211_p_din0;
output  [39:0] grp_fu_2211_p_din1;
input  [71:0] grp_fu_2211_p_dout0;
output   grp_fu_2211_p_ce;
output  [39:0] grp_fu_2215_p_din0;
output  [39:0] grp_fu_2215_p_din1;
input  [71:0] grp_fu_2215_p_dout0;
output   grp_fu_2215_p_ce;
output  [39:0] grp_fu_2219_p_din0;
output  [39:0] grp_fu_2219_p_din1;
input  [71:0] grp_fu_2219_p_dout0;
output   grp_fu_2219_p_ce;
output  [39:0] grp_fu_2223_p_din0;
output  [39:0] grp_fu_2223_p_din1;
input  [71:0] grp_fu_2223_p_dout0;
output   grp_fu_2223_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] v68_0_0_address0;
reg v68_0_0_ce0;
reg v68_0_0_we0;
reg[23:0] v68_0_0_d0;
reg v68_0_0_ce1;
reg[5:0] v68_0_1_address0;
reg v68_0_1_ce0;
reg v68_0_1_we0;
reg[23:0] v68_0_1_d0;
reg v68_0_1_ce1;
reg[5:0] v68_0_2_address0;
reg v68_0_2_ce0;
reg v68_0_2_we0;
reg[23:0] v68_0_2_d0;
reg v68_0_2_ce1;
reg[5:0] v68_0_3_address0;
reg v68_0_3_ce0;
reg v68_0_3_we0;
reg[23:0] v68_0_3_d0;
reg v68_0_3_ce1;
reg[5:0] v68_1_0_address0;
reg v68_1_0_ce0;
reg v68_1_0_we0;
reg[23:0] v68_1_0_d0;
reg v68_1_0_ce1;
reg[5:0] v68_1_1_address0;
reg v68_1_1_ce0;
reg v68_1_1_we0;
reg[23:0] v68_1_1_d0;
reg v68_1_1_ce1;
reg[5:0] v68_1_2_address0;
reg v68_1_2_ce0;
reg v68_1_2_we0;
reg[23:0] v68_1_2_d0;
reg v68_1_2_ce1;
reg[5:0] v68_1_3_address0;
reg v68_1_3_ce0;
reg v68_1_3_we0;
reg[23:0] v68_1_3_d0;
reg v68_1_3_ce1;
reg[5:0] v68_2_0_address0;
reg v68_2_0_ce0;
reg v68_2_0_we0;
reg[23:0] v68_2_0_d0;
reg v68_2_0_ce1;
reg[5:0] v68_2_1_address0;
reg v68_2_1_ce0;
reg v68_2_1_we0;
reg[23:0] v68_2_1_d0;
reg v68_2_1_ce1;
reg[5:0] v68_2_2_address0;
reg v68_2_2_ce0;
reg v68_2_2_we0;
reg[23:0] v68_2_2_d0;
reg v68_2_2_ce1;
reg[5:0] v68_2_3_address0;
reg v68_2_3_ce0;
reg v68_2_3_we0;
reg[23:0] v68_2_3_d0;
reg v68_2_3_ce1;
reg[5:0] v68_3_0_address0;
reg v68_3_0_ce0;
reg v68_3_0_we0;
reg[23:0] v68_3_0_d0;
reg v68_3_0_ce1;
reg[5:0] v68_3_1_address0;
reg v68_3_1_ce0;
reg v68_3_1_we0;
reg[23:0] v68_3_1_d0;
reg v68_3_1_ce1;
reg[5:0] v68_3_2_address0;
reg v68_3_2_ce0;
reg v68_3_2_we0;
reg[23:0] v68_3_2_d0;
reg v68_3_2_ce1;
reg[5:0] v68_3_3_address0;
reg v68_3_3_ce0;
reg v68_3_3_we0;
reg[23:0] v68_3_3_d0;
reg v68_3_3_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_done;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_idle;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_ready;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_address0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_ce0;
wire    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_d0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_done;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_idle;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_ready;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_ce1;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_ce0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_we0;
wire   [23:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_d0;
wire   [5:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_ce1;
wire   [6:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_ce0;
wire   [6:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_ce1;
wire   [6:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_ce0;
wire   [6:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_ce1;
wire   [8:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_ce0;
wire   [8:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_ce1;
wire   [8:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_address0;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_ce0;
wire   [8:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_address1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_ce1;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_ce;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_din0;
wire  signed [39:0] grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_din1;
wire    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_ce;
reg    grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_fu_124_ce;
reg    grp_fu_128_ce;
reg    grp_fu_132_ce;
reg    grp_fu_136_ce;
reg    grp_fu_140_ce;
reg    grp_fu_144_ce;
reg    grp_fu_148_ce;
reg    grp_fu_152_ce;
reg    grp_fu_156_ce;
reg    grp_fu_160_ce;
reg    grp_fu_164_ce;
reg    grp_fu_168_ce;
reg    grp_fu_172_ce;
reg    grp_fu_176_ce;
reg    grp_fu_180_ce;
reg    grp_fu_184_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start_reg = 1'b0;
#0 grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start_reg = 1'b0;
end

Bert_layer_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start),
    .ap_done(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_done),
    .ap_idle(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_idle),
    .ap_ready(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_ready),
    .v68_0_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_address0),
    .v68_0_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_ce0),
    .v68_0_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_we0),
    .v68_0_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_d0),
    .v68_0_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_address0),
    .v68_0_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_ce0),
    .v68_0_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_we0),
    .v68_0_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_d0),
    .v68_0_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_address0),
    .v68_0_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_ce0),
    .v68_0_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_we0),
    .v68_0_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_d0),
    .v68_0_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_address0),
    .v68_0_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_ce0),
    .v68_0_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_we0),
    .v68_0_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_d0),
    .v68_1_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_address0),
    .v68_1_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_ce0),
    .v68_1_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_we0),
    .v68_1_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_d0),
    .v68_1_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_address0),
    .v68_1_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_ce0),
    .v68_1_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_we0),
    .v68_1_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_d0),
    .v68_1_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_address0),
    .v68_1_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_ce0),
    .v68_1_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_we0),
    .v68_1_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_d0),
    .v68_1_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_address0),
    .v68_1_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_ce0),
    .v68_1_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_we0),
    .v68_1_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_d0),
    .v68_2_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_address0),
    .v68_2_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_ce0),
    .v68_2_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_we0),
    .v68_2_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_d0),
    .v68_2_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_address0),
    .v68_2_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_ce0),
    .v68_2_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_we0),
    .v68_2_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_d0),
    .v68_2_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_address0),
    .v68_2_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_ce0),
    .v68_2_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_we0),
    .v68_2_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_d0),
    .v68_2_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_address0),
    .v68_2_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_ce0),
    .v68_2_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_we0),
    .v68_2_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_d0),
    .v68_3_0_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_address0),
    .v68_3_0_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_ce0),
    .v68_3_0_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_we0),
    .v68_3_0_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_d0),
    .v68_3_1_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_address0),
    .v68_3_1_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_ce0),
    .v68_3_1_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_we0),
    .v68_3_1_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_d0),
    .v68_3_2_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_address0),
    .v68_3_2_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_ce0),
    .v68_3_2_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_we0),
    .v68_3_2_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_d0),
    .v68_3_3_address0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_address0),
    .v68_3_3_ce0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_ce0),
    .v68_3_3_we0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_we0),
    .v68_3_3_d0(grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_d0)
);

Bert_layer_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start),
    .ap_done(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_done),
    .ap_idle(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_idle),
    .ap_ready(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_ready),
    .v68_0_0_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_address0),
    .v68_0_0_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_ce0),
    .v68_0_0_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_we0),
    .v68_0_0_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_d0),
    .v68_0_0_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_address1),
    .v68_0_0_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_ce1),
    .v68_0_0_q1(v68_0_0_q1),
    .v68_0_1_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_address0),
    .v68_0_1_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_ce0),
    .v68_0_1_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_we0),
    .v68_0_1_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_d0),
    .v68_0_1_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_address1),
    .v68_0_1_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_ce1),
    .v68_0_1_q1(v68_0_1_q1),
    .v68_0_2_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_address0),
    .v68_0_2_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_ce0),
    .v68_0_2_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_we0),
    .v68_0_2_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_d0),
    .v68_0_2_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_address1),
    .v68_0_2_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_ce1),
    .v68_0_2_q1(v68_0_2_q1),
    .v68_0_3_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_address0),
    .v68_0_3_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_ce0),
    .v68_0_3_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_we0),
    .v68_0_3_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_d0),
    .v68_0_3_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_address1),
    .v68_0_3_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_ce1),
    .v68_0_3_q1(v68_0_3_q1),
    .v68_1_0_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_address0),
    .v68_1_0_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_ce0),
    .v68_1_0_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_we0),
    .v68_1_0_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_d0),
    .v68_1_0_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_address1),
    .v68_1_0_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_ce1),
    .v68_1_0_q1(v68_1_0_q1),
    .v68_1_1_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_address0),
    .v68_1_1_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_ce0),
    .v68_1_1_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_we0),
    .v68_1_1_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_d0),
    .v68_1_1_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_address1),
    .v68_1_1_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_ce1),
    .v68_1_1_q1(v68_1_1_q1),
    .v68_1_2_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_address0),
    .v68_1_2_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_ce0),
    .v68_1_2_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_we0),
    .v68_1_2_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_d0),
    .v68_1_2_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_address1),
    .v68_1_2_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_ce1),
    .v68_1_2_q1(v68_1_2_q1),
    .v68_1_3_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_address0),
    .v68_1_3_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_ce0),
    .v68_1_3_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_we0),
    .v68_1_3_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_d0),
    .v68_1_3_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_address1),
    .v68_1_3_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_ce1),
    .v68_1_3_q1(v68_1_3_q1),
    .v68_2_0_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_address0),
    .v68_2_0_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_ce0),
    .v68_2_0_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_we0),
    .v68_2_0_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_d0),
    .v68_2_0_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_address1),
    .v68_2_0_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_ce1),
    .v68_2_0_q1(v68_2_0_q1),
    .v68_2_1_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_address0),
    .v68_2_1_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_ce0),
    .v68_2_1_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_we0),
    .v68_2_1_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_d0),
    .v68_2_1_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_address1),
    .v68_2_1_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_ce1),
    .v68_2_1_q1(v68_2_1_q1),
    .v68_2_2_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_address0),
    .v68_2_2_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_ce0),
    .v68_2_2_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_we0),
    .v68_2_2_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_d0),
    .v68_2_2_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_address1),
    .v68_2_2_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_ce1),
    .v68_2_2_q1(v68_2_2_q1),
    .v68_2_3_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_address0),
    .v68_2_3_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_ce0),
    .v68_2_3_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_we0),
    .v68_2_3_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_d0),
    .v68_2_3_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_address1),
    .v68_2_3_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_ce1),
    .v68_2_3_q1(v68_2_3_q1),
    .v68_3_0_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_address0),
    .v68_3_0_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_ce0),
    .v68_3_0_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_we0),
    .v68_3_0_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_d0),
    .v68_3_0_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_address1),
    .v68_3_0_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_ce1),
    .v68_3_0_q1(v68_3_0_q1),
    .v68_3_1_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_address0),
    .v68_3_1_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_ce0),
    .v68_3_1_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_we0),
    .v68_3_1_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_d0),
    .v68_3_1_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_address1),
    .v68_3_1_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_ce1),
    .v68_3_1_q1(v68_3_1_q1),
    .v68_3_2_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_address0),
    .v68_3_2_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_ce0),
    .v68_3_2_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_we0),
    .v68_3_2_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_d0),
    .v68_3_2_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_address1),
    .v68_3_2_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_ce1),
    .v68_3_2_q1(v68_3_2_q1),
    .v68_3_3_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_address0),
    .v68_3_3_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_ce0),
    .v68_3_3_we0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_we0),
    .v68_3_3_d0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_d0),
    .v68_3_3_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_address1),
    .v68_3_3_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_ce1),
    .v68_3_3_q1(v68_3_3_q1),
    .v66_0_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_address0),
    .v66_0_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_ce0),
    .v66_0_q0(v66_0_q0),
    .v66_0_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_address1),
    .v66_0_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_ce1),
    .v66_0_q1(v66_0_q1),
    .v66_1_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_address0),
    .v66_1_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_ce0),
    .v66_1_q0(v66_1_q0),
    .v66_1_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_address1),
    .v66_1_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_ce1),
    .v66_1_q1(v66_1_q1),
    .v67_0_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_address0),
    .v67_0_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_ce0),
    .v67_0_q0(v67_0_q0),
    .v67_0_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_address1),
    .v67_0_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_ce1),
    .v67_0_q1(v67_0_q1),
    .v67_1_address0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_address0),
    .v67_1_ce0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_ce0),
    .v67_1_q0(v67_1_q0),
    .v67_1_address1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_address1),
    .v67_1_ce1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_ce1),
    .v67_1_q1(v67_1_q1),
    .grp_fu_124_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_din0),
    .grp_fu_124_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_din1),
    .grp_fu_124_p_dout0(grp_fu_2163_p_dout0),
    .grp_fu_124_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_ce),
    .grp_fu_128_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_din0),
    .grp_fu_128_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_din1),
    .grp_fu_128_p_dout0(grp_fu_2167_p_dout0),
    .grp_fu_128_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_ce),
    .grp_fu_132_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_din0),
    .grp_fu_132_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_din1),
    .grp_fu_132_p_dout0(grp_fu_2171_p_dout0),
    .grp_fu_132_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_ce),
    .grp_fu_136_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_din0),
    .grp_fu_136_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_din1),
    .grp_fu_136_p_dout0(grp_fu_2175_p_dout0),
    .grp_fu_136_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_ce),
    .grp_fu_140_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_din0),
    .grp_fu_140_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_din1),
    .grp_fu_140_p_dout0(grp_fu_2179_p_dout0),
    .grp_fu_140_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_ce),
    .grp_fu_144_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_din0),
    .grp_fu_144_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_din1),
    .grp_fu_144_p_dout0(grp_fu_2183_p_dout0),
    .grp_fu_144_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_ce),
    .grp_fu_148_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_din0),
    .grp_fu_148_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_din1),
    .grp_fu_148_p_dout0(grp_fu_2187_p_dout0),
    .grp_fu_148_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_ce),
    .grp_fu_152_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_din0),
    .grp_fu_152_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_din1),
    .grp_fu_152_p_dout0(grp_fu_2191_p_dout0),
    .grp_fu_152_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_ce),
    .grp_fu_156_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_din0),
    .grp_fu_156_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_din1),
    .grp_fu_156_p_dout0(grp_fu_2195_p_dout0),
    .grp_fu_156_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_ce),
    .grp_fu_160_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_din0),
    .grp_fu_160_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_din1),
    .grp_fu_160_p_dout0(grp_fu_2199_p_dout0),
    .grp_fu_160_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_ce),
    .grp_fu_164_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_din0),
    .grp_fu_164_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_din1),
    .grp_fu_164_p_dout0(grp_fu_2203_p_dout0),
    .grp_fu_164_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_ce),
    .grp_fu_168_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_din0),
    .grp_fu_168_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_din1),
    .grp_fu_168_p_dout0(grp_fu_2207_p_dout0),
    .grp_fu_168_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_ce),
    .grp_fu_172_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_din0),
    .grp_fu_172_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_din1),
    .grp_fu_172_p_dout0(grp_fu_2211_p_dout0),
    .grp_fu_172_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_ce),
    .grp_fu_176_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_din0),
    .grp_fu_176_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_din1),
    .grp_fu_176_p_dout0(grp_fu_2215_p_dout0),
    .grp_fu_176_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_ce),
    .grp_fu_180_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_din0),
    .grp_fu_180_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_din1),
    .grp_fu_180_p_dout0(grp_fu_2219_p_dout0),
    .grp_fu_180_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_ce),
    .grp_fu_184_p_din0(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_din0),
    .grp_fu_184_p_din1(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_din1),
    .grp_fu_184_p_dout0(grp_fu_2223_p_dout0),
    .grp_fu_184_p_ce(grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start_reg <= 1'b1;
        end else if ((grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_ready == 1'b1)) begin
            grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start_reg <= 1'b1;
        end else if ((grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_ready == 1'b1)) begin
            grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_124_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_ce;
    end else begin
        grp_fu_124_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_128_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_ce;
    end else begin
        grp_fu_128_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_132_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_ce;
    end else begin
        grp_fu_132_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_136_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_ce;
    end else begin
        grp_fu_136_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_140_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_ce;
    end else begin
        grp_fu_140_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_144_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_ce;
    end else begin
        grp_fu_144_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_148_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_ce;
    end else begin
        grp_fu_148_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_152_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_ce;
    end else begin
        grp_fu_152_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_156_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_ce;
    end else begin
        grp_fu_156_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_160_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_ce;
    end else begin
        grp_fu_160_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_164_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_ce;
    end else begin
        grp_fu_164_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_168_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_ce;
    end else begin
        grp_fu_168_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_172_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_ce;
    end else begin
        grp_fu_172_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_176_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_ce;
    end else begin
        grp_fu_176_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_180_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_ce;
    end else begin
        grp_fu_180_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_184_ce = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_ce;
    end else begin
        grp_fu_184_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_0_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_address0;
    end else begin
        v68_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_0_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_ce0;
    end else begin
        v68_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_0_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_ce1;
    end else begin
        v68_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_0_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_d0;
    end else begin
        v68_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_0_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_0_we0;
    end else begin
        v68_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_1_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_address0;
    end else begin
        v68_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_1_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_ce0;
    end else begin
        v68_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_1_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_ce1;
    end else begin
        v68_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_1_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_d0;
    end else begin
        v68_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_1_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_1_we0;
    end else begin
        v68_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_2_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_address0;
    end else begin
        v68_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_2_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_ce0;
    end else begin
        v68_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_2_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_ce1;
    end else begin
        v68_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_2_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_d0;
    end else begin
        v68_0_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_2_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_2_we0;
    end else begin
        v68_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_3_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_address0;
    end else begin
        v68_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_3_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_ce0;
    end else begin
        v68_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_3_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_ce1;
    end else begin
        v68_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_3_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_d0;
    end else begin
        v68_0_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_0_3_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_0_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_0_3_we0;
    end else begin
        v68_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_0_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_address0;
    end else begin
        v68_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_0_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_ce0;
    end else begin
        v68_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_0_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_ce1;
    end else begin
        v68_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_0_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_d0;
    end else begin
        v68_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_0_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_0_we0;
    end else begin
        v68_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_1_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_address0;
    end else begin
        v68_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_1_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_ce0;
    end else begin
        v68_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_1_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_ce1;
    end else begin
        v68_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_1_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_d0;
    end else begin
        v68_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_1_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_1_we0;
    end else begin
        v68_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_2_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_address0;
    end else begin
        v68_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_2_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_ce0;
    end else begin
        v68_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_2_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_ce1;
    end else begin
        v68_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_2_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_d0;
    end else begin
        v68_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_2_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_2_we0;
    end else begin
        v68_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_3_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_address0;
    end else begin
        v68_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_3_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_ce0;
    end else begin
        v68_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_3_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_ce1;
    end else begin
        v68_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_3_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_d0;
    end else begin
        v68_1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_1_3_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_1_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_1_3_we0;
    end else begin
        v68_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_0_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_address0;
    end else begin
        v68_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_0_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_ce0;
    end else begin
        v68_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_0_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_ce1;
    end else begin
        v68_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_0_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_d0;
    end else begin
        v68_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_0_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_0_we0;
    end else begin
        v68_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_1_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_address0;
    end else begin
        v68_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_1_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_ce0;
    end else begin
        v68_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_1_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_ce1;
    end else begin
        v68_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_1_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_d0;
    end else begin
        v68_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_1_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_1_we0;
    end else begin
        v68_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_2_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_address0;
    end else begin
        v68_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_2_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_ce0;
    end else begin
        v68_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_2_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_ce1;
    end else begin
        v68_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_2_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_d0;
    end else begin
        v68_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_2_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_2_we0;
    end else begin
        v68_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_3_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_address0;
    end else begin
        v68_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_3_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_ce0;
    end else begin
        v68_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_3_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_ce1;
    end else begin
        v68_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_3_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_d0;
    end else begin
        v68_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_2_3_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_2_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_2_3_we0;
    end else begin
        v68_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_0_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_0_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_address0;
    end else begin
        v68_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_0_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_0_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_ce0;
    end else begin
        v68_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_0_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_ce1;
    end else begin
        v68_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_0_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_0_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_d0;
    end else begin
        v68_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_0_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_0_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_0_we0;
    end else begin
        v68_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_1_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_1_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_address0;
    end else begin
        v68_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_1_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_1_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_ce0;
    end else begin
        v68_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_1_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_ce1;
    end else begin
        v68_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_1_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_1_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_d0;
    end else begin
        v68_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_1_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_1_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_1_we0;
    end else begin
        v68_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_2_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_2_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_address0;
    end else begin
        v68_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_2_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_2_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_ce0;
    end else begin
        v68_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_2_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_ce1;
    end else begin
        v68_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_2_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_2_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_d0;
    end else begin
        v68_3_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_2_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_2_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_2_we0;
    end else begin
        v68_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_3_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_3_address0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_address0;
    end else begin
        v68_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_3_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_3_ce0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_ce0;
    end else begin
        v68_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_3_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_ce1;
    end else begin
        v68_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_3_d0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_3_d0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_d0;
    end else begin
        v68_3_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v68_3_3_we0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v68_3_3_we0 = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_v68_3_3_we0;
    end else begin
        v68_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start = grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44_ap_start_reg;

assign grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_ap_start_reg;

assign grp_fu_2163_p_ce = grp_fu_124_ce;

assign grp_fu_2163_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_din0;

assign grp_fu_2163_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_124_p_din1;

assign grp_fu_2167_p_ce = grp_fu_128_ce;

assign grp_fu_2167_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_din0;

assign grp_fu_2167_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_128_p_din1;

assign grp_fu_2171_p_ce = grp_fu_132_ce;

assign grp_fu_2171_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_din0;

assign grp_fu_2171_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_132_p_din1;

assign grp_fu_2175_p_ce = grp_fu_136_ce;

assign grp_fu_2175_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_din0;

assign grp_fu_2175_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_136_p_din1;

assign grp_fu_2179_p_ce = grp_fu_140_ce;

assign grp_fu_2179_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_din0;

assign grp_fu_2179_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_140_p_din1;

assign grp_fu_2183_p_ce = grp_fu_144_ce;

assign grp_fu_2183_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_din0;

assign grp_fu_2183_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_144_p_din1;

assign grp_fu_2187_p_ce = grp_fu_148_ce;

assign grp_fu_2187_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_din0;

assign grp_fu_2187_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_148_p_din1;

assign grp_fu_2191_p_ce = grp_fu_152_ce;

assign grp_fu_2191_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_din0;

assign grp_fu_2191_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_152_p_din1;

assign grp_fu_2195_p_ce = grp_fu_156_ce;

assign grp_fu_2195_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_din0;

assign grp_fu_2195_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_156_p_din1;

assign grp_fu_2199_p_ce = grp_fu_160_ce;

assign grp_fu_2199_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_din0;

assign grp_fu_2199_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_160_p_din1;

assign grp_fu_2203_p_ce = grp_fu_164_ce;

assign grp_fu_2203_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_din0;

assign grp_fu_2203_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_164_p_din1;

assign grp_fu_2207_p_ce = grp_fu_168_ce;

assign grp_fu_2207_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_din0;

assign grp_fu_2207_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_168_p_din1;

assign grp_fu_2211_p_ce = grp_fu_172_ce;

assign grp_fu_2211_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_din0;

assign grp_fu_2211_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_172_p_din1;

assign grp_fu_2215_p_ce = grp_fu_176_ce;

assign grp_fu_2215_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_din0;

assign grp_fu_2215_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_176_p_din1;

assign grp_fu_2219_p_ce = grp_fu_180_ce;

assign grp_fu_2219_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_din0;

assign grp_fu_2219_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_180_p_din1;

assign grp_fu_2223_p_ce = grp_fu_184_ce;

assign grp_fu_2223_p_din0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_din0;

assign grp_fu_2223_p_din1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_grp_fu_184_p_din1;

assign v66_0_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_address0;

assign v66_0_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_address1;

assign v66_0_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_ce0;

assign v66_0_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_0_ce1;

assign v66_1_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_address0;

assign v66_1_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_address1;

assign v66_1_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_ce0;

assign v66_1_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v66_1_ce1;

assign v67_0_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_address0;

assign v67_0_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_address1;

assign v67_0_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_ce0;

assign v67_0_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_0_ce1;

assign v67_1_address0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_address0;

assign v67_1_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_address1;

assign v67_1_ce0 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_ce0;

assign v67_1_ce1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v67_1_ce1;

assign v68_0_0_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_0_address1;

assign v68_0_1_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_1_address1;

assign v68_0_2_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_2_address1;

assign v68_0_3_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_0_3_address1;

assign v68_1_0_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_0_address1;

assign v68_1_1_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_1_address1;

assign v68_1_2_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_2_address1;

assign v68_1_3_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_1_3_address1;

assign v68_2_0_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_0_address1;

assign v68_2_1_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_1_address1;

assign v68_2_2_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_2_address1;

assign v68_2_3_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_2_3_address1;

assign v68_3_0_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_0_address1;

assign v68_3_1_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_1_address1;

assign v68_3_2_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_2_address1;

assign v68_3_3_address1 = grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80_v68_3_3_address1;

endmodule //Bert_layer_Context_layer
