// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load , sel=address[0..2] , a=l1 , b=l2 , c=l3 , d=l4 , e=l5 , f=l6 , g=l7 , h=l8 );    
    
    RAM64(in=in , address=address[3..8], load=l1 , out=reg1 );
    RAM64(in=in , address=address[3..8],load=l2 , out=reg2 );
    RAM64(in=in , address=address[3..8],load=l3 , out=reg3 );
    RAM64(in=in , address=address[3..8],load=l4 , out=reg4 );
    RAM64(in=in , address=address[3..8],load=l5 , out=reg5 );
    RAM64(in=in , address=address[3..8],load=l6 , out=reg6 );
    RAM64(in=in , address=address[3..8],load=l7 , out=reg7 );
    RAM64(in=in , address=address[3..8],load=l8 , out=reg8 );

    Mux8Way16(a=reg1 , b=reg2 , c=reg3 , d=reg4 , e=reg5 , f=reg6 , g=reg7 , h=reg8 , sel=address[0..2] , out=out );
}
