ARM GAS  /tmp/ccohzlB8.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 6
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"mcu_cache.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c"
  25              		.section	.text.mcu_cache_enable,"ax",%progbits
  26              		.align	1
  27              		.global	mcu_cache_enable
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	mcu_cache_enable:
  33              	.LFB836:
   1:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** /**
   2:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   ******************************************************************************
   3:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * @file    mcu_cache.c
   4:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * @brief   Implementation of MCU cache-handling functions
   5:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   ******************************************************************************
   6:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * @attention
   7:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   *
   8:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * Copyright (c) 2024 STMicroelectronics.
   9:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * All rights reserved.
  10:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   *
  11:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * This software is licensed under terms that can be found in the LICENSE file
  12:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * in the root directory of this software component.
  13:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  14:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   *
  15:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   ******************************************************************************
  16:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   */
  17:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  18:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** #include "mcu_cache.h"
  19:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  20:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** #include "assert.h"
  21:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  22:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_enable(void)
  23:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
  34              		.loc 1 23 1
  35              		.cfi_startproc
ARM GAS  /tmp/ccohzlB8.s 			page 2


  36              		@ args = 0, pretend = 0, frame = 16
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 80B4     		push	{r7}
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 7, -4
  42 0002 85B0     		sub	sp, sp, #20
  43              		.cfi_def_cfa_offset 24
  44 0004 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
  46              	.LBB216:
  47              	.LBB217:
  48              		.file 2 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /******************************************************************************
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @file     cachel1_armv7.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @brief    CMSIS Level 1 Cache API for Armv7-M and later
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @version  V1.0.3
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * @date     17. March 2023
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #if   defined ( __ICCARM__ )
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #pragma clang system_header    /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef ARM_CACHEL1_ARMV7_H
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define ARM_CACHEL1_ARMV7_H
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \ingroup  CMSIS_Core_FunctionInterface
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief    Functions that configure Instruction and Data cache.
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   @{
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****  */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /* Cache Size ID Register Macros */
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
ARM GAS  /tmp/ccohzlB8.s 			page 3


  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable I-Cache
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on I-Cache
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable I-Cache
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off I-Cache
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate I-Cache
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
ARM GAS  /tmp/ccohzlB8.s 			page 4


 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   I-Cache Invalidate by address
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates I-Cache for the given address.
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   isize   size of memory block (in number of bytes)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( isize > 0 ) {
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Enable D-Cache
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns on D-Cache
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
  49              		.loc 2 148 12
  50 0006 234B     		ldr	r3, .L8
  51 0008 5B69     		ldr	r3, [r3, #20]
  52              		.loc 2 148 18
  53 000a 03F48033 		and	r3, r3, #65536
  54              		.loc 2 148 8
  55 000e 002B     		cmp	r3, #0
  56 0010 38D1     		bne	.L7
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
ARM GAS  /tmp/ccohzlB8.s 			page 5


  57              		.loc 2 150 8
  58 0012 204B     		ldr	r3, .L8
  59              		.loc 2 150 17
  60 0014 0022     		movs	r2, #0
  61 0016 C3F88420 		str	r2, [r3, #132]
  62              	.LBB218:
  63              	.LBB219:
  64              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
ARM GAS  /tmp/ccohzlB8.s 			page 6


  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /tmp/ccohzlB8.s 			page 7


 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
ARM GAS  /tmp/ccohzlB8.s 			page 8


 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
ARM GAS  /tmp/ccohzlB8.s 			page 9


 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  65              		.loc 3 271 3
  66              		.syntax unified
  67              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
  68 001a BFF34F8F 		dsb 0xF
  69              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccohzlB8.s 			page 10


  70              		.loc 3 272 1
  71              		.thumb
  72              		.syntax unified
  73 001e 00BF     		nop
  74              	.LBE219:
  75              	.LBE218:
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
  76              		.loc 2 153 17
  77 0020 1C4B     		ldr	r3, .L8
  78              		.loc 2 153 12
  79 0022 D3F88030 		ldr	r3, [r3, #128]
  80 0026 FB60     		str	r3, [r7, #12]
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  81              		.loc 2 156 12
  82 0028 FB68     		ldr	r3, [r7, #12]
  83 002a 5B0B     		lsrs	r3, r3, #13
  84              		.loc 2 156 10
  85 002c C3F30E03 		ubfx	r3, r3, #0, #15
  86 0030 BB60     		str	r3, [r7, #8]
  87              	.L5:
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  88              		.loc 2 158 14
  89 0032 FB68     		ldr	r3, [r7, #12]
  90 0034 DB08     		lsrs	r3, r3, #3
  91              		.loc 2 158 12
  92 0036 C3F30903 		ubfx	r3, r3, #0, #10
  93 003a 7B60     		str	r3, [r7, #4]
  94              	.L4:
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  95              		.loc 2 160 30
  96 003c BB68     		ldr	r3, [r7, #8]
  97 003e 5A01     		lsls	r2, r3, #5
  98              		.loc 2 160 52
  99 0040 43F6E073 		movw	r3, #16352
 100 0044 1340     		ands	r3, r3, r2
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 101              		.loc 2 161 52
 102 0046 7A68     		ldr	r2, [r7, #4]
 103 0048 9207     		lsls	r2, r2, #30
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 104              		.loc 2 160 12
 105 004a 1249     		ldr	r1, .L8
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 106              		.loc 2 160 73
 107 004c 1343     		orrs	r3, r3, r2
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 108              		.loc 2 160 20
 109 004e C1F86032 		str	r3, [r1, #608]
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
ARM GAS  /tmp/ccohzlB8.s 			page 11


 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 110              		.loc 2 165 20 discriminator 1
 111 0052 7B68     		ldr	r3, [r7, #4]
 112 0054 5A1E     		subs	r2, r3, #1
 113 0056 7A60     		str	r2, [r7, #4]
 114              		.loc 2 165 23 discriminator 1
 115 0058 002B     		cmp	r3, #0
 116 005a EFD1     		bne	.L4
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 117              		.loc 2 166 17
 118 005c BB68     		ldr	r3, [r7, #8]
 119 005e 5A1E     		subs	r2, r3, #1
 120 0060 BA60     		str	r2, [r7, #8]
 121              		.loc 2 166 20
 122 0062 002B     		cmp	r3, #0
 123 0064 E5D1     		bne	.L5
 124              	.LBB220:
 125              	.LBB221:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126              		.loc 3 271 3
 127              		.syntax unified
 128              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 129 0066 BFF34F8F 		dsb 0xF
 130              	@ 0 "" 2
 131              		.loc 3 272 1
 132              		.thumb
 133              		.syntax unified
 134 006a 00BF     		nop
 135              	.LBE221:
 136              	.LBE220:
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 137              		.loc 2 169 8
 138 006c 094B     		ldr	r3, .L8
 139 006e 5B69     		ldr	r3, [r3, #20]
 140 0070 084A     		ldr	r2, .L8
 141              		.loc 2 169 14
 142 0072 43F48033 		orr	r3, r3, #65536
 143 0076 5361     		str	r3, [r2, #20]
 144              	.LBB222:
 145              	.LBB223:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 146              		.loc 3 271 3
 147              		.syntax unified
 148              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 149 0078 BFF34F8F 		dsb 0xF
 150              	@ 0 "" 2
 151              		.loc 3 272 1
 152              		.thumb
 153              		.syntax unified
 154 007c 00BF     		nop
 155              	.LBE223:
 156              	.LBE222:
 157              	.LBB224:
 158              	.LBB225:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccohzlB8.s 			page 12


 159              		.loc 3 260 3
 160              		.syntax unified
 161              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 162 007e BFF36F8F 		isb 0xF
 163              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 164              		.loc 3 261 1
 165              		.thumb
 166              		.syntax unified
 167 0082 00E0     		b	.L3
 168              	.L7:
 169              	.LBE225:
 170              	.LBE224:
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 171              		.loc 2 148 36
 172 0084 00BF     		nop
 173              	.L3:
 174              	.LBE217:
 175              	.LBE216:
  24:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   SCB_EnableDCache();
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 176              		.loc 1 25 10
 177 0086 0023     		movs	r3, #0
  26:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 178              		.loc 1 26 1
 179 0088 1846     		mov	r0, r3
 180 008a 1437     		adds	r7, r7, #20
 181              		.cfi_def_cfa_offset 4
 182 008c BD46     		mov	sp, r7
 183              		.cfi_def_cfa_register 13
 184              		@ sp needed
 185 008e 5DF8047B 		ldr	r7, [sp], #4
 186              		.cfi_restore 7
 187              		.cfi_def_cfa_offset 0
 188 0092 7047     		bx	lr
 189              	.L9:
 190              		.align	2
 191              	.L8:
 192 0094 00ED00E0 		.word	-536810240
 193              		.cfi_endproc
 194              	.LFE836:
 196              		.section	.text.mcu_cache_disable,"ax",%progbits
 197              		.align	1
 198              		.global	mcu_cache_disable
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	mcu_cache_disable:
 204              	.LFB837:
  27:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  28:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_disable(void)
  29:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 205              		.loc 1 29 1
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 40
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209              		@ link register save eliminated.
ARM GAS  /tmp/ccohzlB8.s 			page 13


 210 0000 80B4     		push	{r7}
 211              		.cfi_def_cfa_offset 4
 212              		.cfi_offset 7, -4
 213 0002 8BB0     		sub	sp, sp, #44
 214              		.cfi_def_cfa_offset 48
 215 0004 00AF     		add	r7, sp, #0
 216              		.cfi_def_cfa_register 7
 217 0006 07F12803 		add	r3, r7, #40
 218 000a 283B     		subs	r3, r3, #40
 219 000c 1F33     		adds	r3, r3, #31
 220 000e 5B09     		lsrs	r3, r3, #5
 221 0010 5B01     		lsls	r3, r3, #5
 222              	.LBB226:
 223              	.LBB227:
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Disable D-Cache
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Turns off D-Cache
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     struct {
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } locals
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        __ALIGNED(__SCB_DCACHE_LINE_SIZE)
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ;
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 224              		.loc 2 194 8
 225 0012 254A     		ldr	r2, .L14
 226              		.loc 2 194 17
 227 0014 0021     		movs	r1, #0
 228 0016 C2F88410 		str	r1, [r2, #132]
 229              	.LBB228:
 230              	.LBB229:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 231              		.loc 3 271 3
 232              		.syntax unified
 233              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 234 001a BFF34F8F 		dsb 0xF
 235              	@ 0 "" 2
 236              		.loc 3 272 1
 237              		.thumb
 238              		.syntax unified
 239 001e 00BF     		nop
 240              	.LBE229:
ARM GAS  /tmp/ccohzlB8.s 			page 14


 241              	.LBE228:
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 242              		.loc 2 197 8
 243 0020 214A     		ldr	r2, .L14
 244 0022 5269     		ldr	r2, [r2, #20]
 245 0024 2049     		ldr	r1, .L14
 246              		.loc 2 197 14
 247 0026 22F48032 		bic	r2, r2, #65536
 248 002a 4A61     		str	r2, [r1, #20]
 249              	.LBB230:
 250              	.LBB231:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 251              		.loc 3 271 3
 252              		.syntax unified
 253              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 254 002c BFF34F8F 		dsb 0xF
 255              	@ 0 "" 2
 256              		.loc 3 272 1
 257              		.thumb
 258              		.syntax unified
 259 0030 00BF     		nop
 260              	.LBE231:
 261              	.LBE230:
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if !defined(__OPTIMIZE__)
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /*
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * For the endless loop issue with no optimization builds.
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * More details, see https://github.com/ARM-software/CMSIS_5/issues/620
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * The issue only happens when local variables are in stack. If
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables are saved in general purpose register, then the function
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * is OK.
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        *
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * When local variables are in stack, after disabling the cache, flush the
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        * local variables cache line for data consistency.
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        */
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       /* Clean and invalidate the local variable cache. */
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #if defined(__ICCARM__)
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     /* As we can't align the stack to the cache line size, invalidate each of the variables */
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.sets;
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ways;
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       SCB->DCCIMVAC = (uint32_t)&locals;
 262              		.loc 2 219 10
 263 0032 1D4A     		ldr	r2, .L14
 264              		.loc 2 219 23
 265 0034 1946     		mov	r1, r3
 266              		.loc 2 219 21
 267 0036 C2F87012 		str	r1, [r2, #624]
 268              	.LBB232:
 269              	.LBB233:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 270              		.loc 3 271 3
ARM GAS  /tmp/ccohzlB8.s 			page 15


 271              		.syntax unified
 272              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 273 003a BFF34F8F 		dsb 0xF
 274              	@ 0 "" 2
 275              		.loc 3 272 1
 276              		.thumb
 277              		.syntax unified
 278 003e 00BF     		nop
 279              	.LBE233:
 280              	.LBE232:
 281              	.LBB234:
 282              	.LBB235:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 283              		.loc 3 260 3
 284              		.syntax unified
 285              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 286 0040 BFF36F8F 		isb 0xF
 287              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 288              		.loc 3 261 1
 289              		.thumb
 290              		.syntax unified
 291 0044 00BF     		nop
 292              	.LBE235:
 293              	.LBE234:
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.ccsidr = SCB->CCSIDR;
 294              		.loc 2 225 24
 295 0046 184A     		ldr	r2, .L14
 296 0048 D2F88020 		ldr	r2, [r2, #128]
 297              		.loc 2 225 19
 298 004c 1A60     		str	r2, [r3]
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 299              		.loc 2 227 30
 300 004e 1A68     		ldr	r2, [r3]
 301              		.loc 2 227 19
 302 0050 520B     		lsrs	r2, r2, #13
 303 0052 C2F30E02 		ubfx	r2, r2, #0, #15
 304              		.loc 2 227 17
 305 0056 5A60     		str	r2, [r3, #4]
 306              	.L12:
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 307              		.loc 2 229 32
 308 0058 1A68     		ldr	r2, [r3]
 309              		.loc 2 229 21
 310 005a D208     		lsrs	r2, r2, #3
 311 005c C2F30902 		ubfx	r2, r2, #0, #10
 312              		.loc 2 229 19
 313 0060 9A60     		str	r2, [r3, #8]
 314              	.L11:
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
ARM GAS  /tmp/ccohzlB8.s 			page 16


 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 315              		.loc 2 231 32
 316 0062 5A68     		ldr	r2, [r3, #4]
 317              		.loc 2 231 38
 318 0064 5101     		lsls	r1, r2, #5
 319              		.loc 2 231 61
 320 0066 43F6E072 		movw	r2, #16352
 321 006a 0A40     		ands	r2, r2, r1
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 322              		.loc 2 232 32
 323 006c 9968     		ldr	r1, [r3, #8]
 324              		.loc 2 232 61
 325 006e 8907     		lsls	r1, r1, #30
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 326              		.loc 2 231 12
 327 0070 0D48     		ldr	r0, .L14
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 328              		.loc 2 231 83
 329 0072 0A43     		orrs	r2, r2, r1
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 330              		.loc 2 231 21
 331 0074 C0F87422 		str	r2, [r0, #628]
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (locals.ways-- != 0U);
 332              		.loc 2 236 22 discriminator 1
 333 0078 9A68     		ldr	r2, [r3, #8]
 334              		.loc 2 236 27 discriminator 1
 335 007a 511E     		subs	r1, r2, #1
 336 007c 9960     		str	r1, [r3, #8]
 337              		.loc 2 236 30 discriminator 1
 338 007e 002A     		cmp	r2, #0
 339 0080 EFD1     		bne	.L11
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 340              		.loc 2 237 19
 341 0082 5A68     		ldr	r2, [r3, #4]
 342              		.loc 2 237 24
 343 0084 511E     		subs	r1, r2, #1
 344 0086 5960     		str	r1, [r3, #4]
 345              		.loc 2 237 27
 346 0088 002A     		cmp	r2, #0
 347 008a E5D1     		bne	.L12
 348              	.LBB236:
 349              	.LBB237:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 350              		.loc 3 271 3
 351              		.syntax unified
 352              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 353 008c BFF34F8F 		dsb 0xF
 354              	@ 0 "" 2
 355              		.loc 3 272 1
 356              		.thumb
 357              		.syntax unified
 358 0090 00BF     		nop
 359              	.LBE237:
 360              	.LBE236:
ARM GAS  /tmp/ccohzlB8.s 			page 17


 361              	.LBB238:
 362              	.LBB239:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363              		.loc 3 260 3
 364              		.syntax unified
 365              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 366 0092 BFF36F8F 		isb 0xF
 367              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 368              		.loc 3 261 1
 369              		.thumb
 370              		.syntax unified
 371 0096 00BF     		nop
 372              	.LBE239:
 373              	.LBE238:
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 374              		.loc 2 242 1
 375 0098 00BF     		nop
 376              	.LBE227:
 377              	.LBE226:
  30:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   SCB_DisableDCache();
  31:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 378              		.loc 1 31 10
 379 009a 0023     		movs	r3, #0
  32:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 380              		.loc 1 32 1
 381 009c 1846     		mov	r0, r3
 382 009e 2C37     		adds	r7, r7, #44
 383              		.cfi_def_cfa_offset 4
 384 00a0 BD46     		mov	sp, r7
 385              		.cfi_def_cfa_register 13
 386              		@ sp needed
 387 00a2 5DF8047B 		ldr	r7, [sp], #4
 388              		.cfi_restore 7
 389              		.cfi_def_cfa_offset 0
 390 00a6 7047     		bx	lr
 391              	.L15:
 392              		.align	2
 393              	.L14:
 394 00a8 00ED00E0 		.word	-536810240
 395              		.cfi_endproc
 396              	.LFE837:
 398              		.section	.text.mcu_cache_invalidate,"ax",%progbits
 399              		.align	1
 400              		.global	mcu_cache_invalidate
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	mcu_cache_invalidate:
 406              	.LFB838:
  33:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  34:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_invalidate(void)
  35:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
ARM GAS  /tmp/ccohzlB8.s 			page 18


 407              		.loc 1 35 1
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 16
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412 0000 80B4     		push	{r7}
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 7, -4
 415 0002 85B0     		sub	sp, sp, #20
 416              		.cfi_def_cfa_offset 24
 417 0004 00AF     		add	r7, sp, #0
 418              		.cfi_def_cfa_register 7
 419              	.LBB240:
 420              	.LBB241:
 421              		.file 4 "Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h"
   1:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** /**
   2:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   ******************************************************************************
   3:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * @file    mcu_cache.h
   4:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * @brief   Prototypes of MCU cache-handling functions
   5:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   ******************************************************************************
   6:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * @attention
   7:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   *
   8:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * Copyright (c) 2024 STMicroelectronics.
   9:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * All rights reserved.
  10:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   *
  11:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * This software is licensed under terms that can be found in the LICENSE file
  12:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * in the root directory of this software component.
  13:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  14:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   *
  15:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   ******************************************************************************
  16:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   */
  17:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  18:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #ifndef __MCU_CACHE_H
  19:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #define __MCU_CACHE_H
  20:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  21:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #include "stm32n6xx_hal.h"
  22:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  23:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** __STATIC_FORCEINLINE int mcu_cache_enabled(void) {
  24:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****    if (SCB->CCR & SCB_CCR_DC_Msk) return 1;  /* return `1` if DCache is enabled */
 422              		.loc 4 25 11
 423 0006 214B     		ldr	r3, .L23
 424 0008 5B69     		ldr	r3, [r3, #20]
 425              		.loc 4 25 17
 426 000a 03F48033 		and	r3, r3, #65536
 427              		.loc 4 25 7
 428 000e 002B     		cmp	r3, #0
 429 0010 01D0     		beq	.L17
 430              		.loc 4 25 42 discriminator 1
 431 0012 0123     		movs	r3, #1
 432              		.loc 4 25 42 is_stmt 0
 433 0014 00E0     		b	.L18
 434              	.L17:
  26:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  27:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** 
  28:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h ****   return 0;
 435              		.loc 4 28 10 is_stmt 1
ARM GAS  /tmp/ccohzlB8.s 			page 19


 436 0016 0023     		movs	r3, #0
 437              	.L18:
 438              	.LBE241:
 439              	.LBE240:
  36:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 440              		.loc 1 36 5 discriminator 1
 441 0018 002B     		cmp	r3, #0
 442 001a 30D0     		beq	.L19
 443              	.LBB242:
 444              	.LBB243:
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Invalidate D-Cache
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 445              		.loc 2 256 8
 446 001c 1B4B     		ldr	r3, .L23
 447              		.loc 2 256 17
 448 001e 0022     		movs	r2, #0
 449 0020 C3F88420 		str	r2, [r3, #132]
 450              	.LBB244:
 451              	.LBB245:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 452              		.loc 3 271 3
 453              		.syntax unified
 454              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 455 0024 BFF34F8F 		dsb 0xF
 456              	@ 0 "" 2
 457              		.loc 3 272 1
 458              		.thumb
 459              		.syntax unified
 460 0028 00BF     		nop
 461              	.LBE245:
 462              	.LBE244:
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 463              		.loc 2 259 17
 464 002a 184B     		ldr	r3, .L23
 465              		.loc 2 259 12
 466 002c D3F88030 		ldr	r3, [r3, #128]
 467 0030 FB60     		str	r3, [r7, #12]
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* invalidate D-Cache */
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 468              		.loc 2 262 12
 469 0032 FB68     		ldr	r3, [r7, #12]
 470 0034 5B0B     		lsrs	r3, r3, #13
ARM GAS  /tmp/ccohzlB8.s 			page 20


 471              		.loc 2 262 10
 472 0036 C3F30E03 		ubfx	r3, r3, #0, #15
 473 003a BB60     		str	r3, [r7, #8]
 474              	.L21:
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 475              		.loc 2 264 14
 476 003c FB68     		ldr	r3, [r7, #12]
 477 003e DB08     		lsrs	r3, r3, #3
 478              		.loc 2 264 12
 479 0040 C3F30903 		ubfx	r3, r3, #0, #10
 480 0044 7B60     		str	r3, [r7, #4]
 481              	.L20:
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 482              		.loc 2 266 30
 483 0046 BB68     		ldr	r3, [r7, #8]
 484 0048 5A01     		lsls	r2, r3, #5
 485              		.loc 2 266 52
 486 004a 43F6E073 		movw	r3, #16352
 487 004e 1340     		ands	r3, r3, r2
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 488              		.loc 2 267 52
 489 0050 7A68     		ldr	r2, [r7, #4]
 490 0052 9207     		lsls	r2, r2, #30
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 491              		.loc 2 266 12
 492 0054 0D49     		ldr	r1, .L23
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 493              		.loc 2 266 73
 494 0056 1343     		orrs	r3, r3, r2
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 495              		.loc 2 266 20
 496 0058 C1F86032 		str	r3, [r1, #608]
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 497              		.loc 2 271 20 discriminator 1
 498 005c 7B68     		ldr	r3, [r7, #4]
 499 005e 5A1E     		subs	r2, r3, #1
 500 0060 7A60     		str	r2, [r7, #4]
 501              		.loc 2 271 23 discriminator 1
 502 0062 002B     		cmp	r3, #0
 503 0064 EFD1     		bne	.L20
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 504              		.loc 2 272 17
 505 0066 BB68     		ldr	r3, [r7, #8]
 506 0068 5A1E     		subs	r2, r3, #1
 507 006a BA60     		str	r2, [r7, #8]
 508              		.loc 2 272 20
 509 006c 002B     		cmp	r3, #0
 510 006e E5D1     		bne	.L21
 511              	.LBB246:
 512              	.LBB247:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 513              		.loc 3 271 3
ARM GAS  /tmp/ccohzlB8.s 			page 21


 514              		.syntax unified
 515              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 516 0070 BFF34F8F 		dsb 0xF
 517              	@ 0 "" 2
 518              		.loc 3 272 1
 519              		.thumb
 520              		.syntax unified
 521 0074 00BF     		nop
 522              	.LBE247:
 523              	.LBE246:
 524              	.LBB248:
 525              	.LBB249:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 526              		.loc 3 260 3
 527              		.syntax unified
 528              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 529 0076 BFF36F8F 		isb 0xF
 530              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531              		.loc 3 261 1
 532              		.thumb
 533              		.syntax unified
 534 007a 00BF     		nop
 535              	.LBE249:
 536              	.LBE248:
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 537              		.loc 2 277 1
 538 007c 00BF     		nop
 539              	.L19:
 540              	.LBE243:
 541              	.LBE242:
  37:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_InvalidateDCache();
  38:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  39:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 542              		.loc 1 39 10
 543 007e 0023     		movs	r3, #0
  40:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 544              		.loc 1 40 1
 545 0080 1846     		mov	r0, r3
 546 0082 1437     		adds	r7, r7, #20
 547              		.cfi_def_cfa_offset 4
 548 0084 BD46     		mov	sp, r7
 549              		.cfi_def_cfa_register 13
 550              		@ sp needed
 551 0086 5DF8047B 		ldr	r7, [sp], #4
 552              		.cfi_restore 7
 553              		.cfi_def_cfa_offset 0
 554 008a 7047     		bx	lr
 555              	.L24:
 556              		.align	2
 557              	.L23:
 558 008c 00ED00E0 		.word	-536810240
 559              		.cfi_endproc
ARM GAS  /tmp/ccohzlB8.s 			page 22


 560              	.LFE838:
 562              		.section	.text.mcu_cache_clean,"ax",%progbits
 563              		.align	1
 564              		.global	mcu_cache_clean
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	mcu_cache_clean:
 570              	.LFB839:
  41:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  42:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_clean(void)
  43:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 571              		.loc 1 43 1
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 16
 574              		@ frame_needed = 1, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 576 0000 80B4     		push	{r7}
 577              		.cfi_def_cfa_offset 4
 578              		.cfi_offset 7, -4
 579 0002 85B0     		sub	sp, sp, #20
 580              		.cfi_def_cfa_offset 24
 581 0004 00AF     		add	r7, sp, #0
 582              		.cfi_def_cfa_register 7
 583              	.LBB250:
 584              	.LBB251:
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 585              		.loc 4 25 11
 586 0006 214B     		ldr	r3, .L32
 587 0008 5B69     		ldr	r3, [r3, #20]
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 588              		.loc 4 25 17
 589 000a 03F48033 		and	r3, r3, #65536
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 590              		.loc 4 25 7
 591 000e 002B     		cmp	r3, #0
 592 0010 01D0     		beq	.L26
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 593              		.loc 4 25 42 discriminator 1
 594 0012 0123     		movs	r3, #1
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 595              		.loc 4 25 42 is_stmt 0
 596 0014 00E0     		b	.L27
 597              	.L26:
 598              		.loc 4 28 10 is_stmt 1
 599 0016 0023     		movs	r3, #0
 600              	.L27:
 601              	.LBE251:
 602              	.LBE250:
  44:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 603              		.loc 1 44 5 discriminator 1
 604 0018 002B     		cmp	r3, #0
 605 001a 30D0     		beq	.L28
 606              	.LBB252:
 607              	.LBB253:
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
ARM GAS  /tmp/ccohzlB8.s 			page 23


 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean D-Cache
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache (void)
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 608              		.loc 2 291 8
 609 001c 1B4B     		ldr	r3, .L32
 610              		.loc 2 291 17
 611 001e 0022     		movs	r2, #0
 612 0020 C3F88420 		str	r2, [r3, #132]
 613              	.LBB254:
 614              	.LBB255:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 615              		.loc 3 271 3
 616              		.syntax unified
 617              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 618 0024 BFF34F8F 		dsb 0xF
 619              	@ 0 "" 2
 620              		.loc 3 272 1
 621              		.thumb
 622              		.syntax unified
 623 0028 00BF     		nop
 624              	.LBE255:
 625              	.LBE254:
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 626              		.loc 2 294 17
 627 002a 184B     		ldr	r3, .L32
 628              		.loc 2 294 12
 629 002c D3F88030 		ldr	r3, [r3, #128]
 630 0030 FB60     		str	r3, [r7, #12]
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean D-Cache */
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 631              		.loc 2 297 12
 632 0032 FB68     		ldr	r3, [r7, #12]
 633 0034 5B0B     		lsrs	r3, r3, #13
 634              		.loc 2 297 10
 635 0036 C3F30E03 		ubfx	r3, r3, #0, #15
 636 003a BB60     		str	r3, [r7, #8]
 637              	.L30:
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 638              		.loc 2 299 14
 639 003c FB68     		ldr	r3, [r7, #12]
 640 003e DB08     		lsrs	r3, r3, #3
 641              		.loc 2 299 12
 642 0040 C3F30903 		ubfx	r3, r3, #0, #10
 643 0044 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/ccohzlB8.s 			page 24


 644              	.L29:
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 645              		.loc 2 301 30
 646 0046 BB68     		ldr	r3, [r7, #8]
 647 0048 5A01     		lsls	r2, r3, #5
 648              		.loc 2 301 52
 649 004a 43F6E073 		movw	r3, #16352
 650 004e 1340     		ands	r3, r3, r2
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 651              		.loc 2 302 52
 652 0050 7A68     		ldr	r2, [r7, #4]
 653 0052 9207     		lsls	r2, r2, #30
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 654              		.loc 2 301 12
 655 0054 0D49     		ldr	r1, .L32
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 656              		.loc 2 301 73
 657 0056 1343     		orrs	r3, r3, r2
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 658              		.loc 2 301 20
 659 0058 C1F86C32 		str	r3, [r1, #620]
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 660              		.loc 2 306 20 discriminator 1
 661 005c 7B68     		ldr	r3, [r7, #4]
 662 005e 5A1E     		subs	r2, r3, #1
 663 0060 7A60     		str	r2, [r7, #4]
 664              		.loc 2 306 23 discriminator 1
 665 0062 002B     		cmp	r3, #0
 666 0064 EFD1     		bne	.L29
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 667              		.loc 2 307 17
 668 0066 BB68     		ldr	r3, [r7, #8]
 669 0068 5A1E     		subs	r2, r3, #1
 670 006a BA60     		str	r2, [r7, #8]
 671              		.loc 2 307 20
 672 006c 002B     		cmp	r3, #0
 673 006e E5D1     		bne	.L30
 674              	.LBB256:
 675              	.LBB257:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 676              		.loc 3 271 3
 677              		.syntax unified
 678              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 679 0070 BFF34F8F 		dsb 0xF
 680              	@ 0 "" 2
 681              		.loc 3 272 1
 682              		.thumb
 683              		.syntax unified
 684 0074 00BF     		nop
 685              	.LBE257:
 686              	.LBE256:
 687              	.LBB258:
 688              	.LBB259:
ARM GAS  /tmp/ccohzlB8.s 			page 25


 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 689              		.loc 3 260 3
 690              		.syntax unified
 691              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 692 0076 BFF36F8F 		isb 0xF
 693              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694              		.loc 3 261 1
 695              		.thumb
 696              		.syntax unified
 697 007a 00BF     		nop
 698              	.LBE259:
 699              	.LBE258:
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 700              		.loc 2 312 1
 701 007c 00BF     		nop
 702              	.L28:
 703              	.LBE253:
 704              	.LBE252:
  45:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanDCache();
  46:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  47:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 705              		.loc 1 47 10
 706 007e 0023     		movs	r3, #0
  48:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 707              		.loc 1 48 1
 708 0080 1846     		mov	r0, r3
 709 0082 1437     		adds	r7, r7, #20
 710              		.cfi_def_cfa_offset 4
 711 0084 BD46     		mov	sp, r7
 712              		.cfi_def_cfa_register 13
 713              		@ sp needed
 714 0086 5DF8047B 		ldr	r7, [sp], #4
 715              		.cfi_restore 7
 716              		.cfi_def_cfa_offset 0
 717 008a 7047     		bx	lr
 718              	.L33:
 719              		.align	2
 720              	.L32:
 721 008c 00ED00E0 		.word	-536810240
 722              		.cfi_endproc
 723              	.LFE839:
 725              		.section	.text.mcu_cache_clean_invalidate,"ax",%progbits
 726              		.align	1
 727              		.global	mcu_cache_clean_invalidate
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	mcu_cache_clean_invalidate:
 733              	.LFB840:
  49:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  50:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_clean_invalidate(void)
  51:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
ARM GAS  /tmp/ccohzlB8.s 			page 26


 734              		.loc 1 51 1
 735              		.cfi_startproc
 736              		@ args = 0, pretend = 0, frame = 16
 737              		@ frame_needed = 1, uses_anonymous_args = 0
 738              		@ link register save eliminated.
 739 0000 80B4     		push	{r7}
 740              		.cfi_def_cfa_offset 4
 741              		.cfi_offset 7, -4
 742 0002 85B0     		sub	sp, sp, #20
 743              		.cfi_def_cfa_offset 24
 744 0004 00AF     		add	r7, sp, #0
 745              		.cfi_def_cfa_register 7
 746              	.LBB260:
 747              	.LBB261:
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 748              		.loc 4 25 11
 749 0006 214B     		ldr	r3, .L41
 750 0008 5B69     		ldr	r3, [r3, #20]
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 751              		.loc 4 25 17
 752 000a 03F48033 		and	r3, r3, #65536
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 753              		.loc 4 25 7
 754 000e 002B     		cmp	r3, #0
 755 0010 01D0     		beq	.L35
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 756              		.loc 4 25 42 discriminator 1
 757 0012 0123     		movs	r3, #1
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 758              		.loc 4 25 42 is_stmt 0
 759 0014 00E0     		b	.L36
 760              	.L35:
 761              		.loc 4 28 10 is_stmt 1
 762 0016 0023     		movs	r3, #0
 763              	.L36:
 764              	.LBE261:
 765              	.LBE260:
  52:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 766              		.loc 1 52 5 discriminator 1
 767 0018 002B     		cmp	r3, #0
 768 001a 30D0     		beq	.L37
 769              	.LBB262:
 770              	.LBB263:
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   Clean & Invalidate D-Cache
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and Invalidates D-Cache
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ccsidr;
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t sets;
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     uint32_t ways;
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
ARM GAS  /tmp/ccohzlB8.s 			page 27


 771              		.loc 2 326 8
 772 001c 1B4B     		ldr	r3, .L41
 773              		.loc 2 326 17
 774 001e 0022     		movs	r2, #0
 775 0020 C3F88420 		str	r2, [r3, #132]
 776              	.LBB264:
 777              	.LBB265:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 778              		.loc 3 271 3
 779              		.syntax unified
 780              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 781 0024 BFF34F8F 		dsb 0xF
 782              	@ 0 "" 2
 783              		.loc 3 272 1
 784              		.thumb
 785              		.syntax unified
 786 0028 00BF     		nop
 787              	.LBE265:
 788              	.LBE264:
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     ccsidr = SCB->CCSIDR;
 789              		.loc 2 329 17
 790 002a 184B     		ldr	r3, .L41
 791              		.loc 2 329 12
 792 002c D3F88030 		ldr	r3, [r3, #128]
 793 0030 FB60     		str	r3, [r7, #12]
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 794              		.loc 2 332 12
 795 0032 FB68     		ldr	r3, [r7, #12]
 796 0034 5B0B     		lsrs	r3, r3, #13
 797              		.loc 2 332 10
 798 0036 C3F30E03 		ubfx	r3, r3, #0, #15
 799 003a BB60     		str	r3, [r7, #8]
 800              	.L39:
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 801              		.loc 2 334 14
 802 003c FB68     		ldr	r3, [r7, #12]
 803 003e DB08     		lsrs	r3, r3, #3
 804              		.loc 2 334 12
 805 0040 C3F30903 		ubfx	r3, r3, #0, #10
 806 0044 7B60     		str	r3, [r7, #4]
 807              	.L38:
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 808              		.loc 2 336 31
 809 0046 BB68     		ldr	r3, [r7, #8]
 810 0048 5A01     		lsls	r2, r3, #5
 811              		.loc 2 336 54
 812 004a 43F6E073 		movw	r3, #16352
 813 004e 1340     		ands	r3, r3, r2
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 814              		.loc 2 337 54
 815 0050 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/ccohzlB8.s 			page 28


 816 0052 9207     		lsls	r2, r2, #30
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 817              		.loc 2 336 12
 818 0054 0D49     		ldr	r1, .L41
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 819              		.loc 2 336 76
 820 0056 1343     		orrs	r3, r3, r2
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 821              		.loc 2 336 21
 822 0058 C1F87432 		str	r3, [r1, #628]
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****           __schedule_barrier();
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #endif
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while (ways-- != 0U);
 823              		.loc 2 341 20 discriminator 1
 824 005c 7B68     		ldr	r3, [r7, #4]
 825 005e 5A1E     		subs	r2, r3, #1
 826 0060 7A60     		str	r2, [r7, #4]
 827              		.loc 2 341 23 discriminator 1
 828 0062 002B     		cmp	r3, #0
 829 0064 EFD1     		bne	.L38
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 830              		.loc 2 342 17
 831 0066 BB68     		ldr	r3, [r7, #8]
 832 0068 5A1E     		subs	r2, r3, #1
 833 006a BA60     		str	r2, [r7, #8]
 834              		.loc 2 342 20
 835 006c 002B     		cmp	r3, #0
 836 006e E5D1     		bne	.L39
 837              	.LBB266:
 838              	.LBB267:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 839              		.loc 3 271 3
 840              		.syntax unified
 841              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 842 0070 BFF34F8F 		dsb 0xF
 843              	@ 0 "" 2
 844              		.loc 3 272 1
 845              		.thumb
 846              		.syntax unified
 847 0074 00BF     		nop
 848              	.LBE267:
 849              	.LBE266:
 850              	.LBB268:
 851              	.LBB269:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852              		.loc 3 260 3
 853              		.syntax unified
 854              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 855 0076 BFF36F8F 		isb 0xF
 856              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 857              		.loc 3 261 1
 858              		.thumb
 859              		.syntax unified
 860 007a 00BF     		nop
 861              	.LBE269:
ARM GAS  /tmp/ccohzlB8.s 			page 29


 862              	.LBE268:
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __ISB();
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 863              		.loc 2 347 1
 864 007c 00BF     		nop
 865              	.L37:
 866              	.LBE263:
 867              	.LBE262:
  53:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanInvalidateDCache();
  54:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  55:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 868              		.loc 1 55 10
 869 007e 0023     		movs	r3, #0
  56:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 870              		.loc 1 56 1
 871 0080 1846     		mov	r0, r3
 872 0082 1437     		adds	r7, r7, #20
 873              		.cfi_def_cfa_offset 4
 874 0084 BD46     		mov	sp, r7
 875              		.cfi_def_cfa_register 13
 876              		@ sp needed
 877 0086 5DF8047B 		ldr	r7, [sp], #4
 878              		.cfi_restore 7
 879              		.cfi_def_cfa_offset 0
 880 008a 7047     		bx	lr
 881              	.L42:
 882              		.align	2
 883              	.L41:
 884 008c 00ED00E0 		.word	-536810240
 885              		.cfi_endproc
 886              	.LFE840:
 888              		.section	.text.mcu_cache_invalidate_range,"ax",%progbits
 889              		.align	1
 890              		.global	mcu_cache_invalidate_range
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 895              	mcu_cache_invalidate_range:
 896              	.LFB841:
  57:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  58:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_invalidate_range(uint32_t start_addr, uint32_t end_addr)
  59:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 897              		.loc 1 59 1
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 24
 900              		@ frame_needed = 1, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 902 0000 80B4     		push	{r7}
 903              		.cfi_def_cfa_offset 4
 904              		.cfi_offset 7, -4
 905 0002 87B0     		sub	sp, sp, #28
 906              		.cfi_def_cfa_offset 32
 907 0004 00AF     		add	r7, sp, #0
 908              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccohzlB8.s 			page 30


 909 0006 7860     		str	r0, [r7, #4]
 910 0008 3960     		str	r1, [r7]
 911              	.LBB270:
 912              	.LBB271:
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 913              		.loc 4 25 11
 914 000a 1D4B     		ldr	r3, .L51
 915 000c 5B69     		ldr	r3, [r3, #20]
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 916              		.loc 4 25 17
 917 000e 03F48033 		and	r3, r3, #65536
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 918              		.loc 4 25 7
 919 0012 002B     		cmp	r3, #0
 920 0014 01D0     		beq	.L44
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 921              		.loc 4 25 42 discriminator 1
 922 0016 0123     		movs	r3, #1
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 923              		.loc 4 25 42 is_stmt 0
 924 0018 00E0     		b	.L45
 925              	.L44:
 926              		.loc 4 28 10 is_stmt 1
 927 001a 0023     		movs	r3, #0
 928              	.L45:
 929              	.LBE271:
 930              	.LBE270:
  60:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 931              		.loc 1 60 5 discriminator 1
 932 001c 002B     		cmp	r3, #0
 933 001e 27D0     		beq	.L46
  61:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_InvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
 934              		.loc 1 61 5
 935 0020 7B68     		ldr	r3, [r7, #4]
 936              		.loc 1 61 82
 937 0022 3968     		ldr	r1, [r7]
 938 0024 7A68     		ldr	r2, [r7, #4]
 939 0026 8A1A     		subs	r2, r1, r2
 940 0028 7B61     		str	r3, [r7, #20]
 941 002a 3A61     		str	r2, [r7, #16]
 942              	.LBB272:
 943              	.LBB273:
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Invalidate by address
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Invalidates D-Cache for the given address.
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are invalidated.
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 944              		.loc 2 361 8
ARM GAS  /tmp/ccohzlB8.s 			page 31


 945 002c 3B69     		ldr	r3, [r7, #16]
 946 002e 002B     		cmp	r3, #0
 947 0030 1DDD     		ble	.L50
 948              	.LBB274:
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 949              		.loc 2 362 36
 950 0032 7B69     		ldr	r3, [r7, #20]
 951              		.loc 2 362 52
 952 0034 03F01F02 		and	r2, r3, #31
 953              		.loc 2 362 32
 954 0038 3B69     		ldr	r3, [r7, #16]
 955 003a 1344     		add	r3, r3, r2
 956              		.loc 2 362 16
 957 003c FB60     		str	r3, [r7, #12]
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 958              		.loc 2 363 16
 959 003e 7B69     		ldr	r3, [r7, #20]
 960 0040 BB60     		str	r3, [r7, #8]
 961              	.LBB275:
 962              	.LBB276:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963              		.loc 3 271 3
 964              		.syntax unified
 965              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 966 0042 BFF34F8F 		dsb 0xF
 967              	@ 0 "" 2
 968              		.loc 3 272 1
 969              		.thumb
 970              		.syntax unified
 971 0046 00BF     		nop
 972              	.L48:
 973              	.LBE276:
 974              	.LBE275:
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 975              		.loc 2 368 12
 976 0048 0D4A     		ldr	r2, .L51
 977              		.loc 2 368 22
 978 004a BB68     		ldr	r3, [r7, #8]
 979 004c C2F85C32 		str	r3, [r2, #604]
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 980              		.loc 2 369 17
 981 0050 BB68     		ldr	r3, [r7, #8]
 982 0052 2033     		adds	r3, r3, #32
 983 0054 BB60     		str	r3, [r7, #8]
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 984              		.loc 2 370 17
 985 0056 FB68     		ldr	r3, [r7, #12]
 986 0058 203B     		subs	r3, r3, #32
 987 005a FB60     		str	r3, [r7, #12]
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 988              		.loc 2 371 25 discriminator 1
 989 005c FB68     		ldr	r3, [r7, #12]
 990 005e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccohzlB8.s 			page 32


 991 0060 F2DC     		bgt	.L48
 992              	.LBB277:
 993              	.LBB278:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 994              		.loc 3 271 3
 995              		.syntax unified
 996              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 997 0062 BFF34F8F 		dsb 0xF
 998              	@ 0 "" 2
 999              		.loc 3 272 1
 1000              		.thumb
 1001              		.syntax unified
 1002 0066 00BF     		nop
 1003              	.LBE278:
 1004              	.LBE277:
 1005              	.LBB279:
 1006              	.LBB280:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1007              		.loc 3 260 3
 1008              		.syntax unified
 1009              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1010 0068 BFF36F8F 		isb 0xF
 1011              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1012              		.loc 3 261 1
 1013              		.thumb
 1014              		.syntax unified
 1015 006c 00BF     		nop
 1016              	.L50:
 1017              	.LBE280:
 1018              	.LBE279:
 1019              	.LBE274:
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 1020              		.loc 2 377 1
 1021 006e 00BF     		nop
 1022              	.L46:
 1023              	.LBE273:
 1024              	.LBE272:
  62:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  63:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 1025              		.loc 1 63 10
 1026 0070 0023     		movs	r3, #0
  64:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 1027              		.loc 1 64 1
 1028 0072 1846     		mov	r0, r3
 1029 0074 1C37     		adds	r7, r7, #28
 1030              		.cfi_def_cfa_offset 4
 1031 0076 BD46     		mov	sp, r7
 1032              		.cfi_def_cfa_register 13
 1033              		@ sp needed
 1034 0078 5DF8047B 		ldr	r7, [sp], #4
 1035              		.cfi_restore 7
ARM GAS  /tmp/ccohzlB8.s 			page 33


 1036              		.cfi_def_cfa_offset 0
 1037 007c 7047     		bx	lr
 1038              	.L52:
 1039 007e 00BF     		.align	2
 1040              	.L51:
 1041 0080 00ED00E0 		.word	-536810240
 1042              		.cfi_endproc
 1043              	.LFE841:
 1045              		.section	.text.mcu_cache_clean_range,"ax",%progbits
 1046              		.align	1
 1047              		.global	mcu_cache_clean_range
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	mcu_cache_clean_range:
 1053              	.LFB842:
  65:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  66:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** int mcu_cache_clean_range(uint32_t start_addr, uint32_t end_addr) {
 1054              		.loc 1 66 67
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 24
 1057              		@ frame_needed = 1, uses_anonymous_args = 0
 1058              		@ link register save eliminated.
 1059 0000 80B4     		push	{r7}
 1060              		.cfi_def_cfa_offset 4
 1061              		.cfi_offset 7, -4
 1062 0002 87B0     		sub	sp, sp, #28
 1063              		.cfi_def_cfa_offset 32
 1064 0004 00AF     		add	r7, sp, #0
 1065              		.cfi_def_cfa_register 7
 1066 0006 7860     		str	r0, [r7, #4]
 1067 0008 3960     		str	r1, [r7]
 1068              	.LBB281:
 1069              	.LBB282:
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1070              		.loc 4 25 11
 1071 000a 1D4B     		ldr	r3, .L61
 1072 000c 5B69     		ldr	r3, [r3, #20]
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1073              		.loc 4 25 17
 1074 000e 03F48033 		and	r3, r3, #65536
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1075              		.loc 4 25 7
 1076 0012 002B     		cmp	r3, #0
 1077 0014 01D0     		beq	.L54
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1078              		.loc 4 25 42 discriminator 1
 1079 0016 0123     		movs	r3, #1
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1080              		.loc 4 25 42 is_stmt 0
 1081 0018 00E0     		b	.L55
 1082              	.L54:
 1083              		.loc 4 28 10 is_stmt 1
 1084 001a 0023     		movs	r3, #0
 1085              	.L55:
 1086              	.LBE282:
 1087              	.LBE281:
ARM GAS  /tmp/ccohzlB8.s 			page 34


  67:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 1088              		.loc 1 67 5 discriminator 1
 1089 001c 002B     		cmp	r3, #0
 1090 001e 27D0     		beq	.L56
  68:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
 1091              		.loc 1 68 5
 1092 0020 7B68     		ldr	r3, [r7, #4]
 1093              		.loc 1 68 77
 1094 0022 3968     		ldr	r1, [r7]
 1095 0024 7A68     		ldr	r2, [r7, #4]
 1096 0026 8A1A     		subs	r2, r1, r2
 1097 0028 7B61     		str	r3, [r7, #20]
 1098 002a 3A61     		str	r2, [r7, #16]
 1099              	.LBB283:
 1100              	.LBB284:
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean by address
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans D-Cache for the given address
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned.
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (volatile void *addr, int32_t dsize)
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 1101              		.loc 2 391 8
 1102 002c 3B69     		ldr	r3, [r7, #16]
 1103 002e 002B     		cmp	r3, #0
 1104 0030 1DDD     		ble	.L60
 1105              	.LBB285:
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 1106              		.loc 2 392 36
 1107 0032 7B69     		ldr	r3, [r7, #20]
 1108              		.loc 2 392 52
 1109 0034 03F01F02 		and	r2, r3, #31
 1110              		.loc 2 392 32
 1111 0038 3B69     		ldr	r3, [r7, #16]
 1112 003a 1344     		add	r3, r3, r2
 1113              		.loc 2 392 16
 1114 003c FB60     		str	r3, [r7, #12]
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 1115              		.loc 2 393 16
 1116 003e 7B69     		ldr	r3, [r7, #20]
 1117 0040 BB60     		str	r3, [r7, #8]
 1118              	.LBB286:
 1119              	.LBB287:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1120              		.loc 3 271 3
 1121              		.syntax unified
 1122              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1123 0042 BFF34F8F 		dsb 0xF
 1124              	@ 0 "" 2
 1125              		.loc 3 272 1
ARM GAS  /tmp/ccohzlB8.s 			page 35


 1126              		.thumb
 1127              		.syntax unified
 1128 0046 00BF     		nop
 1129              	.L58:
 1130              	.LBE287:
 1131              	.LBE286:
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
 1132              		.loc 2 398 12
 1133 0048 0D4A     		ldr	r2, .L61
 1134              		.loc 2 398 22
 1135 004a BB68     		ldr	r3, [r7, #8]
 1136 004c C2F86832 		str	r3, [r2, #616]
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
 1137              		.loc 2 399 17
 1138 0050 BB68     		ldr	r3, [r7, #8]
 1139 0052 2033     		adds	r3, r3, #32
 1140 0054 BB60     		str	r3, [r7, #8]
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
 1141              		.loc 2 400 17
 1142 0056 FB68     		ldr	r3, [r7, #12]
 1143 0058 203B     		subs	r3, r3, #32
 1144 005a FB60     		str	r3, [r7, #12]
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 1145              		.loc 2 401 25 discriminator 1
 1146 005c FB68     		ldr	r3, [r7, #12]
 1147 005e 002B     		cmp	r3, #0
 1148 0060 F2DC     		bgt	.L58
 1149              	.LBB288:
 1150              	.LBB289:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1151              		.loc 3 271 3
 1152              		.syntax unified
 1153              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1154 0062 BFF34F8F 		dsb 0xF
 1155              	@ 0 "" 2
 1156              		.loc 3 272 1
 1157              		.thumb
 1158              		.syntax unified
 1159 0066 00BF     		nop
 1160              	.LBE289:
 1161              	.LBE288:
 1162              	.LBB290:
 1163              	.LBB291:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1164              		.loc 3 260 3
 1165              		.syntax unified
 1166              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1167 0068 BFF36F8F 		isb 0xF
 1168              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1169              		.loc 3 261 1
 1170              		.thumb
 1171              		.syntax unified
ARM GAS  /tmp/ccohzlB8.s 			page 36


 1172 006c 00BF     		nop
 1173              	.L60:
 1174              	.LBE291:
 1175              	.LBE290:
 1176              	.LBE285:
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 1177              		.loc 2 407 1
 1178 006e 00BF     		nop
 1179              	.L56:
 1180              	.LBE284:
 1181              	.LBE283:
  69:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  70:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 1182              		.loc 1 70 10
 1183 0070 0023     		movs	r3, #0
  71:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 1184              		.loc 1 71 1
 1185 0072 1846     		mov	r0, r3
 1186 0074 1C37     		adds	r7, r7, #28
 1187              		.cfi_def_cfa_offset 4
 1188 0076 BD46     		mov	sp, r7
 1189              		.cfi_def_cfa_register 13
 1190              		@ sp needed
 1191 0078 5DF8047B 		ldr	r7, [sp], #4
 1192              		.cfi_restore 7
 1193              		.cfi_def_cfa_offset 0
 1194 007c 7047     		bx	lr
 1195              	.L62:
 1196 007e 00BF     		.align	2
 1197              	.L61:
 1198 0080 00ED00E0 		.word	-536810240
 1199              		.cfi_endproc
 1200              	.LFE842:
 1202              		.section	.text.mcu_cache_clean_invalidate_range,"ax",%progbits
 1203              		.align	1
 1204              		.global	mcu_cache_clean_invalidate_range
 1205              		.syntax unified
 1206              		.thumb
 1207              		.thumb_func
 1209              	mcu_cache_clean_invalidate_range:
 1210              	.LFB843:
  72:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****  int mcu_cache_clean_invalidate_range(uint32_t start_addr, uint32_t end_addr) {
 1211              		.loc 1 72 79
 1212              		.cfi_startproc
 1213              		@ args = 0, pretend = 0, frame = 24
 1214              		@ frame_needed = 1, uses_anonymous_args = 0
 1215              		@ link register save eliminated.
 1216 0000 80B4     		push	{r7}
 1217              		.cfi_def_cfa_offset 4
 1218              		.cfi_offset 7, -4
 1219 0002 87B0     		sub	sp, sp, #28
 1220              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccohzlB8.s 			page 37


 1221 0004 00AF     		add	r7, sp, #0
 1222              		.cfi_def_cfa_register 7
 1223 0006 7860     		str	r0, [r7, #4]
 1224 0008 3960     		str	r1, [r7]
 1225              	.LBB292:
 1226              	.LBB293:
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1227              		.loc 4 25 11
 1228 000a 1D4B     		ldr	r3, .L71
 1229 000c 5B69     		ldr	r3, [r3, #20]
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1230              		.loc 4 25 17
 1231 000e 03F48033 		and	r3, r3, #65536
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1232              		.loc 4 25 7
 1233 0012 002B     		cmp	r3, #0
 1234 0014 01D0     		beq	.L64
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1235              		.loc 4 25 42 discriminator 1
 1236 0016 0123     		movs	r3, #1
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.h **** #endif // (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 1237              		.loc 4 25 42 is_stmt 0
 1238 0018 00E0     		b	.L65
 1239              	.L64:
 1240              		.loc 4 28 10 is_stmt 1
 1241 001a 0023     		movs	r3, #0
 1242              	.L65:
 1243              	.LBE293:
 1244              	.LBE292:
  73:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if(mcu_cache_enabled()) {
 1245              		.loc 1 73 5 discriminator 1
 1246 001c 002B     		cmp	r3, #0
 1247 001e 27D0     		beq	.L66
  74:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_CleanInvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr)
 1248              		.loc 1 74 5
 1249 0020 7B68     		ldr	r3, [r7, #4]
 1250              		.loc 1 74 87
 1251 0022 3968     		ldr	r1, [r7]
 1252 0024 7A68     		ldr	r2, [r7, #4]
 1253 0026 8A1A     		subs	r2, r1, r2
 1254 0028 7B61     		str	r3, [r7, #20]
 1255 002a 3A61     		str	r2, [r7, #16]
 1256              	.LBB294:
 1257              	.LBB295:
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** /**
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \brief   D-Cache Clean and Invalidate by address
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \details Cleans and invalidates D_Cache for the given address
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte gr
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned and inval
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** */
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** {
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
ARM GAS  /tmp/ccohzlB8.s 			page 38


 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     if ( dsize > 0 ) {
 1258              		.loc 2 421 8
 1259 002c 3B69     		ldr	r3, [r7, #16]
 1260 002e 002B     		cmp	r3, #0
 1261 0030 1DDD     		ble	.L70
 1262              	.LBB296:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 1263              		.loc 2 422 36
 1264 0032 7B69     		ldr	r3, [r7, #20]
 1265              		.loc 2 422 52
 1266 0034 03F01F02 		and	r2, r3, #31
 1267              		.loc 2 422 32
 1268 0038 3B69     		ldr	r3, [r7, #16]
 1269 003a 1344     		add	r3, r3, r2
 1270              		.loc 2 422 16
 1271 003c FB60     		str	r3, [r7, #12]
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 1272              		.loc 2 423 16
 1273 003e 7B69     		ldr	r3, [r7, #20]
 1274 0040 BB60     		str	r3, [r7, #8]
 1275              	.LBB297:
 1276              	.LBB298:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1277              		.loc 3 271 3
 1278              		.syntax unified
 1279              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1280 0042 BFF34F8F 		dsb 0xF
 1281              	@ 0 "" 2
 1282              		.loc 3 272 1
 1283              		.thumb
 1284              		.syntax unified
 1285 0046 00BF     		nop
 1286              	.L68:
 1287              	.LBE298:
 1288              	.LBE297:
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
 1289              		.loc 2 428 12
 1290 0048 0D4A     		ldr	r2, .L71
 1291              		.loc 2 428 23
 1292 004a BB68     		ldr	r3, [r7, #8]
 1293 004c C2F87032 		str	r3, [r2, #624]
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
 1294              		.loc 2 429 17
 1295 0050 BB68     		ldr	r3, [r7, #8]
 1296 0052 2033     		adds	r3, r3, #32
 1297 0054 BB60     		str	r3, [r7, #8]
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
 1298              		.loc 2 430 17
 1299 0056 FB68     		ldr	r3, [r7, #12]
 1300 0058 203B     		subs	r3, r3, #32
 1301 005a FB60     		str	r3, [r7, #12]
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       } while ( op_size > 0 );
 1302              		.loc 2 431 25 discriminator 1
ARM GAS  /tmp/ccohzlB8.s 			page 39


 1303 005c FB68     		ldr	r3, [r7, #12]
 1304 005e 002B     		cmp	r3, #0
 1305 0060 F2DC     		bgt	.L68
 1306              	.LBB299:
 1307              	.LBB300:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1308              		.loc 3 271 3
 1309              		.syntax unified
 1310              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1311 0062 BFF34F8F 		dsb 0xF
 1312              	@ 0 "" 2
 1313              		.loc 3 272 1
 1314              		.thumb
 1315              		.syntax unified
 1316 0066 00BF     		nop
 1317              	.LBE300:
 1318              	.LBE299:
 1319              	.LBB301:
 1320              	.LBB302:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1321              		.loc 3 260 3
 1322              		.syntax unified
 1323              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1324 0068 BFF36F8F 		isb 0xF
 1325              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1326              		.loc 3 261 1
 1327              		.thumb
 1328              		.syntax unified
 1329 006c 00BF     		nop
 1330              	.L70:
 1331              	.LBE302:
 1332              	.LBE301:
 1333              	.LBE296:
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __DSB();
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       __ISB();
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     }
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****   #endif
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** }
 1334              		.loc 2 437 1
 1335 006e 00BF     		nop
 1336              	.L66:
 1337              	.LBE295:
 1338              	.LBE294:
  75:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  76:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   return 0;
 1339              		.loc 1 76 10
 1340 0070 0023     		movs	r3, #0
  77:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }
 1341              		.loc 1 77 1
 1342 0072 1846     		mov	r0, r3
 1343 0074 1C37     		adds	r7, r7, #28
 1344              		.cfi_def_cfa_offset 4
 1345 0076 BD46     		mov	sp, r7
 1346              		.cfi_def_cfa_register 13
 1347              		@ sp needed
ARM GAS  /tmp/ccohzlB8.s 			page 40


 1348 0078 5DF8047B 		ldr	r7, [sp], #4
 1349              		.cfi_restore 7
 1350              		.cfi_def_cfa_offset 0
 1351 007c 7047     		bx	lr
 1352              	.L72:
 1353 007e 00BF     		.align	2
 1354              	.L71:
 1355 0080 00ED00E0 		.word	-536810240
 1356              		.cfi_endproc
 1357              	.LFE843:
 1359              		.section	.text.set_mcu_cache_state,"ax",%progbits
 1360              		.align	1
 1361              		.global	set_mcu_cache_state
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1366              	set_mcu_cache_state:
 1367              	.LFB844:
  78:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  79:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** void set_mcu_cache_state(uint8_t i_cache_state, uint8_t d_cache_state)
  80:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** {
 1368              		.loc 1 80 1
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 64
 1371              		@ frame_needed = 1, uses_anonymous_args = 0
 1372              		@ link register save eliminated.
 1373 0000 80B4     		push	{r7}
 1374              		.cfi_def_cfa_offset 4
 1375              		.cfi_offset 7, -4
 1376 0002 91B0     		sub	sp, sp, #68
 1377              		.cfi_def_cfa_offset 72
 1378 0004 00AF     		add	r7, sp, #0
 1379              		.cfi_def_cfa_register 7
 1380 0006 0346     		mov	r3, r0
 1381 0008 0A46     		mov	r2, r1
 1382 000a FB71     		strb	r3, [r7, #7]
 1383 000c 1346     		mov	r3, r2
 1384 000e BB71     		strb	r3, [r7, #6]
 1385 0010 07F14003 		add	r3, r7, #64
 1386 0014 383B     		subs	r3, r3, #56
 1387 0016 1F33     		adds	r3, r3, #31
 1388 0018 5B09     		lsrs	r3, r3, #5
 1389 001a 5B01     		lsls	r3, r3, #5
  81:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if (i_cache_state)
 1390              		.loc 1 81 6
 1391 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1392 001e 002A     		cmp	r2, #0
 1393 0020 21D0     		beq	.L74
 1394              	.LBB303:
 1395              	.LBB304:
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1396              		.loc 2 60 12
 1397 0022 634A     		ldr	r2, .L88
 1398 0024 5269     		ldr	r2, [r2, #20]
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1399              		.loc 2 60 18
 1400 0026 02F40032 		and	r2, r2, #131072
ARM GAS  /tmp/ccohzlB8.s 			page 41


  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1401              		.loc 2 60 8
 1402 002a 002A     		cmp	r2, #0
 1403 002c 32D1     		bne	.L86
 1404              	.LBB305:
 1405              	.LBB306:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1406              		.loc 3 271 3
 1407              		.syntax unified
 1408              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1409 002e BFF34F8F 		dsb 0xF
 1410              	@ 0 "" 2
 1411              		.loc 3 272 1
 1412              		.thumb
 1413              		.syntax unified
 1414 0032 00BF     		nop
 1415              	.LBE306:
 1416              	.LBE305:
 1417              	.LBB307:
 1418              	.LBB308:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1419              		.loc 3 260 3
 1420              		.syntax unified
 1421              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1422 0034 BFF36F8F 		isb 0xF
 1423              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1424              		.loc 3 261 1
 1425              		.thumb
 1426              		.syntax unified
 1427 0038 00BF     		nop
 1428              	.LBE308:
 1429              	.LBE307:
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1430              		.loc 2 64 8
 1431 003a 5D4A     		ldr	r2, .L88
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1432              		.loc 2 64 18
 1433 003c 0021     		movs	r1, #0
 1434 003e C2F85012 		str	r1, [r2, #592]
 1435              	.LBB309:
 1436              	.LBB310:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1437              		.loc 3 271 3
 1438              		.syntax unified
 1439              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1440 0042 BFF34F8F 		dsb 0xF
 1441              	@ 0 "" 2
 1442              		.loc 3 272 1
 1443              		.thumb
 1444              		.syntax unified
 1445 0046 00BF     		nop
 1446              	.LBE310:
 1447              	.LBE309:
 1448              	.LBB311:
 1449              	.LBB312:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccohzlB8.s 			page 42


 1450              		.loc 3 260 3
 1451              		.syntax unified
 1452              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1453 0048 BFF36F8F 		isb 0xF
 1454              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1455              		.loc 3 261 1
 1456              		.thumb
 1457              		.syntax unified
 1458 004c 00BF     		nop
 1459              	.LBE312:
 1460              	.LBE311:
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1461              		.loc 2 67 8
 1462 004e 584A     		ldr	r2, .L88
 1463 0050 5269     		ldr	r2, [r2, #20]
 1464 0052 5749     		ldr	r1, .L88
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1465              		.loc 2 67 14
 1466 0054 42F40032 		orr	r2, r2, #131072
 1467 0058 4A61     		str	r2, [r1, #20]
 1468              	.LBB313:
 1469              	.LBB314:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1470              		.loc 3 271 3
 1471              		.syntax unified
 1472              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1473 005a BFF34F8F 		dsb 0xF
 1474              	@ 0 "" 2
 1475              		.loc 3 272 1
 1476              		.thumb
 1477              		.syntax unified
 1478 005e 00BF     		nop
 1479              	.LBE314:
 1480              	.LBE313:
 1481              	.LBB315:
 1482              	.LBB316:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1483              		.loc 3 260 3
 1484              		.syntax unified
 1485              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1486 0060 BFF36F8F 		isb 0xF
 1487              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1488              		.loc 3 261 1
 1489              		.thumb
 1490              		.syntax unified
 1491 0064 17E0     		b	.L77
 1492              	.L74:
 1493              	.LBE316:
 1494              	.LBE315:
 1495              	.LBE304:
 1496              	.LBE303:
 1497              	.LBB318:
 1498              	.LBB319:
 1499              	.LBB320:
 1500              	.LBB321:
ARM GAS  /tmp/ccohzlB8.s 			page 43


 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1501              		.loc 3 271 3
 1502              		.syntax unified
 1503              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1504 0066 BFF34F8F 		dsb 0xF
 1505              	@ 0 "" 2
 1506              		.loc 3 272 1
 1507              		.thumb
 1508              		.syntax unified
 1509 006a 00BF     		nop
 1510              	.LBE321:
 1511              	.LBE320:
 1512              	.LBB322:
 1513              	.LBB323:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1514              		.loc 3 260 3
 1515              		.syntax unified
 1516              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1517 006c BFF36F8F 		isb 0xF
 1518              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1519              		.loc 3 261 1
 1520              		.thumb
 1521              		.syntax unified
 1522 0070 00BF     		nop
 1523              	.LBE323:
 1524              	.LBE322:
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1525              		.loc 2 83 8
 1526 0072 4F4A     		ldr	r2, .L88
 1527 0074 5269     		ldr	r2, [r2, #20]
 1528 0076 4E49     		ldr	r1, .L88
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1529              		.loc 2 83 14
 1530 0078 22F40032 		bic	r2, r2, #131072
 1531 007c 4A61     		str	r2, [r1, #20]
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1532              		.loc 2 84 8
 1533 007e 4C4A     		ldr	r2, .L88
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1534              		.loc 2 84 18
 1535 0080 0021     		movs	r1, #0
 1536 0082 C2F85012 		str	r1, [r2, #592]
 1537              	.LBB324:
 1538              	.LBB325:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1539              		.loc 3 271 3
 1540              		.syntax unified
 1541              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1542 0086 BFF34F8F 		dsb 0xF
 1543              	@ 0 "" 2
 1544              		.loc 3 272 1
 1545              		.thumb
 1546              		.syntax unified
 1547 008a 00BF     		nop
 1548              	.LBE325:
 1549              	.LBE324:
ARM GAS  /tmp/ccohzlB8.s 			page 44


 1550              	.LBB326:
 1551              	.LBB327:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1552              		.loc 3 260 3
 1553              		.syntax unified
 1554              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1555 008c BFF36F8F 		isb 0xF
 1556              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1557              		.loc 3 261 1
 1558              		.thumb
 1559              		.syntax unified
 1560 0090 00BF     		nop
 1561              	.LBE327:
 1562              	.LBE326:
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1563              		.loc 2 88 1
 1564 0092 00E0     		b	.L77
 1565              	.L86:
 1566              	.LBE319:
 1567              	.LBE318:
 1568              	.LBB328:
 1569              	.LBB317:
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1570              		.loc 2 60 36
 1571 0094 00BF     		nop
 1572              	.L77:
 1573              	.LBE317:
 1574              	.LBE328:
  82:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  83:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_EnableICache();
  84:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  85:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   else
  86:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  87:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_DisableICache();
  88:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  89:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** 
  90:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   if (d_cache_state)
 1575              		.loc 1 90 6
 1576 0096 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1577 0098 002A     		cmp	r2, #0
 1578 009a 3ED0     		beq	.L78
 1579              	.LBB329:
 1580              	.LBB330:
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1581              		.loc 2 148 12
 1582 009c 444B     		ldr	r3, .L88
 1583 009e 5B69     		ldr	r3, [r3, #20]
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1584              		.loc 2 148 18
 1585 00a0 03F48033 		and	r3, r3, #65536
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1586              		.loc 2 148 8
 1587 00a4 002B     		cmp	r3, #0
 1588 00a6 7CD1     		bne	.L87
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1589              		.loc 2 150 8
ARM GAS  /tmp/ccohzlB8.s 			page 45


 1590 00a8 414B     		ldr	r3, .L88
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1591              		.loc 2 150 17
 1592 00aa 0022     		movs	r2, #0
 1593 00ac C3F88420 		str	r2, [r3, #132]
 1594              	.LBB331:
 1595              	.LBB332:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1596              		.loc 3 271 3
 1597              		.syntax unified
 1598              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1599 00b0 BFF34F8F 		dsb 0xF
 1600              	@ 0 "" 2
 1601              		.loc 3 272 1
 1602              		.thumb
 1603              		.syntax unified
 1604 00b4 00BF     		nop
 1605              	.LBE332:
 1606              	.LBE331:
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1607              		.loc 2 153 17
 1608 00b6 3E4B     		ldr	r3, .L88
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1609              		.loc 2 153 12
 1610 00b8 D3F88030 		ldr	r3, [r3, #128]
 1611 00bc FB63     		str	r3, [r7, #60]
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1612              		.loc 2 156 12
 1613 00be FB6B     		ldr	r3, [r7, #60]
 1614 00c0 5B0B     		lsrs	r3, r3, #13
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1615              		.loc 2 156 10
 1616 00c2 C3F30E03 		ubfx	r3, r3, #0, #15
 1617 00c6 BB63     		str	r3, [r7, #56]
 1618              	.L82:
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1619              		.loc 2 158 14
 1620 00c8 FB6B     		ldr	r3, [r7, #60]
 1621 00ca DB08     		lsrs	r3, r3, #3
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1622              		.loc 2 158 12
 1623 00cc C3F30903 		ubfx	r3, r3, #0, #10
 1624 00d0 7B63     		str	r3, [r7, #52]
 1625              	.L81:
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1626              		.loc 2 160 30
 1627 00d2 BB6B     		ldr	r3, [r7, #56]
 1628 00d4 5A01     		lsls	r2, r3, #5
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1629              		.loc 2 160 52
 1630 00d6 43F6E073 		movw	r3, #16352
 1631 00da 1340     		ands	r3, r3, r2
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 1632              		.loc 2 161 52
 1633 00dc 7A6B     		ldr	r2, [r7, #52]
 1634 00de 9207     		lsls	r2, r2, #30
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
ARM GAS  /tmp/ccohzlB8.s 			page 46


 1635              		.loc 2 160 12
 1636 00e0 3349     		ldr	r1, .L88
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1637              		.loc 2 160 73
 1638 00e2 1343     		orrs	r3, r3, r2
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1639              		.loc 2 160 20
 1640 00e4 C1F86032 		str	r3, [r1, #608]
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 1641              		.loc 2 165 20 discriminator 1
 1642 00e8 7B6B     		ldr	r3, [r7, #52]
 1643 00ea 5A1E     		subs	r2, r3, #1
 1644 00ec 7A63     		str	r2, [r7, #52]
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(sets-- != 0U);
 1645              		.loc 2 165 23 discriminator 1
 1646 00ee 002B     		cmp	r3, #0
 1647 00f0 EFD1     		bne	.L81
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1648              		.loc 2 166 17
 1649 00f2 BB6B     		ldr	r3, [r7, #56]
 1650 00f4 5A1E     		subs	r2, r3, #1
 1651 00f6 BA63     		str	r2, [r7, #56]
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1652              		.loc 2 166 20
 1653 00f8 002B     		cmp	r3, #0
 1654 00fa E5D1     		bne	.L82
 1655              	.LBB333:
 1656              	.LBB334:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1657              		.loc 3 271 3
 1658              		.syntax unified
 1659              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1660 00fc BFF34F8F 		dsb 0xF
 1661              	@ 0 "" 2
 1662              		.loc 3 272 1
 1663              		.thumb
 1664              		.syntax unified
 1665 0100 00BF     		nop
 1666              	.LBE334:
 1667              	.LBE333:
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1668              		.loc 2 169 8
 1669 0102 2B4B     		ldr	r3, .L88
 1670 0104 5B69     		ldr	r3, [r3, #20]
 1671 0106 2A4A     		ldr	r2, .L88
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1672              		.loc 2 169 14
 1673 0108 43F48033 		orr	r3, r3, #65536
 1674 010c 5361     		str	r3, [r2, #20]
 1675              	.LBB335:
 1676              	.LBB336:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1677              		.loc 3 271 3
 1678              		.syntax unified
 1679              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1680 010e BFF34F8F 		dsb 0xF
 1681              	@ 0 "" 2
ARM GAS  /tmp/ccohzlB8.s 			page 47


 1682              		.loc 3 272 1
 1683              		.thumb
 1684              		.syntax unified
 1685 0112 00BF     		nop
 1686              	.LBE336:
 1687              	.LBE335:
 1688              	.LBB337:
 1689              	.LBB338:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1690              		.loc 3 260 3
 1691              		.syntax unified
 1692              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1693 0114 BFF36F8F 		isb 0xF
 1694              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1695              		.loc 3 261 1
 1696              		.thumb
 1697              		.syntax unified
 1698 0118 44E0     		b	.L83
 1699              	.L78:
 1700              	.LBE338:
 1701              	.LBE337:
 1702              	.LBE330:
 1703              	.LBE329:
 1704              	.LBB340:
 1705              	.LBB341:
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1706              		.loc 2 194 8
 1707 011a 254A     		ldr	r2, .L88
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1708              		.loc 2 194 17
 1709 011c 0021     		movs	r1, #0
 1710 011e C2F88410 		str	r1, [r2, #132]
 1711              	.LBB342:
 1712              	.LBB343:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1713              		.loc 3 271 3
 1714              		.syntax unified
 1715              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1716 0122 BFF34F8F 		dsb 0xF
 1717              	@ 0 "" 2
 1718              		.loc 3 272 1
 1719              		.thumb
 1720              		.syntax unified
 1721 0126 00BF     		nop
 1722              	.LBE343:
 1723              	.LBE342:
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1724              		.loc 2 197 8
 1725 0128 214A     		ldr	r2, .L88
 1726 012a 5269     		ldr	r2, [r2, #20]
 1727 012c 2049     		ldr	r1, .L88
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     __DSB();
 1728              		.loc 2 197 14
 1729 012e 22F48032 		bic	r2, r2, #65536
 1730 0132 4A61     		str	r2, [r1, #20]
 1731              	.LBB344:
ARM GAS  /tmp/ccohzlB8.s 			page 48


 1732              	.LBB345:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1733              		.loc 3 271 3
 1734              		.syntax unified
 1735              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1736 0134 BFF34F8F 		dsb 0xF
 1737              	@ 0 "" 2
 1738              		.loc 3 272 1
 1739              		.thumb
 1740              		.syntax unified
 1741 0138 00BF     		nop
 1742              	.LBE345:
 1743              	.LBE344:
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 1744              		.loc 2 219 10
 1745 013a 1D4A     		ldr	r2, .L88
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 1746              		.loc 2 219 23
 1747 013c 1946     		mov	r1, r3
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     #endif
 1748              		.loc 2 219 21
 1749 013e C2F87012 		str	r1, [r2, #624]
 1750              	.LBB346:
 1751              	.LBB347:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1752              		.loc 3 271 3
 1753              		.syntax unified
 1754              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1755 0142 BFF34F8F 		dsb 0xF
 1756              	@ 0 "" 2
 1757              		.loc 3 272 1
 1758              		.thumb
 1759              		.syntax unified
 1760 0146 00BF     		nop
 1761              	.LBE347:
 1762              	.LBE346:
 1763              	.LBB348:
 1764              	.LBB349:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1765              		.loc 3 260 3
 1766              		.syntax unified
 1767              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1768 0148 BFF36F8F 		isb 0xF
 1769              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1770              		.loc 3 261 1
 1771              		.thumb
 1772              		.syntax unified
 1773 014c 00BF     		nop
 1774              	.LBE349:
 1775              	.LBE348:
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 1776              		.loc 2 225 24
 1777 014e 184A     		ldr	r2, .L88
 1778 0150 D2F88020 		ldr	r2, [r2, #128]
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                                             /* clean & invalidate D-Cache */
 1779              		.loc 2 225 19
ARM GAS  /tmp/ccohzlB8.s 			page 49


 1780 0154 1A60     		str	r2, [r3]
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1781              		.loc 2 227 30
 1782 0156 1A68     		ldr	r2, [r3]
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1783              		.loc 2 227 19
 1784 0158 520B     		lsrs	r2, r2, #13
 1785 015a C2F30E02 		ubfx	r2, r2, #0, #15
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     do {
 1786              		.loc 2 227 17
 1787 015e 5A60     		str	r2, [r3, #4]
 1788              	.L85:
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1789              		.loc 2 229 32
 1790 0160 1A68     		ldr	r2, [r3]
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1791              		.loc 2 229 21
 1792 0162 D208     		lsrs	r2, r2, #3
 1793 0164 C2F30902 		ubfx	r2, r2, #0, #10
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****       do {
 1794              		.loc 2 229 19
 1795 0168 9A60     		str	r2, [r3, #8]
 1796              	.L84:
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1797              		.loc 2 231 32
 1798 016a 5A68     		ldr	r2, [r3, #4]
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1799              		.loc 2 231 38
 1800 016c 5101     		lsls	r1, r2, #5
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1801              		.loc 2 231 61
 1802 016e 43F6E072 		movw	r2, #16352
 1803 0172 0A40     		ands	r2, r2, r1
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 1804              		.loc 2 232 32
 1805 0174 9968     		ldr	r1, [r3, #8]
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****         #if defined ( __CC_ARM )
 1806              		.loc 2 232 61
 1807 0176 8907     		lsls	r1, r1, #30
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1808              		.loc 2 231 12
 1809 0178 0D48     		ldr	r0, .L88
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1810              		.loc 2 231 83
 1811 017a 0A43     		orrs	r2, r2, r1
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 1812              		.loc 2 231 21
 1813 017c C0F87422 		str	r2, [r0, #628]
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 1814              		.loc 2 236 22 discriminator 1
 1815 0180 9A68     		ldr	r2, [r3, #8]
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 1816              		.loc 2 236 27 discriminator 1
 1817 0182 511E     		subs	r1, r2, #1
 1818 0184 9960     		str	r1, [r3, #8]
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h ****     } while(locals.sets-- != 0U);
 1819              		.loc 2 236 30 discriminator 1
ARM GAS  /tmp/ccohzlB8.s 			page 50


 1820 0186 002A     		cmp	r2, #0
 1821 0188 EFD1     		bne	.L84
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1822              		.loc 2 237 19
 1823 018a 5A68     		ldr	r2, [r3, #4]
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1824              		.loc 2 237 24
 1825 018c 511E     		subs	r1, r2, #1
 1826 018e 5960     		str	r1, [r3, #4]
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1827              		.loc 2 237 27
 1828 0190 002A     		cmp	r2, #0
 1829 0192 E5D1     		bne	.L85
 1830              	.LBB350:
 1831              	.LBB351:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1832              		.loc 3 271 3
 1833              		.syntax unified
 1834              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1835 0194 BFF34F8F 		dsb 0xF
 1836              	@ 0 "" 2
 1837              		.loc 3 272 1
 1838              		.thumb
 1839              		.syntax unified
 1840 0198 00BF     		nop
 1841              	.LBE351:
 1842              	.LBE350:
 1843              	.LBB352:
 1844              	.LBB353:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1845              		.loc 3 260 3
 1846              		.syntax unified
 1847              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1848 019a BFF36F8F 		isb 0xF
 1849              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1850              		.loc 3 261 1
 1851              		.thumb
 1852              		.syntax unified
 1853 019e 00BF     		nop
 1854              	.LBE353:
 1855              	.LBE352:
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1856              		.loc 2 242 1
 1857 01a0 00E0     		b	.L83
 1858              	.L87:
 1859              	.LBE341:
 1860              	.LBE340:
 1861              	.LBB354:
 1862              	.LBB339:
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cachel1_armv7.h **** 
 1863              		.loc 2 148 36
 1864 01a2 00BF     		nop
 1865              	.L83:
 1866              	.LBE339:
 1867              	.LBE354:
  91:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
ARM GAS  /tmp/ccohzlB8.s 			page 51


  92:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_EnableDCache();
  93:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  94:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   else
  95:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   {
  96:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****     SCB_DisableDCache();
  97:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c ****   }
  98:Lib/AI_Runtime/Npu/Devices/STM32N6XX/mcu_cache.c **** }...
 1868              		.loc 1 98 1
 1869 01a4 00BF     		nop
 1870 01a6 4437     		adds	r7, r7, #68
 1871              		.cfi_def_cfa_offset 4
 1872 01a8 BD46     		mov	sp, r7
 1873              		.cfi_def_cfa_register 13
 1874              		@ sp needed
 1875 01aa 5DF8047B 		ldr	r7, [sp], #4
 1876              		.cfi_restore 7
 1877              		.cfi_def_cfa_offset 0
 1878 01ae 7047     		bx	lr
 1879              	.L89:
 1880              		.align	2
 1881              	.L88:
 1882 01b0 00ED00E0 		.word	-536810240
 1883              		.cfi_endproc
 1884              	.LFE844:
 1886              		.text
 1887              	.Letext0:
 1888              		.file 5 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 1889              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 1890              		.file 7 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
ARM GAS  /tmp/ccohzlB8.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 mcu_cache.c
     /tmp/ccohzlB8.s:26     .text.mcu_cache_enable:00000000 $t
     /tmp/ccohzlB8.s:32     .text.mcu_cache_enable:00000000 mcu_cache_enable
     /tmp/ccohzlB8.s:192    .text.mcu_cache_enable:00000094 $d
     /tmp/ccohzlB8.s:197    .text.mcu_cache_disable:00000000 $t
     /tmp/ccohzlB8.s:203    .text.mcu_cache_disable:00000000 mcu_cache_disable
     /tmp/ccohzlB8.s:394    .text.mcu_cache_disable:000000a8 $d
     /tmp/ccohzlB8.s:399    .text.mcu_cache_invalidate:00000000 $t
     /tmp/ccohzlB8.s:405    .text.mcu_cache_invalidate:00000000 mcu_cache_invalidate
     /tmp/ccohzlB8.s:558    .text.mcu_cache_invalidate:0000008c $d
     /tmp/ccohzlB8.s:563    .text.mcu_cache_clean:00000000 $t
     /tmp/ccohzlB8.s:569    .text.mcu_cache_clean:00000000 mcu_cache_clean
     /tmp/ccohzlB8.s:721    .text.mcu_cache_clean:0000008c $d
     /tmp/ccohzlB8.s:726    .text.mcu_cache_clean_invalidate:00000000 $t
     /tmp/ccohzlB8.s:732    .text.mcu_cache_clean_invalidate:00000000 mcu_cache_clean_invalidate
     /tmp/ccohzlB8.s:884    .text.mcu_cache_clean_invalidate:0000008c $d
     /tmp/ccohzlB8.s:889    .text.mcu_cache_invalidate_range:00000000 $t
     /tmp/ccohzlB8.s:895    .text.mcu_cache_invalidate_range:00000000 mcu_cache_invalidate_range
     /tmp/ccohzlB8.s:1041   .text.mcu_cache_invalidate_range:00000080 $d
     /tmp/ccohzlB8.s:1046   .text.mcu_cache_clean_range:00000000 $t
     /tmp/ccohzlB8.s:1052   .text.mcu_cache_clean_range:00000000 mcu_cache_clean_range
     /tmp/ccohzlB8.s:1198   .text.mcu_cache_clean_range:00000080 $d
     /tmp/ccohzlB8.s:1203   .text.mcu_cache_clean_invalidate_range:00000000 $t
     /tmp/ccohzlB8.s:1209   .text.mcu_cache_clean_invalidate_range:00000000 mcu_cache_clean_invalidate_range
     /tmp/ccohzlB8.s:1355   .text.mcu_cache_clean_invalidate_range:00000080 $d
     /tmp/ccohzlB8.s:1360   .text.set_mcu_cache_state:00000000 $t
     /tmp/ccohzlB8.s:1366   .text.set_mcu_cache_state:00000000 set_mcu_cache_state
     /tmp/ccohzlB8.s:1882   .text.set_mcu_cache_state:000001b0 $d
                           .group:00000000 wm4.0.2a10773746a5c5ebb5552f50e466f80b
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
ARM GAS  /tmp/ccohzlB8.s 			page 53


                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2

NO UNDEFINED SYMBOLS
