$date
	Sun Oct  8 23:36:55 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! serial_ou $end
$var wire 10 " int_re [0:9] $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 10 % parallel_in [0:9] $end
$scope module inst_piso $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 10 & parallel_in [0:9] $end
$var wire 1 ! serial_ou $end
$var reg 10 ' int_re [0:9] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
b0 %
0$
0#
bx "
x!
$end
#5
b101010101 %
b101010101 &
1$
#10
1!
b101010101 "
b101010101 '
1#
#15
0$
#20
0#
#30
0!
b10101010 "
b10101010 '
1#
#40
0#
#45
b1100110011 %
b1100110011 &
1$
#50
1!
b1100110011 "
b1100110011 '
1#
#60
0#
#65
0$
#70
b110011001 "
b110011001 '
1#
#75
b1111111111 %
b1111111111 &
1$
#80
0#
#85
0$
#90
0!
b11001100 "
b11001100 '
1#
#100
0#
#105
1$
#110
1!
b1111111111 "
b1111111111 '
1#
#115
0$
#120
0#
#130
b111111111 "
b111111111 '
1#
#140
0#
#145
b1100110011 %
b1100110011 &
1$
#150
b1100110011 "
b1100110011 '
1#
#160
0#
#165
0$
#170
b110011001 "
b110011001 '
1#
#175
b1111111111 %
b1111111111 &
1$
#180
0#
#185
0$
#190
0!
b11001100 "
b11001100 '
1#
#200
0#
#205
1$
#210
1!
b1111111111 "
b1111111111 '
1#
#215
0$
#220
0#
#230
b111111111 "
b111111111 '
1#
#240
0#
#245
b1100110011 %
b1100110011 &
1$
#250
b1100110011 "
b1100110011 '
1#
#260
0#
#265
0$
#270
b110011001 "
b110011001 '
1#
#275
b1111111111 %
b1111111111 &
1$
#280
0#
#285
0$
#290
0!
b11001100 "
b11001100 '
1#
#300
0#
#305
1$
#310
1!
b1111111111 "
b1111111111 '
1#
#315
0$
#320
0#
#330
b111111111 "
b111111111 '
1#
#340
0#
#345
