#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Apr 16 19:58:40 2022
# Process ID: 23856
# Current directory: F:/10_Vivado/p_vga_test/p_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25672 F:\10_Vivado\p_vga_test\p_vga\p_vga.xpr
# Log file: F:/10_Vivado/p_vga_test/p_vga/vivado.log
# Journal file: F:/10_Vivado/p_vga_test/p_vga\vivado.jou
# Running On: DESKTOP-7Q8KQ0A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17012 MB
#-----------------------------------------------------------
start_gui
open_project F:/10_Vivado/p_vga_test/p_vga/p_vga.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1412.691 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim1'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2458] undeclared symbol w_clk, assumed default net type wire [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:16]
INFO: [VRFC 10-2458] undeclared symbol VGA_data_mytank, assumed default net type wire [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'x_rel_pos' [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'y_rel_pos' [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'VGA_data' [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'VGA_data' [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_display
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1412.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -view {F:/10_Vivado/p_vga_test/p_vga/sim1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config F:/10_Vivado/p_vga_test/p_vga/sim1_behav.wcfg
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.691 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1412.691 ; gain = 0.000
add_bp {F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_driver.v} 117
run all
Stopped at time : 3206106565 ps : File "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_driver.v" Line 117
remove_bps -file {F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_driver.v} -line 117
step
Stopped at time : 3206106565 ps : File "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_driver.v" Line 118
run all
close_sim
INFO: xsimkernel Simulation Memory Usage: 16692 KB (Peak: 16692 KB), Simulation CPU Usage: 19687 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim1'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2458] undeclared symbol w_clk, assumed default net type wire [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'x_rel_pos' [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'y_rel_pos' [F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/v1.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_display
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1412.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/10_Vivado/p_vga_test/p_vga/p_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -view {F:/10_Vivado/p_vga_test/p_vga/sim1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config F:/10_Vivado/p_vga_test/p_vga/sim1_behav.wcfg
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1412.691 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 1412.691 ; gain = 0.000
reset_run synth_2
INFO: [Project 1-1161] Replacing file F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/utils_1/imports/synth_2/v1.dcp with file F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2/v1.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Apr 16 21:58:30 2022] Launched synth_2...
Run output will be captured here: F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2/runme.log
[Sat Apr 16 21:58:30 2022] Launched impl_2...
Run output will be captured here: F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3083.383 ; gain = 1670.691
set_property PROGRAM.FILE {F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/v1.bin} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/shell.v w ]
add_files F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/shell.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/VGA_data_selector.v w ]
add_files F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/VGA_data_selector.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close [ open F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/u_clock.v w ]
add_files F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/sources_1/new/u_clock.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
INFO: [Project 1-1161] Replacing file F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/utils_1/imports/synth_2/v1.dcp with file F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2/v1.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sun Apr 17 00:27:45 2022] Launched synth_2...
Run output will be captured here: F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2/runme.log
[Sun Apr 17 00:27:45 2022] Launched impl_2...
Run output will be captured here: F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
INFO: [Project 1-1161] Replacing file F:/10_Vivado/p_vga_test/p_vga/p_vga.srcs/utils_1/imports/synth_2/v1.dcp with file F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2/v1.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sun Apr 17 00:32:09 2022] Launched synth_2...
Run output will be captured here: F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/synth_2/runme.log
[Sun Apr 17 00:32:09 2022] Launched impl_2...
Run output will be captured here: F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/10_Vivado/p_vga_test/p_vga/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: xsimkernel Simulation Memory Usage: 16668 KB (Peak: 16668 KB), Simulation CPU Usage: 55718 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 00:40:01 2022...
