{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761833672462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761833672463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 11:14:32 2025 " "Processing started: Thu Oct 30 11:14:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761833672463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833672463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833672463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761833672871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761833672871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680129 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-arquitetura " "Found design unit 1: TOP_LEVEL-arquitetura" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680132 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "../src/somaConstante.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680133 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "../src/somaConstante.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../src/registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680135 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../src/registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "../src/muxGenerico4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680137 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "../src/muxGenerico4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680138 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "../src/memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680140 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "../src/memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "../src/memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680142 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "../src/memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "../src/logicaDesvio.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/logicaDesvio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680143 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "../src/logicaDesvio.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/keytratamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/keytratamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyTratamento-comportamento " "Found design unit 1: keyTratamento-comportamento" {  } { { "../src/KeyTratamento.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680144 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyTratamento " "Found entity 1: keyTratamento" {  } { { "../src/KeyTratamento.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/flipflopceq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/flipflopceq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopCEQ-comportamento " "Found design unit 1: flipFlopCEQ-comportamento" {  } { { "../src/flipFlopCEQ.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/flipFlopCEQ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680147 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopCEQ " "Found entity 1: flipFlopCEQ" {  } { { "../src/flipFlopCEQ.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/flipFlopCEQ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680148 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "../src/divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680150 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "../src/divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/display_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/display_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Unit-comportamento " "Found design unit 1: Display_Unit-comportamento" {  } { { "../src/Display_Unit.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Unit " "Found entity 1: Display_Unit" {  } { { "../src/Display_Unit.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decorder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decorder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-behavior " "Found design unit 1: decoder3x8-behavior" {  } { { "../src/decorder3x8.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decorder3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680152 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../src/decorder3x8.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decorder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "../src/decoderInstru.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "../src/decoderInstru.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-comportamento " "Found design unit 1: decoderHex-comportamento" {  } { { "../src/decoderHex.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderHex.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680155 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "../src/decoderHex.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680157 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "../src/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680158 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "../src/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "../src/buffer_3_state_1porta.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680160 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "../src/buffer_3_state_1porta.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680161 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761833680161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833680161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULASomaSub " "Elaborating entity \"ULASomaSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761833680234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761833680823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761833681101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761833681101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761833681132 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761833681132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761833681132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761833681132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761833681161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 11:14:41 2025 " "Processing ended: Thu Oct 30 11:14:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761833681161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761833681161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761833681161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761833681161 ""}
