-- VHDL for IBM SMS ALD page 16.42.04.1
-- Title: CYCLE LENGTH CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 2:19:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_42_04_1_CYCLE_LENGTH_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_9_TIME:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_3_DOT_U:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_Y_OR_X:	 in STD_LOGIC;
		MS_MPLY_DOT_N_OR_1_OR_2_DOT_D:	 in STD_LOGIC;
		PS_A_OR_S_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		MS_1401_COND_TEST_DOT_I9:	 out STD_LOGIC;
		PS_STOP_AT_F_STAR_ARITH:	 out STD_LOGIC;
		PS_STOP_AT_G_STAR_ARITH:	 out STD_LOGIC);
end ALD_16_42_04_1_CYCLE_LENGTH_CONTROL_ACC;

architecture behavioral of ALD_16_42_04_1_CYCLE_LENGTH_CONTROL_ACC is 

	signal OUT_3C_G: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_1H_P: STD_LOGIC;

begin

	OUT_3C_G <= NOT(PS_1401_COND_TEST_OP_CODE AND PS_I_RING_9_TIME );
	OUT_3E_D <= NOT(MS_A_OR_S_DOT_B_DOT_3_DOT_U AND MS_A_OR_S_DOT_B_DOT_Y_OR_X AND MS_MPLY_DOT_N_OR_1_OR_2_DOT_D );
	OUT_3H_E <= NOT(PS_A_OR_S_DOT_B_CYCLE AND PS_UNITS_LATCH AND PS_1ST_SCAN );
	OUT_1H_P <= NOT(OUT_3C_G AND OUT_3H_E );

	MS_1401_COND_TEST_DOT_I9 <= OUT_3C_G;
	PS_STOP_AT_F_STAR_ARITH <= OUT_3E_D;
	PS_STOP_AT_G_STAR_ARITH <= OUT_1H_P;


end;
