Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Banerjee, S., Rao, W.","A local reconfiguration based scalable fault tolerant many-processor array",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858361,"432","437",,,10.1109/ASPDAC.2017.7858361,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015342714&doi=10.1109%2fASPDAC.2017.7858361&partnerID=40&md5=87baf2209f3916c8fbf31d1098ce3938",Conference Paper,Scopus,2-s2.0-85015342714
"Khaleghi, S., Vinella, P., Banerjee, S., Rao, W.","An STT-MRAM based strong PUF",2016,"Proceedings of the 2016 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2016",,, 7568639,"129","134",,,10.1145/2950067.2950080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84992122603&doi=10.1145%2f2950067.2950080&partnerID=40&md5=b88875aad3883d2a8769fb10bd10c42c",Conference Paper,Scopus,2-s2.0-84992122603
"Banerjee, S., Rao, W.","A general approach for highly defect tolerant Parallel Prefix Adder design",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459393,"666","671",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973662749&partnerID=40&md5=3f51cbf8936a510ac0b15882b36ce8b6",Conference Paper,Scopus,2-s2.0-84973662749
"Banerjee, S., Rao, W.","On the conditions of guaranteed k-fault tolerant systems supporting on-The-fly repairs",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357130,"387","390",,1,10.1109/ICCD.2015.7357130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962367308&doi=10.1109%2fICCD.2015.7357130&partnerID=40&md5=a25ff99116b01419ad0d4500c8a80d0a",Conference Paper,Scopus,2-s2.0-84962367308
"Khaleghi, S., Zhao, K.D., Rao, W.","IC Piracy prevention via Design Withholding and Entanglement",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059112,"821","826",,6,10.1109/ASPDAC.2015.7059112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926443119&doi=10.1109%2fASPDAC.2015.7059112&partnerID=40&md5=e2ec332d63b78a1018e43e6984b66a78",Conference Paper,Scopus,2-s2.0-84926443119
"Su, Y., Rao, W.","An integrated framework toward defect-tolerant logic implementation onto nanocrossbars",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","1", 6685927,"64","75",,4,10.1109/TCAD.2013.2282755,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891499528&doi=10.1109%2fTCAD.2013.2282755&partnerID=40&md5=1b620a60f683de9e10b92ed8a0de7f7c",Article,Scopus,2-s2.0-84891499528
"Giri, D., Vacca, M., Causapruno, G., Rao, W., Graziano, M., Zamboni, M.","A standard cell approach for MagnetoElastic NML circuits",2014,"Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014",,, 6880491,"65","70",,3,10.1109/NANOARCH.2014.6880491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906738696&doi=10.1109%2fNANOARCH.2014.6880491&partnerID=40&md5=a18505747fe6d5bc4a05230a0267c407",Conference Paper,Scopus,2-s2.0-84906738696
"Khaleghi, S., Rao, W.","Spare sharing network enhancement for scalable systems",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653614,"249","254",,3,10.1109/DFT.2013.6653614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891334604&doi=10.1109%2fDFT.2013.6653614&partnerID=40&md5=4d73b3bd6a2f2bf36c389eb355355c6a",Conference Paper,Scopus,2-s2.0-84891334604
"Su, Y., Rao, W.","Defect-tolerant logic hardening for crossbar-based nanosystems",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513807,"1801","1806",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885600202&partnerID=40&md5=5e904adca2517a6b8ab1c575605f6817",Conference Paper,Scopus,2-s2.0-84885600202
"Khaleghi, S., Rao, W.","Constructing spare sharing networks for reliability enhancement of scalable systems",2013,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 6674529,"336","341",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896480431&partnerID=40&md5=e8b11027c5165e1979a06c24dd8d65d2",Conference Paper,Scopus,2-s2.0-84896480431
"Banerjee, S., Da Zhao, K., Rao, W., Zefran, M.","Decentralized self-balancing systems",2013,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC",,, 6673305,"340","343",,,10.1109/VLSI-SoC.2013.6673305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899524416&doi=10.1109%2fVLSI-SoC.2013.6673305&partnerID=40&md5=4171df903ca0d68d2f9e4fbaa95cce58",Conference Paper,Scopus,2-s2.0-84899524416
"Su, Y., Rao, W.","Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105368,"456","462",,4,10.1109/ICCAD.2011.6105368,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855794451&doi=10.1109%2fICCAD.2011.6105368&partnerID=40&md5=cb9d397fb45808ff76b655d3a2d5ff89",Conference Paper,Scopus,2-s2.0-84855794451
"Rao, W., Yang, C., Karri, R., Orailoglu, A.","Toward future systems with nanoscale devices: Overcoming the reliability challenge",2011,"Computer","44","2", 5713301,"46","53",,12,10.1109/MC.2011.1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951898918&doi=10.1109%2fMC.2011.1&partnerID=40&md5=d801903834036275d05727584d45fc79",Article,Scopus,2-s2.0-79951898918
"Su, Y., Rao, W.","On mismatch number distribution of nanocrossbar logic mapping",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647818,"132","137",,1,10.1109/ICCD.2010.5647818,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650720692&doi=10.1109%2fICCD.2010.5647818&partnerID=40&md5=aad493bd116f6cddf487bd92eb79c80d",Conference Paper,Scopus,2-s2.0-78650720692
"Su, Y., Rao, W.","Yield modeling and assessment for nanocrossbar systems",2010,"Midwest Symposium on Circuits and Systems",,, 5548548,"9","12",,,10.1109/MWSCAS.2010.5548548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956596022&doi=10.1109%2fMWSCAS.2010.5548548&partnerID=40&md5=57c24ed260883a59733917277f5ad29d",Conference Paper,Scopus,2-s2.0-77956596022
"Su, Y., Rao, W.","Runtime-constrained yield model in nanocrossbar systems",2010,"Biennial University/Government/Industry Microelectronics Symposium - Proceedings",,, 5508851,"","",,,10.1109/UGIM.2010.5508851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955731364&doi=10.1109%2fUGIM.2010.5508851&partnerID=40&md5=f0e2c9d632c973b331f07108ff221ec2",Conference Paper,Scopus,2-s2.0-77955731364
"Gavlin, P., Rao, W.","C6: Exploring the design space of nanoelectronics systems using a model of consumer/resource networks",2010,"Biennial University/Government/Industry Microelectronics Symposium - Proceedings",,, 5508907,"","",,,10.1109/UGIM.2010.5508907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955750276&doi=10.1109%2fUGIM.2010.5508907&partnerID=40&md5=532032e3010d714098935f7aefb997c6",Conference Paper,Scopus,2-s2.0-77955750276
"Su, Y., Rao, W.","Defect-tolerant logic mapping on nanoscale crossbar architectures and yield analysis",2009,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5372240,"322","330",,11,10.1109/DFT.2009.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649310175&doi=10.1109%2fDFT.2009.16&partnerID=40&md5=71ae83f8908a0c0a1a6b9ddd505974ad",Conference Paper,Scopus,2-s2.0-77649310175
"Su, Y., Rao, W.","Runtime analysis for defect-tolerant logic mapping on nanoscale crossbar architectures",2009,"2009 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2009",,, 5226349,"75","78",,5,10.1109/NANOARCH.2009.5226349,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350774202&doi=10.1109%2fNANOARCH.2009.5226349&partnerID=40&md5=18f1fd081ba54ae5c85546bbbce39a34",Conference Paper,Scopus,2-s2.0-70350774202
"Polian, I., Rao, W.","Selective hardening of NanoPLA circuits",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641181,"263","271",,9,10.1109/DFT.2008.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649986253&doi=10.1109%2fDFT.2008.26&partnerID=40&md5=1a4b47ad3ec386d6f352ddf465b2ebc1",Conference Paper,Scopus,2-s2.0-67649986253
"Rao, W., Orailoglu, A., Marzullo, K.","Locality aware redundancy allocation in nanoelectronic systems",2008,"2008 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2008",,, 4585788,"24","31",,3,10.1109/NANOARCH.2008.4585788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51949109113&doi=10.1109%2fNANOARCH.2008.4585788&partnerID=40&md5=bf76f039362ea7122261046a08e79fff",Conference Paper,Scopus,2-s2.0-51949109113
"Rao, W., Orailoglu, A.","Towards fault tolerant parallel prefix adders in nanoelectronic systems",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484706,"360","365",,3,10.1109/DATE.2008.4484706,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749144401&doi=10.1109%2fDATE.2008.4484706&partnerID=40&md5=1ded888461c23b340303d39e98a6ff36",Conference Paper,Scopus,2-s2.0-49749144401
"Rao, W., Orailoglu, A., Karri, R.","Fault tolerant approaches to nanoelectronic programmable logic arrays",2007,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4272973,"216","223",,12,10.1109/DSN.2007.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36049020684&doi=10.1109%2fDSN.2007.49&partnerID=40&md5=d211809838db1f5a24e4ccab22f4e21b",Conference Paper,Scopus,2-s2.0-36049020684
"Wenjing, R., Orailoglu, A., Karri, R.","Logic level fault tolerance approaches targeting nanoelectronics PLAs",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211911,"865","869",,4,10.1109/DATE.2007.364401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548331493&doi=10.1109%2fDATE.2007.364401&partnerID=40&md5=dff857ca4184edc9332ee346e61211c5",Conference Paper,Scopus,2-s2.0-34548331493
"Rao, W., Orailoglu, A., Karri, R.","Towards nanoelectronics processor architectures",2007,"Journal of Electronic Testing: Theory and Applications (JETTA)","23","2-3",,"235","254",,5,10.1007/s10836-006-0555-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249865332&doi=10.1007%2fs10836-006-0555-7&partnerID=40&md5=647216849e40a087731786fd6475c23b",Article,Scopus,2-s2.0-34249865332
"Rao, W., Orailoglu, A., Karri, R.","Fault identification in reconfigurable carry lookahead adders targeting nanoelectronic fabrics",2006,"Proceedings - Eleventh IEEE European Test Symposium, ETS 2006","2006",, 1628155,"63","68",,3,10.1109/ETS.2006.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845380793&doi=10.1109%2fETS.2006.23&partnerID=40&md5=c86ede43c96cf24c772593e6e6e04b01",Conference Paper,Scopus,2-s2.0-33845380793
"Rao, W., Orailoglu, A., Karri, R.","Topology aware mapping of logic functions onto nanowire-based crossbar architectures",2006,"Proceedings - Design Automation Conference",,,,"723","726",,23,10.1145/1146909.1147093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547234738&doi=10.1145%2f1146909.1147093&partnerID=40&md5=8e672f99863634f772f9df357452dfcc",Conference Paper,Scopus,2-s2.0-34547234738
"Rao, W., Orailoglu, A., Karri, R.","Nanofabric topologies and reconfiguration algorithms to support dynamically adaptive fault tolerance",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617592,"214","219",,10,10.1109/VTS.2006.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751091287&doi=10.1109%2fVTS.2006.50&partnerID=40&md5=30f459832a7e8514f95c6192d35f5529",Conference Paper,Scopus,2-s2.0-33751091287
"Rao, W., Orailoglu, A., Karri, R.","Architectural-level fault tolerant computation in nanoelectronic processors",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524204,"533","539",,5,10.1109/ICCD.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748532807&doi=10.1109%2fICCD.2005.27&partnerID=40&md5=e30739cbaf1ea620a97e99efe6f098ae",Conference Paper,Scopus,2-s2.0-33748532807
"Rao, W., Orailoglu, A., Karri, R.","Fault tolerant nanoelectronic processor architectures",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466180,"311","316",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748545061&partnerID=40&md5=1e92cd86bab548842fa04439c4b2b904",Conference Paper,Scopus,2-s2.0-33748545061
"Rao, W., Orailogliu, A., Karri, R.","Fault tolerant arithmetic with applications in nanotechnology based systems",2004,"Proceedings - International Test Conference",,,,"472","478",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144415114&partnerID=40&md5=8bc7cb8450c92274a3c9a74251c4d2f3",Conference Paper,Scopus,2-s2.0-18144415114
"Rao, W., Orailoglu, A., Su, G.","Frugal linear network-based test decompression for drastic test cost reductions",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 9B.2,"721","725",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244364351&partnerID=40&md5=cdb6bf3d939e0f6f24099339d211e4d1",Conference Paper,Scopus,2-s2.0-16244364351
"Rao, W., Orailoglu, A.","Virtual compression through test vector stitching for scan based designs",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253594,"104","109",,8,10.1109/DATE.2003.1253594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041479139&doi=10.1109%2fDATE.2003.1253594&partnerID=40&md5=c01d04ad49603546bae78db5ad23a595",Conference Paper,Scopus,2-s2.0-0041479139
"Rao, W., Bayraktaroglu, I., Orailoglu, A.","Test application time and volume compression through seed overlapping",2003,"Proceedings - Design Automation Conference",,,,"732","737",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042564438&partnerID=40&md5=6362107bb2112ecd283d9cbc29d1a752",Conference Paper,Scopus,2-s2.0-0042564438
