# 0 "arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts"







/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 12 "arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts" 2
# 1 "arch/arm64/boot/dts/qcom/ipq5424.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/ipq5424.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/qcom/ipq5424.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,ipq5424-gcc.h" 1
# 11 "arch/arm64/boot/dts/qcom/ipq5424.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,ipq5424-gcc.h" 1
# 12 "arch/arm64/boot/dts/qcom/ipq5424.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,ipq5424.h" 1
# 13 "arch/arm64/boot/dts/qcom/ipq5424.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm64/boot/dts/qcom/ipq5424.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;
 interrupt-parent = <&intc>;

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  xo_board: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus: cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;

    l3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   enable-method = "psci";
   reg = <0x100>;
   next-level-cache = <&l2_100>;

   l2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   enable-method = "psci";
   reg = <0x200>;
   next-level-cache = <&l2_200>;

   l2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   enable-method = "psci";
   reg = <0x300>;
   next-level-cache = <&l2_300>;

   l2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq5424", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x25100>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu-a55 {
  compatible = "arm,cortex-a55-pmu";
  interrupts = <1 7 4>;
 };

 pmu-dsu {
  compatible = "arm,dsu-pmu";
  interrupts = <0 50 1>;
  cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  bootloader@8a200000 {
   reg = <0x0 0x8a200000 0x0 0x400000>;
   no-map;
  };

  tz@8a600000 {
   reg = <0x0 0x8a600000 0x0 0x200000>;
   no-map;
  };

  smem@8a800000 {
   compatible = "qcom,smem";
   reg = <0x0 0x8a800000 0x0 0x32000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
  };
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;

  pcie0_phy: phy@84000 {
   compatible = "qcom,ipq5424-qmp-gen3x1-pcie-phy",
         "qcom,ipq9574-qmp-gen3x1-pcie-phy";
   reg = <0x0 0x00084000 0x0 0x1000>;
   clocks = <&gcc 36>,
     <&gcc 40>,
     <&gcc 28>;
   clock-names = "aux",
          "cfg_ahb",
          "pipe";

   assigned-clocks = <&gcc 36>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 26>,
     <&gcc 25>;
   reset-names = "phy",
          "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie0_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  pcie1_phy: phy@8c000 {
   compatible = "qcom,ipq5424-qmp-gen3x1-pcie-phy",
         "qcom,ipq9574-qmp-gen3x1-pcie-phy";
   reg = <0x0 0x0008c000 0x0 0x1000>;
   clocks = <&gcc 37>,
     <&gcc 41>,
     <&gcc 30>;
   clock-names = "aux",
          "cfg_ahb",
          "pipe";

   assigned-clocks = <&gcc 37>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 30>,
     <&gcc 29>;
   reset-names = "phy",
          "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie1_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  efuse@a4000 {
   compatible = "qcom,ipq5424-qfprom", "qcom,qfprom";
   reg = <0 0x000a4000 0 0x741>;
   #address-cells = <1>;
   #size-cells = <1>;

   tsens_sens9_off: s9@3dc {
    reg = <0x3dc 0x1>;
    bits = <4 4>;
   };

   tsens_sens10_off: s10@3dd {
    reg = <0x3dd 0x1>;
    bits = <0 4>;
   };

   tsens_sens11_off: s11@3dd {
    reg = <0x3dd 0x1>;
    bits = <4 4>;
   };

   tsens_sens12_off: s12@3de {
    reg = <0x3de 0x1>;
    bits = <0 4>;
   };

   tsens_sens13_off: s13@3de {
    reg = <0x3de 0x1>;
    bits = <4 4>;
   };

   tsens_sens14_off: s14@3e5 {
    reg = <0x3e5 0x2>;
    bits = <7 4>;
   };

   tsens_sens15_off: s15@3e6 {
    reg = <0x3e6 0x1>;
    bits = <3 4>;
   };

   tsens_mode: mode@419 {
    reg = <0x419 0x1>;
    bits = <0 3>;
   };

   tsens_base0: base0@419 {
    reg = <0x419 0x2>;
    bits = <3 10>;
   };

   tsens_base1: base1@41a {
    reg = <0x41a 0x2>;
    bits = <5 10>;
   };
  };

  pcie2_phy: phy@f4000 {
   compatible = "qcom,ipq5424-qmp-gen3x2-pcie-phy",
         "qcom,ipq9574-qmp-gen3x2-pcie-phy";
   reg = <0x0 0x000f4000 0x0 0x2000>;
   clocks = <&gcc 38>,
     <&gcc 42>,
     <&gcc 32>;
   clock-names = "aux",
          "cfg_ahb",
          "pipe";

   assigned-clocks = <&gcc 38>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 34>,
     <&gcc 33>;
   reset-names = "phy",
          "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie2_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  pcie3_phy: phy@fc000 {
   compatible = "qcom,ipq5424-qmp-gen3x2-pcie-phy",
         "qcom,ipq9574-qmp-gen3x2-pcie-phy";
   reg = <0x0 0x000fc000 0x0 0x2000>;
   clocks = <&gcc 39>,
     <&gcc 43>,
     <&gcc 34>;
   clock-names = "aux",
          "cfg_ahb",
          "pipe";

   assigned-clocks = <&gcc 39>;
   assigned-clock-rates = <20000000>;

   resets = <&gcc 38>,
     <&gcc 37>;
   reset-names = "phy",
          "common";

   #clock-cells = <0>;
   clock-output-names = "gcc_pcie3_pipe_clk_src";

   #phy-cells = <0>;
   status = "disabled";
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,ipq5424-tsens";
   reg = <0 0x004a9000 0 0x1000>,
         <0 0x004a8000 0 0x1000>;
   interrupts = <0 105 1>;
   interrupt-names = "combined";
   nvmem-cells = <&tsens_mode>,
          <&tsens_base0>,
          <&tsens_base1>,
          <&tsens_sens9_off>,
          <&tsens_sens10_off>,
          <&tsens_sens11_off>,
          <&tsens_sens12_off>,
          <&tsens_sens13_off>,
          <&tsens_sens14_off>,
          <&tsens_sens15_off>;
   nvmem-cell-names = "mode",
        "base0",
        "base1",
        "tsens_sens9_off",
        "tsens_sens10_off",
        "tsens_sens11_off",
        "tsens_sens12_off",
        "tsens_sens13_off",
        "tsens_sens14_off",
        "tsens_sens15_off";
   #qcom,sensors = <7>;
   #thermal-sensor-cells = <1>;
  };

  rng: rng@4c3000 {
   compatible = "qcom,ipq5424-trng", "qcom,trng";
   reg = <0 0x004c3000 0 0x1000>;
   clocks = <&gcc 67>;
   clock-names = "core";
  };

  system-cache-controller@800000 {
   compatible = "qcom,ipq5424-llcc";
   reg = <0 0x00800000 0 0x200000>;
   reg-names = "llcc0_base";
   interrupts = <0 68 4>;
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq5424-tlmm";
   reg = <0 0x01000000 0 0x300000>;
   interrupts = <0 84 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 50>;
   interrupt-controller;
   #interrupt-cells = <2>;

   uart1_pins: uart1-state {
    pins = "gpio43", "gpio44";
    function = "uart1";
    drive-strength = <8>;
    bias-pull-up;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,ipq5424-gcc";
   reg = <0 0x01800000 0 0x40000>;
   clocks = <&xo_board>,
     <&sleep_clk>,
     <&pcie0_phy>,
     <&pcie1_phy>,
     <&pcie2_phy>,
     <&pcie3_phy>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #interconnect-cells = <1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0 0x01905000 0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-ipq5424", "syscon";
   reg = <0 0x01937000 0 0x2a000>;
  };

  qupv3: geniqup@1ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x01ac0000 0 0x2000>;
   ranges;
   clocks = <&gcc 111>,
     <&gcc 112>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;

   uart1: serial@1a84000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x01a84000 0 0x4000>;
    clocks = <&gcc 118>;
    clock-names = "se";
    interrupts = <0 340 4>;
   };

   spi0: spi@1a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x01a90000 0 0x4000>;
    clocks = <&gcc 115>;
    clock-names = "se";
    interrupts = <0 343 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@1a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x01a94000 0 0x4000>;
    clocks = <&gcc 116>;
    clock-names = "se";
    interrupts = <0 344 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  sdhc: mmc@7804000 {
   compatible = "qcom,ipq5424-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x07804000 0 0x1000>, <0 0x07805000 0 0x1000>;
   reg-names = "hc", "cqhci";

   interrupts = <0 116 4>,
         <0 119 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 58>,
     <&gcc 55>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";

   supports-cqe;

   status = "disabled";
  };

  intc: interrupt-controller@f200000 {
   compatible = "arm,gic-v3";
   reg = <0 0xf200000 0 0x10000>,
         <0 0xf240000 0 0x80000>;
   #interrupt-cells = <0x3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   interrupts = <1 9 4>;
   mbi-ranges = <672 128>;
   msi-controller;
  };

  watchdog@f410000 {
   compatible = "qcom,apss-wdt-ipq5424", "qcom,kpss-wdt";
   reg = <0 0x0f410000 0 0x1000>;
   interrupts = <0 0 1>;
   clocks = <&sleep_clk>;
  };

  qusb_phy_1: phy@71000 {
   compatible = "qcom,ipq5424-qusb2-phy";
   reg = <0 0x00071000 0 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 133>,
    <&xo_board>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 299>;
   status = "disabled";
  };

  usb2: usb2@1e00000 {
   compatible = "qcom,ipq5424-dwc3", "qcom,dwc3";
   reg = <0 0x01ef8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 128>,
     <&gcc 132>,
     <&gcc 131>,
     <&gcc 133>,
     <&gcc 109>;

   clock-names = "core",
          "sleep",
          "mock_utmi",
          "iface",
          "cfg_noc";

   assigned-clocks = <&gcc 128>,
       <&gcc 131>;
   assigned-clock-rates = <200000000>,
            <24000000>;

   interrupts-extended = <&intc 0 395 4>,
           <&intc 0 397 4>,
           <&intc 0 387 4>,
           <&intc 0 388 4>;
   interrupt-names = "pwr_event",
       "qusb2_phy",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   resets = <&gcc 298>;
   qcom,select-utmi-as-pipe-clk;
   status = "disabled";

   dwc_1: usb@1e00000 {
    compatible = "snps,dwc3";
    reg = <0 0x01e00000 0 0xe000>;
    clocks = <&gcc 131>;
    clock-names = "ref";
    interrupts = <0 396 4>;
    phys = <&qusb_phy_1>;
    phy-names = "usb2-phy";
    tx-fifo-resize;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
   };
  };

  qusb_phy_0: phy@7b000 {
   compatible = "qcom,ipq5424-qusb2-phy";
   reg = <0 0x0007b000 0 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 52>,
    <&xo_board>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 40>;
   status = "disabled";
  };

  ssphy_0: phy@7d000 {
   compatible = "qcom,ipq5424-qmp-usb3-phy";
   reg = <0 0x0007d000 0 0xa00>;
   #phy-cells = <0>;

   clocks = <&gcc 45>,
     <&xo_board>,
     <&gcc 52>,
     <&gcc 51>;
   clock-names = "aux",
          "ref",
          "cfg_ahb",
          "pipe";

   resets = <&gcc 41>,
     <&gcc 42>;
   reset-names = "phy",
          "phy_phy";

   #clock-cells = <0>;
   clock-output-names = "usb0_pipe_clk";

   status = "disabled";
  };

  usb3: usb3@8a00000 {
   compatible = "qcom,ipq5424-dwc3", "qcom,dwc3";
   reg = <0 0x08af8800 0 0x400>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 46>,
     <&gcc 53>,
     <&gcc 49>,
     <&gcc 52>,
     <&gcc 109>;

   clock-names = "core",
          "sleep",
          "mock_utmi",
          "iface",
          "cfg_noc";

   assigned-clocks = <&gcc 46>,
       <&gcc 49>;
   assigned-clock-rates = <200000000>,
            <24000000>;

   interrupts-extended = <&intc 0 412 4>,
           <&intc 0 414 4>,
           <&intc 0 423 4>,
           <&intc 0 424 4>;
   interrupt-names = "pwr_event",
       "qusb2_phy",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   resets = <&gcc 39>;
   status = "disabled";

   dwc_0: usb@8a00000 {
    compatible = "snps,dwc3";
    reg = <0 0x08a00000 0 0xcd00>;
    clocks = <&gcc 49>;
    clock-names = "ref";
    interrupts = <0 409 4>;
    phys = <&qusb_phy_0>, <&ssphy_0>;
    phy-names = "usb2-phy", "usb3-phy";
    tx-fifo-resize;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
   };
  };

  timer@f420000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0 0xf420000 0 0x1000>;
   ranges = <0 0 0 0x10000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@f421000 {
    reg = <0xf421000 0x1000>,
          <0xf422000 0x1000>;
    interrupts = <0 8 4>,
          <0 6 4>;
    frame-number = <0>;
   };

   frame@f423000 {
    reg = <0xf423000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@f425000 {
    reg = <0xf425000 0x1000>,
          <0xf426000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@f427000 {
    reg = <0xf427000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@f429000 {
    reg = <0xf429000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@f42b000 {
    reg = <0xf42b000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@f42d000 {
    reg = <0xf42d000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  pcie3: pcie@40000000 {
   compatible = "qcom,pcie-ipq5424", "qcom,pcie-ipq9574";
   reg = <0x0 0x40000000 0x0 0xf1c>,
         <0x0 0x40000f20 0x0 0xa8>,
         <0x0 0x40001000 0x0 0x1000>,
         <0x0 0x000f8000 0x0 0x3000>,
         <0x0 0x40100000 0x0 0x1000>,
         <0x0 0x000fe000 0x0 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <3>;
   num-lanes = <2>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x00100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x0fd00000>;

   msi-map = <0x0 &intc 0x0 0x1000>;

   interrupts = <0 470 4>,
         <0 471 4>,
         <0 472 4>,
         <0 473 4>,
         <0 474 4>,
         <0 475 4>,
         <0 476 4>,
         <0 477 4>,
         <0 478 4>;

   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0x0 0x0 0x0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 479 4>,
     <0 0 0 2 &intc 0 480 4>,
     <0 0 0 3 &intc 0 481 4>,
     <0 0 0 4 &intc 0 482 4>;

   clocks = <&gcc 14>,
     <&gcc 26>,
     <&gcc 25>,
     <&gcc 143>,
     <&gcc 43>,
     <&gcc 39>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   assigned-clocks = <&gcc 143>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 191>,
     <&gcc 287>,
     <&gcc 288>,
     <&gcc 189>,
     <&gcc 290>,
     <&gcc 188>,
     <&gcc 192>,
     <&gcc 187>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie3_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 12 &gcc 13>,
     <&gcc 14 &gcc 15>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie2: pcie@50000000 {
   compatible = "qcom,pcie-ipq5424", "qcom,pcie-ipq9574";
   reg = <0x0 0x50000000 0x0 0xf1c>,
         <0x0 0x50000f20 0x0 0xa8>,
         <0x0 0x50001000 0x0 0x1000>,
         <0x0 0x000f0000 0x0 0x3000>,
         <0x0 0x50100000 0x0 0x1000>,
         <0x0 0x000f6000 0x0 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <2>;
   num-lanes = <2>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x0 0x50200000 0x0 0x00100000>,
     <0x02000000 0x0 0x50300000 0x0 0x50300000 0x0 0x0fd00000>;

   msi-map = <0x0 &intc 0x0 0x1000>;

   interrupts = <0 455 4>,
         <0 456 4>,
         <0 457 4>,
         <0 458 4>,
         <0 459 4>,
         <0 460 4>,
         <0 461 4>,
         <0 462 4>,
         <0 463 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0x0 0x0 0x0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 464 4>,
     <0 0 0 2 &intc 0 465 4>,
     <0 0 0 3 &intc 0 466 4>,
     <0 0 0 4 &intc 0 467 4>;

   clocks = <&gcc 12>,
     <&gcc 23>,
     <&gcc 22>,
     <&gcc 141>,
     <&gcc 42>,
     <&gcc 38>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   assigned-clocks = <&gcc 141>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 185>,
     <&gcc 279>,
     <&gcc 280>,
     <&gcc 183>,
     <&gcc 282>,
     <&gcc 182>,
     <&gcc 186>,
     <&gcc 181>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie2_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 8 &gcc 9>,
     <&gcc 10 &gcc 11>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie1: pcie@60000000 {
   compatible = "qcom,pcie-ipq5424", "qcom,pcie-ipq9574";
   reg = <0x0 0x60000000 0x0 0xf1c>,
         <0x0 0x60000f20 0x0 0xa8>,
         <0x0 0x60001000 0x0 0x1000>,
         <0x0 0x00088000 0x0 0x3000>,
         <0x0 0x60100000 0x0 0x1000>,
         <0x0 0x0008e000 0x0 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <1>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x00100000>,
     <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x0fd00000>;

   msi-map = <0x0 &intc 0x0 0x1000>;

   interrupts = <0 440 4>,
         <0 441 4>,
         <0 442 4>,
         <0 443 4>,
         <0 444 4>,
         <0 445 4>,
         <0 446 4>,
         <0 447 4>,
         <0 448 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0x0 0x0 0x0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 449 4>,
     <0 0 0 2 &intc 0 450 4>,
     <0 0 0 3 &intc 0 451 4>,
     <0 0 0 4 &intc 0 452 4>;

   clocks = <&gcc 10>,
     <&gcc 20>,
     <&gcc 19>,
     <&gcc 139>,
     <&gcc 41>,
     <&gcc 37>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   assigned-clocks = <&gcc 139>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 179>,
     <&gcc 271>,
     <&gcc 272>,
     <&gcc 177>,
     <&gcc 274>,
     <&gcc 176>,
     <&gcc 180>,
     <&gcc 175>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie1_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 4 &gcc 5>,
     <&gcc 6 &gcc 7>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie0: pcie@70000000 {
   compatible = "qcom,pcie-ipq5424", "qcom,pcie-ipq9574";
   reg = <0x0 0x70000000 0x0 0xf1c>,
         <0x0 0x70000f20 0x0 0xa8>,
         <0x0 0x70001000 0x0 0x1000>,
         <0x0 0x00080000 0x0 0x3000>,
         <0x0 0x70100000 0x0 0x1000>,
         <0x0 0x00086000 0x0 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <0>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x00000000 0x0 0x70200000 0x0 0x00100000>,
     <0x02000000 0x0 0x70300000 0x0 0x70300000 0x0 0x0fd00000>;

   msi-map = <0x0 &intc 0x0 0x1000>;

   interrupts = <0 425 4>,
         <0 426 4>,
         <0 427 4>,
         <0 428 4>,
         <0 429 4>,
         <0 430 4>,
         <0 431 4>,
         <0 432 4>,
         <0 433 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0x0 0x0 0x0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 434 4>,
     <0 0 0 2 &intc 0 435 4>,
     <0 0 0 3 &intc 0 436 4>,
     <0 0 0 4 &intc 0 437 4>;

   clocks = <&gcc 8>,
     <&gcc 17>,
     <&gcc 16>,
     <&gcc 137>,
     <&gcc 40>,
     <&gcc 36>;
   clock-names = "axi_m",
          "axi_s",
          "axi_bridge",
          "rchng",
          "ahb",
          "aux";

   assigned-clocks = <&gcc 137>;
   assigned-clock-rates = <100000000>;

   resets = <&gcc 173>,
     <&gcc 263>,
     <&gcc 264>,
     <&gcc 171>,
     <&gcc 266>,
     <&gcc 170>,
     <&gcc 174>,
     <&gcc 169>;
   reset-names = "pipe",
          "sticky",
          "axi_s_sticky",
          "axi_s",
          "axi_m_sticky",
          "axi_m",
          "aux",
          "ahb";

   phys = <&pcie0_phy>;
   phy-names = "pciephy";
   interconnects = <&gcc 0 &gcc 1>,
     <&gcc 2 &gcc 3>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <100>;
   thermal-sensors = <&tsens 14>;

   trips {
    cpu-critical {
     temperature = <120000>;
     hysteresis = <9000>;
     type = "critical";
    };

    cpu-passive {
     temperature = <110000>;
     hysteresis = <9000>;
     type = "passive";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <100>;
   thermal-sensors = <&tsens 12>;

   trips {
    cpu-critical {
     temperature = <120000>;
     hysteresis = <9000>;
     type = "critical";
    };

    cpu-passive {
     temperature = <110000>;
     hysteresis = <9000>;
     type = "passive";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <100>;
   thermal-sensors = <&tsens 11>;

   trips {
    cpu-critical {
     temperature = <120000>;
     hysteresis = <9000>;
     type = "critical";
    };

    cpu-passive {
     temperature = <110000>;
     hysteresis = <9000>;
     type = "passive";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <100>;
   thermal-sensors = <&tsens 13>;

   trips {
    cpu-critical {
     temperature = <120000>;
     hysteresis = <9000>;
     type = "critical";
    };

    cpu-passive {
     temperature = <110000>;
     hysteresis = <9000>;
     type = "passive";
    };
   };
  };

  wcss-tile2-thermal {
   thermal-sensors = <&tsens 9>;

   trips {
    wcss-tile2-critical {
     temperature = <125000>;
     hysteresis = <9000>;
     type = "critical";
    };
   };
  };

  wcss-tile3-thermal {
   thermal-sensors = <&tsens 10>;

   trips {
    wcss-tile3-critical {
     temperature = <125000>;
     hysteresis = <9000>;
     type = "critical";
    };
   };
  };

  top-glue-thermal {
   thermal-sensors = <&tsens 15>;

   trips {
    top-glue-critical {
     temperature = <125000>;
     hysteresis = <9000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>,
        <1 12 8>;
 };
};
# 13 "arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ5424 RDP466";
 compatible = "qcom,ipq5424-rdp466", "qcom,ipq5424";

 aliases {
  serial0 = &uart1;
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-0 = <&gpio_keys_default>;
  pinctrl-names = "default";

  button-wps {
   label = "wps";
   linux,code = <0x211>;
   gpios = <&tlmm 19 1>;
   debounce-interval = <60>;
  };
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-0 = <&gpio_leds_default>;
  pinctrl-names = "default";

  led-0 {
   color = <2>;
   function = "wlan";
   gpios = <&tlmm 42 0>;
   linux,default-trigger = "phy0tx";
   default-state = "off";
  };
 };

 vreg_misc_3p3: regulator-usb-3p3 {
  compatible = "regulator-fixed";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
  regulator-name = "usb_hs_vdda_3p3";
 };

 vreg_misc_1p8: regulator-usb-1p8 {
  compatible = "regulator-fixed";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-boot-on;
  regulator-always-on;
  regulator-name = "vdda_1p8_usb";
 };

 vreg_misc_0p925: regulator-usb-0p925 {
  compatible = "regulator-fixed";
  regulator-min-microvolt = <925000>;
  regulator-max-microvolt = <925000>;
  regulator-boot-on;
  regulator-always-on;
  regulator-name = "vdd_core_usb";
 };
};

&dwc_0 {
 dr_mode = "host";
};

&dwc_1 {
 dr_mode = "host";
};

&pcie2 {
 pinctrl-0 = <&pcie2_default_state>;
 pinctrl-names = "default";

 perst-gpios = <&tlmm 31 1>;

 status = "okay";
};

&pcie2_phy {
 status = "okay";
};

&pcie3 {
 pinctrl-0 = <&pcie3_default_state>;
 pinctrl-names = "default";

 perst-gpios = <&tlmm 34 1>;

 status = "okay";
};

&pcie3_phy {
 status = "okay";
};

&qusb_phy_0 {
 vdd-supply = <&vreg_misc_0p925>;
 vdda-pll-supply = <&vreg_misc_1p8>;
 vdda-phy-dpdm-supply = <&vreg_misc_3p3>;

 status = "okay";
};

&qusb_phy_1 {
 vdd-supply = <&vreg_misc_0p925>;
 vdda-pll-supply = <&vreg_misc_1p8>;
 vdda-phy-dpdm-supply = <&vreg_misc_3p3>;

 status = "okay";
};

&sdhc {
 pinctrl-0 = <&sdc_default_state>;
 pinctrl-names = "default";

 status = "okay";
};

&sleep_clk {
 clock-frequency = <32000>;
};

&spi0 {
 pinctrl-0 = <&spi0_default_state>;
 pinctrl-names = "default";
 status = "okay";

 flash@0 {
  compatible = "micron,n25q128a11", "jedec,spi-nor";
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <50000000>;
 };
};

&ssphy_0 {
 vdda-pll-supply = <&vreg_misc_1p8>;
 vdda-phy-supply = <&vreg_misc_0p925>;

 status = "okay";
};

&tlmm {
 gpio_keys_default: gpio-keys-default-state {
  pins = "gpio19";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };

 gpio_leds_default: gpio-leds-default-state {
  pins = "gpio42";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-down;
 };

 spi0_default_state: spi0-default-state {
  clk-pins {
   pins = "gpio6";
   function = "spi0_clk";
   drive-strength = <8>;
   bias-pull-down;
  };

  cs-pins {
   pins = "gpio7";
   function = "spi0_cs";
   drive-strength = <8>;
   bias-pull-up;
  };

  miso-pins {
   pins = "gpio8";
   function = "spi0_miso";
   drive-strength = <8>;
   bias-pull-down;
  };

  mosi-pins {
   pins = "gpio9";
   function = "spi0_mosi";
   drive-strength = <8>;
   bias-pull-down;
  };
 };

 sdc_default_state: sdc-default-state {
  clk-pins {
   pins = "gpio5";
   function = "sdc_clk";
   drive-strength = <8>;
   bias-disable;
  };

  cmd-pins {
   pins = "gpio4";
   function = "sdc_cmd";
   drive-strength = <8>;
   bias-pull-up;
  };

  data-pins {
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
   function = "sdc_data";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 pcie2_default_state: pcie2-default-state {
  pins = "gpio31";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };

 pcie3_default_state: pcie3-default-state {
  pins = "gpio34";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };
};

&uart1 {
 pinctrl-0 = <&uart1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&usb2 {
 status = "okay";
};

&usb3 {
 status = "okay";
};

&xo_board {
 clock-frequency = <24000000>;
};
