{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 16:56:51 2023 " "Info: Processing started: Wed Nov 22 16:56:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|reset_Register " "Warning: Node \"fsm:TOFSM\|reset_Register\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|outFinal " "Warning: Node \"fsm:TOFSM\|outFinal\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nextState.s5_147 " "Warning: Node \"fsm:TOFSM\|nextState.s5_147\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|en_Subtractor " "Warning: Node \"fsm:TOFSM\|en_Subtractor\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|en_Register " "Warning: Node \"fsm:TOFSM\|en_Register\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nextState.s2_183 " "Warning: Node \"fsm:TOFSM\|nextState.s2_183\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nextState.s1_195 " "Warning: Node \"fsm:TOFSM\|nextState.s1_195\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|statusCount " "Warning: Node \"fsm:TOFSM\|statusCount\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nextState.s4_159 " "Warning: Node \"fsm:TOFSM\|nextState.s4_159\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeTan " "Info: Assuming node \"modeTan\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|Selector9~0 " "Info: Detected gated clock \"fsm:TOFSM\|Selector9~0\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|Selector9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s0 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s0\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fsm:TOFSM\|outFinal register regis:blokOutSin\|outputRegister\[18\]~_Duplicate_1 67.63 MHz 14.786 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.63 MHz between source register \"fsm:TOFSM\|outFinal\" and destination register \"regis:blokOutSin\|outputRegister\[18\]~_Duplicate_1\" (period= 14.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.806 ns + Longest register register " "Info: + Longest register to register delay is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:TOFSM\|outFinal 1 REG LCCOMB_X23_Y11_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; REG Node = 'fsm:TOFSM\|outFinal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|outFinal } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns regis:blokOutCos\|process_0~0 2 COMB LCCOMB_X23_Y11_N2 128 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 128; COMB Node = 'regis:blokOutCos\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { fsm:TOFSM|outFinal regis:blokOutCos|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(1.119 ns) 2.806 ns regis:blokOutSin\|outputRegister\[18\]~_Duplicate_1 3 REG DSPMULT_X20_Y9_N0 27 " "Info: 3: + IC(1.198 ns) + CELL(1.119 ns) = 2.806 ns; Loc. = DSPMULT_X20_Y9_N0; Fanout = 27; REG Node = 'regis:blokOutSin\|outputRegister\[18\]~_Duplicate_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { regis:blokOutCos|process_0~0 regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 46.22 % ) " "Info: Total cell delay = 1.297 ns ( 46.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 53.78 % ) " "Info: Total interconnect delay = 1.509 ns ( 53.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { fsm:TOFSM|outFinal regis:blokOutCos|process_0~0 regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { fsm:TOFSM|outFinal {} regis:blokOutCos|process_0~0 {} regis:blokOutSin|outputRegister[18]~_Duplicate_1 {} } { 0.000ns 0.311ns 1.198ns } { 0.000ns 0.178ns 1.119ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.533 ns - Smallest " "Info: - Smallest clock skew is -4.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.796 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 520 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 520; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.872 ns) 2.796 ns regis:blokOutSin\|outputRegister\[18\]~_Duplicate_1 3 REG DSPMULT_X20_Y9_N0 27 " "Info: 3: + IC(0.730 ns) + CELL(0.872 ns) = 2.796 ns; Loc. = DSPMULT_X20_Y9_N0; Fanout = 27; REG Node = 'regis:blokOutSin\|outputRegister\[18\]~_Duplicate_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clk~clkctrl regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 69.31 % ) " "Info: Total cell delay = 1.938 ns ( 69.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.858 ns ( 30.69 % ) " "Info: Total interconnect delay = 0.858 ns ( 30.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk clk~clkctrl regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~combout {} clk~clkctrl {} regis:blokOutSin|outputRegister[18]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.128ns 0.730ns } { 0.000ns 1.066ns 0.000ns 0.872ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.329 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.879 ns) 3.507 ns fsm:TOFSM\|currentState.s0 2 REG LCFF_X23_Y11_N21 3 " "Info: 2: + IC(1.562 ns) + CELL(0.879 ns) = 3.507 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 3; REG Node = 'fsm:TOFSM\|currentState.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { clk fsm:TOFSM|currentState.s0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 4.441 ns fsm:TOFSM\|Selector9~0 3 COMB LCCOMB_X23_Y11_N16 1 " "Info: 3: + IC(0.389 ns) + CELL(0.545 ns) = 4.441 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'fsm:TOFSM\|Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.000 ns) 5.917 ns fsm:TOFSM\|Selector9~0clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.476 ns) + CELL(0.000 ns) = 5.917 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'fsm:TOFSM\|Selector9~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.178 ns) 7.329 ns fsm:TOFSM\|outFinal 5 REG LCCOMB_X23_Y11_N30 2 " "Info: 5: + IC(1.234 ns) + CELL(0.178 ns) = 7.329 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; REG Node = 'fsm:TOFSM\|outFinal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|outFinal } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.668 ns ( 36.40 % ) " "Info: Total cell delay = 2.668 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 63.60 % ) " "Info: Total interconnect delay = 4.661 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|outFinal } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.329 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|outFinal {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.234ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk clk~clkctrl regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~combout {} clk~clkctrl {} regis:blokOutSin|outputRegister[18]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.128ns 0.730ns } { 0.000ns 1.066ns 0.000ns 0.872ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|outFinal } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.329 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|outFinal {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.234ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.054 ns + " "Info: + Micro setup delay of destination is 0.054 ns" {  } { { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 17 -1 0 } } { "regis.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/regis.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { fsm:TOFSM|outFinal regis:blokOutCos|process_0~0 regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { fsm:TOFSM|outFinal {} regis:blokOutCos|process_0~0 {} regis:blokOutSin|outputRegister[18]~_Duplicate_1 {} } { 0.000ns 0.311ns 1.198ns } { 0.000ns 0.178ns 1.119ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { clk clk~clkctrl regis:blokOutSin|outputRegister[18]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { clk {} clk~combout {} clk~clkctrl {} regis:blokOutSin|outputRegister[18]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.128ns 0.730ns } { 0.000ns 1.066ns 0.000ns 0.872ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|outFinal } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.329 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|outFinal {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.234ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeCos register register angkaTemp\[49\] angka\[19\]\$latch 405.02 MHz Internal " "Info: Clock \"modeCos\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[49\]\" and destination register \"angka\[19\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.489 ns + Longest register register " "Info: + Longest register to register delay is 0.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[49\] 1 REG LCCOMB_X17_Y13_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 1; REG Node = 'angkaTemp\[49\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[49] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns angka\[19\]\$latch 2 REG LCCOMB_X17_Y13_N24 1 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; REG Node = 'angka\[19\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { angkaTemp[49] angka[19]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.40 % ) " "Info: Total cell delay = 0.178 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 63.60 % ) " "Info: Total interconnect delay = 0.311 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { angkaTemp[49] angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.489 ns" { angkaTemp[49] {} angka[19]$latch {} } { 0.000ns 0.311ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.141 ns - Smallest " "Info: - Smallest clock skew is 0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 4.380 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 4.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.177 ns) 1.927 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(0.836 ns) + CELL(0.177 ns) = 1.927 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.788 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.322 ns) 4.380 ns angka\[19\]\$latch 4 REG LCCOMB_X17_Y13_N24 1 " "Info: 4: + IC(1.270 ns) + CELL(0.322 ns) = 4.380 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; REG Node = 'angka\[19\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.413 ns ( 32.26 % ) " "Info: Total cell delay = 1.413 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.967 ns ( 67.74 % ) " "Info: Total interconnect delay = 2.967 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.836ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 4.239 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeCos 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.177 ns) 1.927 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(0.836 ns) + CELL(0.177 ns) = 1.927 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.788 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.178 ns) 4.239 ns angkaTemp\[49\] 4 REG LCCOMB_X17_Y13_N26 1 " "Info: 4: + IC(1.273 ns) + CELL(0.178 ns) = 4.239 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 1; REG Node = 'angkaTemp\[49\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 29.94 % ) " "Info: Total cell delay = 1.269 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.970 ns ( 70.06 % ) " "Info: Total interconnect delay = 2.970 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[49] {} } { 0.000ns 0.000ns 0.836ns 0.861ns 1.273ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.836ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[49] {} } { 0.000ns 0.000ns 0.836ns 0.861ns 1.273ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.191 ns + " "Info: + Micro setup delay of destination is 1.191 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { angkaTemp[49] angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.489 ns" { angkaTemp[49] {} angka[19]$latch {} } { 0.000ns 0.311ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.380 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.380 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.836ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[49] {} } { 0.000ns 0.000ns 0.836ns 0.861ns 1.273ns } { 0.000ns 0.914ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[19]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeSin register register angkaTemp\[49\] angka\[19\]\$latch 405.02 MHz Internal " "Info: Clock \"modeSin\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[49\]\" and destination register \"angka\[19\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.489 ns + Longest register register " "Info: + Longest register to register delay is 0.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[49\] 1 REG LCCOMB_X17_Y13_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 1; REG Node = 'angkaTemp\[49\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[49] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns angka\[19\]\$latch 2 REG LCCOMB_X17_Y13_N24 1 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; REG Node = 'angka\[19\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { angkaTemp[49] angka[19]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.40 % ) " "Info: Total cell delay = 0.178 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 63.60 % ) " "Info: Total interconnect delay = 0.311 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { angkaTemp[49] angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.489 ns" { angkaTemp[49] {} angka[19]$latch {} } { 0.000ns 0.311ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.141 ns - Smallest " "Info: - Smallest clock skew is 0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 4.566 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 4.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_135 35 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 35; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.322 ns) 2.113 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(0.877 ns) + CELL(0.322 ns) = 2.113 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.974 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.322 ns) 4.566 ns angka\[19\]\$latch 4 REG LCCOMB_X17_Y13_N24 1 " "Info: 4: + IC(1.270 ns) + CELL(0.322 ns) = 4.566 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; REG Node = 'angka\[19\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 34.12 % ) " "Info: Total cell delay = 1.558 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 65.88 % ) " "Info: Total interconnect delay = 3.008 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 4.425 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_135 35 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 35; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.322 ns) 2.113 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(0.877 ns) + CELL(0.322 ns) = 2.113 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.974 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.178 ns) 4.425 ns angkaTemp\[49\] 4 REG LCCOMB_X17_Y13_N26 1 " "Info: 4: + IC(1.273 ns) + CELL(0.178 ns) = 4.425 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 1; REG Node = 'angkaTemp\[49\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 31.95 % ) " "Info: Total cell delay = 1.414 ns ( 31.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.011 ns ( 68.05 % ) " "Info: Total interconnect delay = 3.011 ns ( 68.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[49] {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.273ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[49] {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.273ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.191 ns + " "Info: + Micro setup delay of destination is 1.191 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { angkaTemp[49] angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.489 ns" { angkaTemp[49] {} angka[19]$latch {} } { 0.000ns 0.311ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[49] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[49] {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.273ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[19]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fsm:TOFSM\|currentState.s3 fsm:TOFSM\|nextState.s5_147 clk 3.245 ns " "Info: Found hold time violation between source  pin or register \"fsm:TOFSM\|currentState.s3\" and destination pin or register \"fsm:TOFSM\|nextState.s5_147\" for clock \"clk\" (Hold time is 3.245 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.718 ns + Largest " "Info: + Largest clock skew is 4.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.330 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.879 ns) 3.507 ns fsm:TOFSM\|currentState.s0 2 REG LCFF_X23_Y11_N21 3 " "Info: 2: + IC(1.562 ns) + CELL(0.879 ns) = 3.507 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 3; REG Node = 'fsm:TOFSM\|currentState.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { clk fsm:TOFSM|currentState.s0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 4.441 ns fsm:TOFSM\|Selector9~0 3 COMB LCCOMB_X23_Y11_N16 1 " "Info: 3: + IC(0.389 ns) + CELL(0.545 ns) = 4.441 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'fsm:TOFSM\|Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.000 ns) 5.917 ns fsm:TOFSM\|Selector9~0clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.476 ns) + CELL(0.000 ns) = 5.917 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'fsm:TOFSM\|Selector9~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.178 ns) 7.330 ns fsm:TOFSM\|nextState.s5_147 5 REG LCCOMB_X23_Y11_N26 1 " "Info: 5: + IC(1.235 ns) + CELL(0.178 ns) = 7.330 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; REG Node = 'fsm:TOFSM\|nextState.s5_147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.668 ns ( 36.40 % ) " "Info: Total cell delay = 2.668 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.662 ns ( 63.60 % ) " "Info: Total interconnect delay = 4.662 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.330 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|nextState.s5_147 {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.235ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.612 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 520 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 520; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.602 ns) 2.612 ns fsm:TOFSM\|currentState.s3 3 REG LCFF_X23_Y11_N11 4 " "Info: 3: + IC(0.816 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 4; REG Node = 'fsm:TOFSM\|currentState.s3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { clk~clkctrl fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.86 % ) " "Info: Total cell delay = 1.668 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.944 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} fsm:TOFSM|currentState.s3 {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.330 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|nextState.s5_147 {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.235ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} fsm:TOFSM|currentState.s3 {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.196 ns - Shortest register register " "Info: - Shortest register to register delay is 1.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:TOFSM\|currentState.s3 1 REG LCFF_X23_Y11_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 4; REG Node = 'fsm:TOFSM\|currentState.s3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.178 ns) 0.571 ns fsm:TOFSM\|Selector0~0 2 COMB LCCOMB_X23_Y11_N14 1 " "Info: 2: + IC(0.393 ns) + CELL(0.178 ns) = 0.571 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 1; COMB Node = 'fsm:TOFSM\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { fsm:TOFSM|currentState.s3 fsm:TOFSM|Selector0~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.319 ns) 1.196 ns fsm:TOFSM\|nextState.s5_147 3 REG LCCOMB_X23_Y11_N26 1 " "Info: 3: + IC(0.306 ns) + CELL(0.319 ns) = 1.196 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; REG Node = 'fsm:TOFSM\|nextState.s5_147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { fsm:TOFSM|Selector0~0 fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.497 ns ( 41.56 % ) " "Info: Total cell delay = 0.497 ns ( 41.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.699 ns ( 58.44 % ) " "Info: Total interconnect delay = 0.699 ns ( 58.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { fsm:TOFSM|currentState.s3 fsm:TOFSM|Selector0~0 fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.196 ns" { fsm:TOFSM|currentState.s3 {} fsm:TOFSM|Selector0~0 {} fsm:TOFSM|nextState.s5_147 {} } { 0.000ns 0.393ns 0.306ns } { 0.000ns 0.178ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.330 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|nextState.s5_147 {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.235ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk clk~clkctrl fsm:TOFSM|currentState.s3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk {} clk~combout {} clk~clkctrl {} fsm:TOFSM|currentState.s3 {} } { 0.000ns 0.000ns 0.128ns 0.816ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { fsm:TOFSM|currentState.s3 fsm:TOFSM|Selector0~0 fsm:TOFSM|nextState.s5_147 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.196 ns" { fsm:TOFSM|currentState.s3 {} fsm:TOFSM|Selector0~0 {} fsm:TOFSM|nextState.s5_147 {} } { 0.000ns 0.393ns 0.306ns } { 0.000ns 0.178ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "subtractor:blokSubtractor\|y_outTemp\[32\] Sudut\[0\] clk 13.978 ns register " "Info: tsu for register \"subtractor:blokSubtractor\|y_outTemp\[32\]\" (data pin = \"Sudut\[0\]\", clock pin = \"clk\") is 13.978 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.641 ns + Longest pin register " "Info: + Longest pin to register delay is 16.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns Sudut\[0\] 1 PIN PIN_164 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'Sudut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.998 ns) + CELL(0.495 ns) 7.416 ns comparator:blokKomparator\|LessThan0~1 2 COMB LCCOMB_X25_Y13_N0 1 " "Info: 2: + IC(5.998 ns) + CELL(0.495 ns) = 7.416 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { Sudut[0] comparator:blokKomparator|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.496 ns comparator:blokKomparator\|LessThan0~3 3 COMB LCCOMB_X25_Y13_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.496 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.576 ns comparator:blokKomparator\|LessThan0~5 4 COMB LCCOMB_X25_Y13_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.576 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.656 ns comparator:blokKomparator\|LessThan0~7 5 COMB LCCOMB_X25_Y13_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.656 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.736 ns comparator:blokKomparator\|LessThan0~9 6 COMB LCCOMB_X25_Y13_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 7.736 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.816 ns comparator:blokKomparator\|LessThan0~11 7 COMB LCCOMB_X25_Y13_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 7.816 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.896 ns comparator:blokKomparator\|LessThan0~13 8 COMB LCCOMB_X25_Y13_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 7.896 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.070 ns comparator:blokKomparator\|LessThan0~15 9 COMB LCCOMB_X25_Y13_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 8.070 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.150 ns comparator:blokKomparator\|LessThan0~17 10 COMB LCCOMB_X25_Y13_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.150 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.230 ns comparator:blokKomparator\|LessThan0~19 11 COMB LCCOMB_X25_Y13_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.230 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.310 ns comparator:blokKomparator\|LessThan0~21 12 COMB LCCOMB_X25_Y13_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.310 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.390 ns comparator:blokKomparator\|LessThan0~23 13 COMB LCCOMB_X25_Y13_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.390 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.470 ns comparator:blokKomparator\|LessThan0~25 14 COMB LCCOMB_X25_Y13_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.470 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.550 ns comparator:blokKomparator\|LessThan0~27 15 COMB LCCOMB_X25_Y13_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.550 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.630 ns comparator:blokKomparator\|LessThan0~29 16 COMB LCCOMB_X25_Y13_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 8.630 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 8.791 ns comparator:blokKomparator\|LessThan0~31 17 COMB LCCOMB_X25_Y13_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 8.791 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.871 ns comparator:blokKomparator\|LessThan0~33 18 COMB LCCOMB_X25_Y12_N0 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.871 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.951 ns comparator:blokKomparator\|LessThan0~35 19 COMB LCCOMB_X25_Y12_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.951 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.031 ns comparator:blokKomparator\|LessThan0~37 20 COMB LCCOMB_X25_Y12_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.031 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.111 ns comparator:blokKomparator\|LessThan0~39 21 COMB LCCOMB_X25_Y12_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.111 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.191 ns comparator:blokKomparator\|LessThan0~41 22 COMB LCCOMB_X25_Y12_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.191 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.271 ns comparator:blokKomparator\|LessThan0~43 23 COMB LCCOMB_X25_Y12_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.271 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.351 ns comparator:blokKomparator\|LessThan0~45 24 COMB LCCOMB_X25_Y12_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.351 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.525 ns comparator:blokKomparator\|LessThan0~47 25 COMB LCCOMB_X25_Y12_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 9.525 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.605 ns comparator:blokKomparator\|LessThan0~49 26 COMB LCCOMB_X25_Y12_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.605 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.685 ns comparator:blokKomparator\|LessThan0~51 27 COMB LCCOMB_X25_Y12_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.685 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.765 ns comparator:blokKomparator\|LessThan0~53 28 COMB LCCOMB_X25_Y12_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 9.765 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.845 ns comparator:blokKomparator\|LessThan0~55 29 COMB LCCOMB_X25_Y12_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 9.845 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.925 ns comparator:blokKomparator\|LessThan0~57 30 COMB LCCOMB_X25_Y12_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 9.925 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.005 ns comparator:blokKomparator\|LessThan0~59 31 COMB LCCOMB_X25_Y12_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.005 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.085 ns comparator:blokKomparator\|LessThan0~61 32 COMB LCCOMB_X25_Y12_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 10.085 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.543 ns comparator:blokKomparator\|LessThan0~62 33 COMB LCCOMB_X25_Y12_N30 100 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 10.543 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 100; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.178 ns) 11.979 ns subtractor:blokSubtractor\|Add1~7 34 COMB LCCOMB_X21_Y10_N14 2 " "Info: 34: + IC(1.258 ns) + CELL(0.178 ns) = 11.979 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|Add1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.517 ns) 13.737 ns subtractor:blokSubtractor\|y_outTemp\[6\]~47 35 COMB LCCOMB_X22_Y15_N28 2 " "Info: 35: + IC(1.241 ns) + CELL(0.517 ns) = 13.737 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[6\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { subtractor:blokSubtractor|Add1~7 subtractor:blokSubtractor|y_outTemp[6]~47 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 13.898 ns subtractor:blokSubtractor\|y_outTemp\[7\]~49 36 COMB LCCOMB_X22_Y15_N30 2 " "Info: 36: + IC(0.000 ns) + CELL(0.161 ns) = 13.898 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[7\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { subtractor:blokSubtractor|y_outTemp[6]~47 subtractor:blokSubtractor|y_outTemp[7]~49 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.978 ns subtractor:blokSubtractor\|y_outTemp\[8\]~51 37 COMB LCCOMB_X22_Y14_N0 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 13.978 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[8\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[7]~49 subtractor:blokSubtractor|y_outTemp[8]~51 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.058 ns subtractor:blokSubtractor\|y_outTemp\[9\]~53 38 COMB LCCOMB_X22_Y14_N2 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 14.058 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[9\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[8]~51 subtractor:blokSubtractor|y_outTemp[9]~53 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.138 ns subtractor:blokSubtractor\|y_outTemp\[10\]~55 39 COMB LCCOMB_X22_Y14_N4 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 14.138 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[10\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[9]~53 subtractor:blokSubtractor|y_outTemp[10]~55 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.218 ns subtractor:blokSubtractor\|y_outTemp\[11\]~57 40 COMB LCCOMB_X22_Y14_N6 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 14.218 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[11\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[10]~55 subtractor:blokSubtractor|y_outTemp[11]~57 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.298 ns subtractor:blokSubtractor\|y_outTemp\[12\]~59 41 COMB LCCOMB_X22_Y14_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 14.298 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[12\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[11]~57 subtractor:blokSubtractor|y_outTemp[12]~59 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.378 ns subtractor:blokSubtractor\|y_outTemp\[13\]~61 42 COMB LCCOMB_X22_Y14_N10 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 14.378 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[13\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[12]~59 subtractor:blokSubtractor|y_outTemp[13]~61 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.458 ns subtractor:blokSubtractor\|y_outTemp\[14\]~63 43 COMB LCCOMB_X22_Y14_N12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 14.458 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[14\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[13]~61 subtractor:blokSubtractor|y_outTemp[14]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 14.632 ns subtractor:blokSubtractor\|y_outTemp\[15\]~65 44 COMB LCCOMB_X22_Y14_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.174 ns) = 14.632 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[15\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { subtractor:blokSubtractor|y_outTemp[14]~63 subtractor:blokSubtractor|y_outTemp[15]~65 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.712 ns subtractor:blokSubtractor\|y_outTemp\[16\]~67 45 COMB LCCOMB_X22_Y14_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 14.712 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[16\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[15]~65 subtractor:blokSubtractor|y_outTemp[16]~67 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.792 ns subtractor:blokSubtractor\|y_outTemp\[17\]~69 46 COMB LCCOMB_X22_Y14_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 14.792 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[17\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[16]~67 subtractor:blokSubtractor|y_outTemp[17]~69 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.872 ns subtractor:blokSubtractor\|y_outTemp\[18\]~71 47 COMB LCCOMB_X22_Y14_N20 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 14.872 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[18\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[17]~69 subtractor:blokSubtractor|y_outTemp[18]~71 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.952 ns subtractor:blokSubtractor\|y_outTemp\[19\]~73 48 COMB LCCOMB_X22_Y14_N22 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 14.952 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[19\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[18]~71 subtractor:blokSubtractor|y_outTemp[19]~73 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.032 ns subtractor:blokSubtractor\|y_outTemp\[20\]~75 49 COMB LCCOMB_X22_Y14_N24 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 15.032 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[20\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[19]~73 subtractor:blokSubtractor|y_outTemp[20]~75 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.112 ns subtractor:blokSubtractor\|y_outTemp\[21\]~77 50 COMB LCCOMB_X22_Y14_N26 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 15.112 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[21\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[20]~75 subtractor:blokSubtractor|y_outTemp[21]~77 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.192 ns subtractor:blokSubtractor\|y_outTemp\[22\]~79 51 COMB LCCOMB_X22_Y14_N28 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 15.192 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[22\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[21]~77 subtractor:blokSubtractor|y_outTemp[22]~79 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 15.353 ns subtractor:blokSubtractor\|y_outTemp\[23\]~81 52 COMB LCCOMB_X22_Y14_N30 2 " "Info: 52: + IC(0.000 ns) + CELL(0.161 ns) = 15.353 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[23\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { subtractor:blokSubtractor|y_outTemp[22]~79 subtractor:blokSubtractor|y_outTemp[23]~81 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.433 ns subtractor:blokSubtractor\|y_outTemp\[24\]~83 53 COMB LCCOMB_X22_Y13_N0 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 15.433 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[24\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[23]~81 subtractor:blokSubtractor|y_outTemp[24]~83 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.513 ns subtractor:blokSubtractor\|y_outTemp\[25\]~85 54 COMB LCCOMB_X22_Y13_N2 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 15.513 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[25\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[24]~83 subtractor:blokSubtractor|y_outTemp[25]~85 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.593 ns subtractor:blokSubtractor\|y_outTemp\[26\]~87 55 COMB LCCOMB_X22_Y13_N4 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 15.593 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[26\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[25]~85 subtractor:blokSubtractor|y_outTemp[26]~87 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.673 ns subtractor:blokSubtractor\|y_outTemp\[27\]~89 56 COMB LCCOMB_X22_Y13_N6 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 15.673 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[27\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[26]~87 subtractor:blokSubtractor|y_outTemp[27]~89 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.753 ns subtractor:blokSubtractor\|y_outTemp\[28\]~91 57 COMB LCCOMB_X22_Y13_N8 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 15.753 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[28\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[27]~89 subtractor:blokSubtractor|y_outTemp[28]~91 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.833 ns subtractor:blokSubtractor\|y_outTemp\[29\]~93 58 COMB LCCOMB_X22_Y13_N10 2 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 15.833 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[29\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[28]~91 subtractor:blokSubtractor|y_outTemp[29]~93 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.913 ns subtractor:blokSubtractor\|y_outTemp\[30\]~95 59 COMB LCCOMB_X22_Y13_N12 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 15.913 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[30\]~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|y_outTemp[29]~93 subtractor:blokSubtractor|y_outTemp[30]~95 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 16.087 ns subtractor:blokSubtractor\|y_outTemp\[31\]~97 60 COMB LCCOMB_X22_Y13_N14 1 " "Info: 60: + IC(0.000 ns) + CELL(0.174 ns) = 16.087 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[31\]~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { subtractor:blokSubtractor|y_outTemp[30]~95 subtractor:blokSubtractor|y_outTemp[31]~97 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.545 ns subtractor:blokSubtractor\|y_outTemp\[32\]~98 61 COMB LCCOMB_X22_Y13_N16 1 " "Info: 61: + IC(0.000 ns) + CELL(0.458 ns) = 16.545 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { subtractor:blokSubtractor|y_outTemp[31]~97 subtractor:blokSubtractor|y_outTemp[32]~98 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 16.641 ns subtractor:blokSubtractor\|y_outTemp\[32\] 62 REG LCFF_X22_Y13_N17 1 " "Info: 62: + IC(0.000 ns) + CELL(0.096 ns) = 16.641 ns; Loc. = LCFF_X22_Y13_N17; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { subtractor:blokSubtractor|y_outTemp[32]~98 subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.144 ns ( 48.94 % ) " "Info: Total cell delay = 8.144 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.497 ns ( 51.06 % ) " "Info: Total interconnect delay = 8.497 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.641 ns" { Sudut[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|Add1~7 subtractor:blokSubtractor|y_outTemp[6]~47 subtractor:blokSubtractor|y_outTemp[7]~49 subtractor:blokSubtractor|y_outTemp[8]~51 subtractor:blokSubtractor|y_outTemp[9]~53 subtractor:blokSubtractor|y_outTemp[10]~55 subtractor:blokSubtractor|y_outTemp[11]~57 subtractor:blokSubtractor|y_outTemp[12]~59 subtractor:blokSubtractor|y_outTemp[13]~61 subtractor:blokSubtractor|y_outTemp[14]~63 subtractor:blokSubtractor|y_outTemp[15]~65 subtractor:blokSubtractor|y_outTemp[16]~67 subtractor:blokSubtractor|y_outTemp[17]~69 subtractor:blokSubtractor|y_outTemp[18]~71 subtractor:blokSubtractor|y_outTemp[19]~73 subtractor:blokSubtractor|y_outTemp[20]~75 subtractor:blokSubtractor|y_outTemp[21]~77 subtractor:blokSubtractor|y_outTemp[22]~79 subtractor:blokSubtractor|y_outTemp[23]~81 subtractor:blokSubtractor|y_outTemp[24]~83 subtractor:blokSubtractor|y_outTemp[25]~85 subtractor:blokSubtractor|y_outTemp[26]~87 subtractor:blokSubtractor|y_outTemp[27]~89 subtractor:blokSubtractor|y_outTemp[28]~91 subtractor:blokSubtractor|y_outTemp[29]~93 subtractor:blokSubtractor|y_outTemp[30]~95 subtractor:blokSubtractor|y_outTemp[31]~97 subtractor:blokSubtractor|y_outTemp[32]~98 subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.641 ns" { Sudut[0] {} Sudut[0]~combout {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|Add1~7 {} subtractor:blokSubtractor|y_outTemp[6]~47 {} subtractor:blokSubtractor|y_outTemp[7]~49 {} subtractor:blokSubtractor|y_outTemp[8]~51 {} subtractor:blokSubtractor|y_outTemp[9]~53 {} subtractor:blokSubtractor|y_outTemp[10]~55 {} subtractor:blokSubtractor|y_outTemp[11]~57 {} subtractor:blokSubtractor|y_outTemp[12]~59 {} subtractor:blokSubtractor|y_outTemp[13]~61 {} subtractor:blokSubtractor|y_outTemp[14]~63 {} subtractor:blokSubtractor|y_outTemp[15]~65 {} subtractor:blokSubtractor|y_outTemp[16]~67 {} subtractor:blokSubtractor|y_outTemp[17]~69 {} subtractor:blokSubtractor|y_outTemp[18]~71 {} subtractor:blokSubtractor|y_outTemp[19]~73 {} subtractor:blokSubtractor|y_outTemp[20]~75 {} subtractor:blokSubtractor|y_outTemp[21]~77 {} subtractor:blokSubtractor|y_outTemp[22]~79 {} subtractor:blokSubtractor|y_outTemp[23]~81 {} subtractor:blokSubtractor|y_outTemp[24]~83 {} subtractor:blokSubtractor|y_outTemp[25]~85 {} subtractor:blokSubtractor|y_outTemp[26]~87 {} subtractor:blokSubtractor|y_outTemp[27]~89 {} subtractor:blokSubtractor|y_outTemp[28]~91 {} subtractor:blokSubtractor|y_outTemp[29]~93 {} subtractor:blokSubtractor|y_outTemp[30]~95 {} subtractor:blokSubtractor|y_outTemp[31]~97 {} subtractor:blokSubtractor|y_outTemp[32]~98 {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 5.998ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.258ns 1.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.923ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.625 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 520 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 520; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 2.625 ns subtractor:blokSubtractor\|y_outTemp\[32\] 3 REG LCFF_X22_Y13_N17 1 " "Info: 3: + IC(0.829 ns) + CELL(0.602 ns) = 2.625 ns; Loc. = LCFF_X22_Y13_N17; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { clk~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/subtractor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.54 % ) " "Info: Total cell delay = 1.668 ns ( 63.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 36.46 % ) " "Info: Total interconnect delay = 0.957 ns ( 36.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 0.128ns 0.829ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.641 ns" { Sudut[0] comparator:blokKomparator|LessThan0~1 comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|Add1~7 subtractor:blokSubtractor|y_outTemp[6]~47 subtractor:blokSubtractor|y_outTemp[7]~49 subtractor:blokSubtractor|y_outTemp[8]~51 subtractor:blokSubtractor|y_outTemp[9]~53 subtractor:blokSubtractor|y_outTemp[10]~55 subtractor:blokSubtractor|y_outTemp[11]~57 subtractor:blokSubtractor|y_outTemp[12]~59 subtractor:blokSubtractor|y_outTemp[13]~61 subtractor:blokSubtractor|y_outTemp[14]~63 subtractor:blokSubtractor|y_outTemp[15]~65 subtractor:blokSubtractor|y_outTemp[16]~67 subtractor:blokSubtractor|y_outTemp[17]~69 subtractor:blokSubtractor|y_outTemp[18]~71 subtractor:blokSubtractor|y_outTemp[19]~73 subtractor:blokSubtractor|y_outTemp[20]~75 subtractor:blokSubtractor|y_outTemp[21]~77 subtractor:blokSubtractor|y_outTemp[22]~79 subtractor:blokSubtractor|y_outTemp[23]~81 subtractor:blokSubtractor|y_outTemp[24]~83 subtractor:blokSubtractor|y_outTemp[25]~85 subtractor:blokSubtractor|y_outTemp[26]~87 subtractor:blokSubtractor|y_outTemp[27]~89 subtractor:blokSubtractor|y_outTemp[28]~91 subtractor:blokSubtractor|y_outTemp[29]~93 subtractor:blokSubtractor|y_outTemp[30]~95 subtractor:blokSubtractor|y_outTemp[31]~97 subtractor:blokSubtractor|y_outTemp[32]~98 subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.641 ns" { Sudut[0] {} Sudut[0]~combout {} comparator:blokKomparator|LessThan0~1 {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|Add1~7 {} subtractor:blokSubtractor|y_outTemp[6]~47 {} subtractor:blokSubtractor|y_outTemp[7]~49 {} subtractor:blokSubtractor|y_outTemp[8]~51 {} subtractor:blokSubtractor|y_outTemp[9]~53 {} subtractor:blokSubtractor|y_outTemp[10]~55 {} subtractor:blokSubtractor|y_outTemp[11]~57 {} subtractor:blokSubtractor|y_outTemp[12]~59 {} subtractor:blokSubtractor|y_outTemp[13]~61 {} subtractor:blokSubtractor|y_outTemp[14]~63 {} subtractor:blokSubtractor|y_outTemp[15]~65 {} subtractor:blokSubtractor|y_outTemp[16]~67 {} subtractor:blokSubtractor|y_outTemp[17]~69 {} subtractor:blokSubtractor|y_outTemp[18]~71 {} subtractor:blokSubtractor|y_outTemp[19]~73 {} subtractor:blokSubtractor|y_outTemp[20]~75 {} subtractor:blokSubtractor|y_outTemp[21]~77 {} subtractor:blokSubtractor|y_outTemp[22]~79 {} subtractor:blokSubtractor|y_outTemp[23]~81 {} subtractor:blokSubtractor|y_outTemp[24]~83 {} subtractor:blokSubtractor|y_outTemp[25]~85 {} subtractor:blokSubtractor|y_outTemp[26]~87 {} subtractor:blokSubtractor|y_outTemp[27]~89 {} subtractor:blokSubtractor|y_outTemp[28]~91 {} subtractor:blokSubtractor|y_outTemp[29]~93 {} subtractor:blokSubtractor|y_outTemp[30]~95 {} subtractor:blokSubtractor|y_outTemp[31]~97 {} subtractor:blokSubtractor|y_outTemp[32]~98 {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 5.998ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.258ns 1.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.923ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 0.128ns 0.829ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeSin angka\[19\] angka\[19\]\$latch 9.825 ns register " "Info: tco from clock \"modeSin\" to destination pin \"angka\[19\]\" through register \"angka\[19\]\$latch\" is 9.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 4.566 ns + Longest register " "Info: + Longest clock path from clock \"modeSin\" to source register is 4.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_135 35 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 35; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.322 ns) 2.113 ns angka\[31\]~0 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(0.877 ns) + CELL(0.322 ns) = 2.113 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.974 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.322 ns) 4.566 ns angka\[19\]\$latch 4 REG LCCOMB_X17_Y13_N24 1 " "Info: 4: + IC(1.270 ns) + CELL(0.322 ns) = 4.566 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; REG Node = 'angka\[19\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 34.12 % ) " "Info: Total cell delay = 1.558 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 65.88 % ) " "Info: Total interconnect delay = 3.008 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.259 ns + Longest register pin " "Info: + Longest register to pin delay is 5.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[19\]\$latch 1 REG LCCOMB_X17_Y13_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 1; REG Node = 'angka\[19\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[19]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(3.066 ns) 5.259 ns angka\[19\] 2 PIN PIN_69 0 " "Info: 2: + IC(2.193 ns) + CELL(3.066 ns) = 5.259 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'angka\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { angka[19]$latch angka[19] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 58.30 % ) " "Info: Total cell delay = 3.066 ns ( 58.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.193 ns ( 41.70 % ) " "Info: Total interconnect delay = 2.193 ns ( 41.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { angka[19]$latch angka[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.259 ns" { angka[19]$latch {} angka[19] {} } { 0.000ns 2.193ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[19]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.566 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[19]$latch {} } { 0.000ns 0.000ns 0.877ns 0.861ns 1.270ns } { 0.000ns 0.914ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { angka[19]$latch angka[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.259 ns" { angka[19]$latch {} angka[19] {} } { 0.000ns 2.193ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsm:TOFSM\|nextState.s2_183 Sudut\[21\] clk 1.154 ns register " "Info: th for register \"fsm:TOFSM\|nextState.s2_183\" (data pin = \"Sudut\[21\]\", clock pin = \"clk\") is 1.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.281 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.879 ns) 3.507 ns fsm:TOFSM\|currentState.s0 2 REG LCFF_X23_Y11_N21 3 " "Info: 2: + IC(1.562 ns) + CELL(0.879 ns) = 3.507 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 3; REG Node = 'fsm:TOFSM\|currentState.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { clk fsm:TOFSM|currentState.s0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 4.441 ns fsm:TOFSM\|Selector9~0 3 COMB LCCOMB_X23_Y11_N16 1 " "Info: 3: + IC(0.389 ns) + CELL(0.545 ns) = 4.441 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'fsm:TOFSM\|Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.000 ns) 5.917 ns fsm:TOFSM\|Selector9~0clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.476 ns) + CELL(0.000 ns) = 5.917 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'fsm:TOFSM\|Selector9~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.178 ns) 7.281 ns fsm:TOFSM\|nextState.s2_183 5 REG LCCOMB_X21_Y9_N10 1 " "Info: 5: + IC(1.186 ns) + CELL(0.178 ns) = 7.281 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; REG Node = 'fsm:TOFSM\|nextState.s2_183'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s2_183 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.668 ns ( 36.64 % ) " "Info: Total cell delay = 2.668 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.613 ns ( 63.36 % ) " "Info: Total interconnect delay = 4.613 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.281 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s2_183 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.281 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|nextState.s2_183 {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.186ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.127 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[21\] 1 PIN PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; PIN Node = 'Sudut\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.517 ns) 2.792 ns comparator:blokKomparator\|LessThan0~43 2 COMB LCCOMB_X25_Y12_N10 1 " "Info: 2: + IC(1.199 ns) + CELL(0.517 ns) = 2.792 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.872 ns comparator:blokKomparator\|LessThan0~45 3 COMB LCCOMB_X25_Y12_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.872 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.046 ns comparator:blokKomparator\|LessThan0~47 4 COMB LCCOMB_X25_Y12_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 3.046 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.126 ns comparator:blokKomparator\|LessThan0~49 5 COMB LCCOMB_X25_Y12_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.126 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.206 ns comparator:blokKomparator\|LessThan0~51 6 COMB LCCOMB_X25_Y12_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.206 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.286 ns comparator:blokKomparator\|LessThan0~53 7 COMB LCCOMB_X25_Y12_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.286 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.366 ns comparator:blokKomparator\|LessThan0~55 8 COMB LCCOMB_X25_Y12_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.366 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.446 ns comparator:blokKomparator\|LessThan0~57 9 COMB LCCOMB_X25_Y12_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.446 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.526 ns comparator:blokKomparator\|LessThan0~59 10 COMB LCCOMB_X25_Y12_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.526 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.606 ns comparator:blokKomparator\|LessThan0~61 11 COMB LCCOMB_X25_Y12_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.606 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.064 ns comparator:blokKomparator\|LessThan0~62 12 COMB LCCOMB_X25_Y12_N30 100 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.064 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 100; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.177 ns) 5.515 ns fsm:TOFSM\|Selector5~0 13 COMB LCCOMB_X21_Y9_N8 1 " "Info: 13: + IC(1.274 ns) + CELL(0.177 ns) = 5.515 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'fsm:TOFSM\|Selector5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { comparator:blokKomparator|LessThan0~62 fsm:TOFSM|Selector5~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.319 ns) 6.127 ns fsm:TOFSM\|nextState.s2_183 14 REG LCCOMB_X21_Y9_N10 1 " "Info: 14: + IC(0.293 ns) + CELL(0.319 ns) = 6.127 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; REG Node = 'fsm:TOFSM\|nextState.s2_183'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { fsm:TOFSM|Selector5~0 fsm:TOFSM|nextState.s2_183 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SisDigGemink/tubesTopLevel/fsm.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.361 ns ( 54.86 % ) " "Info: Total cell delay = 3.361 ns ( 54.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.766 ns ( 45.14 % ) " "Info: Total interconnect delay = 2.766 ns ( 45.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 fsm:TOFSM|Selector5~0 fsm:TOFSM|nextState.s2_183 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { Sudut[21] {} Sudut[21]~combout {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} fsm:TOFSM|Selector5~0 {} fsm:TOFSM|nextState.s2_183 {} } { 0.000ns 0.000ns 1.199ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.274ns 0.293ns } { 0.000ns 1.076ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.281 ns" { clk fsm:TOFSM|currentState.s0 fsm:TOFSM|Selector9~0 fsm:TOFSM|Selector9~0clkctrl fsm:TOFSM|nextState.s2_183 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.281 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s0 {} fsm:TOFSM|Selector9~0 {} fsm:TOFSM|Selector9~0clkctrl {} fsm:TOFSM|nextState.s2_183 {} } { 0.000ns 0.000ns 1.562ns 0.389ns 1.476ns 1.186ns } { 0.000ns 1.066ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { Sudut[21] comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 fsm:TOFSM|Selector5~0 fsm:TOFSM|nextState.s2_183 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { Sudut[21] {} Sudut[21]~combout {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} fsm:TOFSM|Selector5~0 {} fsm:TOFSM|nextState.s2_183 {} } { 0.000ns 0.000ns 1.199ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.274ns 0.293ns } { 0.000ns 1.076ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 77 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 16:56:52 2023 " "Info: Processing ended: Wed Nov 22 16:56:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
