#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x123654060 .scope module, "branch" "branch" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "pc";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 1 "branch_ctrl";
    .port_info 4 /INPUT 32 "result";
    .port_info 5 /INPUT 6 "opcode";
    .port_info 6 /INPUT 16 "imm";
    .port_info 7 /INPUT 5 "reg0";
    .port_info 8 /OUTPUT 8 "new_pc";
o0x1280384c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x12366cb90_0 .net "address", 7 0, o0x1280384c0;  0 drivers
o0x1280384f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12366cc20_0 .net "branch_ctrl", 0 0, o0x1280384f0;  0 drivers
o0x128038100 .functor BUFZ 1, C4<z>; HiZ drive
v0x12366ccb0_0 .net "clk", 0 0, o0x128038100;  0 drivers
o0x128038520 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x12366cd40_0 .net "imm", 15 0, o0x128038520;  0 drivers
v0x12366cdd0_0 .var "new_pc", 7 0;
o0x128038580 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x12366ceb0_0 .net "opcode", 5 0, o0x128038580;  0 drivers
o0x1280385b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x12366cf60_0 .net "pc", 7 0, o0x1280385b0;  0 drivers
v0x12366d010_0 .net "read_data1", 31 0, L_0x123678ca0;  1 drivers
v0x12366d0b0_0 .net "read_data2", 31 0, L_0x123678e30;  1 drivers
o0x1280381c0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12366d1e0_0 .net "reg0", 4 0, o0x1280381c0;  0 drivers
o0x1280385e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12366d270_0 .net "result", 31 0, o0x1280385e0;  0 drivers
o0x128038250 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12366d300_0 .net "write_data", 31 0, o0x128038250;  0 drivers
o0x1280382b0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12366d3b0_0 .net "write_reg", 4 0, o0x1280382b0;  0 drivers
S_0x12364c180 .scope begin, "loop1" "loop1" 2 32, 2 32 0, S_0x123654060;
 .timescale 0 0;
S_0x12364be60 .scope begin, "loop10" "loop10" 2 75, 2 75 0, S_0x12364c180;
 .timescale 0 0;
S_0x12361d3c0 .scope begin, "loop11" "loop11" 2 78, 2 78 0, S_0x12364c180;
 .timescale 0 0;
S_0x12363abd0 .scope begin, "loop13" "loop13" 2 67, 2 67 0, S_0x12364c180;
 .timescale 0 0;
S_0x123654c70 .scope begin, "loop14" "loop14" 2 70, 2 70 0, S_0x12364c180;
 .timescale 0 0;
S_0x1236456d0 .scope begin, "loop2" "loop2" 2 35, 2 35 0, S_0x12364c180;
 .timescale 0 0;
S_0x123646300 .scope begin, "loop3" "loop3" 2 38, 2 38 0, S_0x12364c180;
 .timescale 0 0;
S_0x123629d30 .scope begin, "loop4" "loop4" 2 43, 2 43 0, S_0x12364c180;
 .timescale 0 0;
S_0x12362a960 .scope begin, "loop5" "loop5" 2 46, 2 46 0, S_0x12364c180;
 .timescale 0 0;
S_0x1236548f0 .scope begin, "loop6" "loop6" 2 51, 2 51 0, S_0x12364c180;
 .timescale 0 0;
S_0x12362a5e0 .scope begin, "loop7" "loop7" 2 54, 2 54 0, S_0x12364c180;
 .timescale 0 0;
S_0x12365a880 .scope begin, "loop8" "loop8" 2 59, 2 59 0, S_0x12364c180;
 .timescale 0 0;
S_0x1236531b0 .scope begin, "loop9" "loop9" 2 62, 2 62 0, S_0x12364c180;
 .timescale 0 0;
S_0x123650160 .scope begin, "loop12" "loop12" 2 95, 2 95 0, S_0x123654060;
 .timescale 0 0;
S_0x123622030 .scope module, "reg_veda" "register_veda" 2 17, 3 2 0, S_0x123654060;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "mode";
    .port_info 9 /INPUT 1 "reset";
L_0x123678ca0 .functor BUFZ 32, L_0x123678a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123678e30 .functor BUFZ 32, L_0x123678d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12364b8a0_0 .net *"_ivl_0", 31 0, L_0x123678a80;  1 drivers
L_0x1280705f8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x12366bff0_0 .net *"_ivl_10", 6 0, L_0x1280705f8;  1 drivers
v0x12366c0a0_0 .net *"_ivl_2", 6 0, L_0x123678b40;  1 drivers
L_0x128070010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12366c160_0 .net *"_ivl_5", 1 0, L_0x128070010;  1 drivers
v0x12366c210_0 .net *"_ivl_8", 31 0, L_0x123678d90;  1 drivers
v0x12366c300_0 .net "clock", 0 0, o0x128038100;  alias, 0 drivers
v0x12366c3a0 .array "mem", 0 31, 31 0;
L_0x1280700e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12366c440_0 .net "mode", 0 0, L_0x1280700e8;  1 drivers
v0x12366c4e0_0 .net "read_data1", 31 0, L_0x123678ca0;  alias, 1 drivers
v0x12366c5f0_0 .net "read_data2", 31 0, L_0x123678e30;  alias, 1 drivers
v0x12366c6a0_0 .net "read_reg_num1", 4 0, o0x1280381c0;  alias, 0 drivers
L_0x128070058 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12366c750_0 .net "read_reg_num2", 4 0, L_0x128070058;  1 drivers
L_0x128070130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12366c800_0 .net "reset", 0 0, L_0x128070130;  1 drivers
v0x12366c8a0_0 .net "write_data", 31 0, o0x128038250;  alias, 0 drivers
L_0x1280700a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12366c950_0 .net "write_enable", 0 0, L_0x1280700a0;  1 drivers
v0x12366c9f0_0 .net "write_reg", 4 0, o0x1280382b0;  alias, 0 drivers
E_0x12365b330 .event posedge, v0x12366c300_0;
L_0x123678a80 .array/port v0x12366c3a0, L_0x123678b40;
L_0x123678b40 .concat [ 5 2 0 0], o0x1280381c0, L_0x128070010;
L_0x123678d90 .array/port v0x12366c3a0, L_0x1280705f8;
S_0x1236080a0 .scope begin, "loop1" "loop1" 3 57, 3 57 0, S_0x123622030;
 .timescale 0 0;
S_0x12364c4c0 .scope module, "instruction_vega_testbench" "instruction_vega_testbench" 4 1;
 .timescale 0 0;
v0x1236788d0_0 .var "clk", 0 0;
v0x123678960_0 .var "reset", 0 0;
S_0x12366d530 .scope module, "cse1" "cse_bubble" 4 5, 5 1 0, S_0x12364c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x123677dd0_0 .net "aluctrl", 2 0, v0x12366e240_0;  1 drivers
v0x123677e60_0 .net "brnch_ctrl", 0 0, v0x12366e300_0;  1 drivers
v0x123677f00_0 .net "clk", 0 0, v0x1236788d0_0;  1 drivers
v0x123678010_0 .net "imm_ctrl", 0 0, v0x12366e3a0_0;  1 drivers
v0x1236780a0_0 .net "instruction", 31 0, v0x123677a30_0;  1 drivers
v0x123678170_0 .net "lw_ctrl", 0 0, v0x12366e430_0;  1 drivers
v0x123678240_0 .var "new_pc", 7 0;
v0x1236782d0_0 .var "program_counter", 7 0;
v0x123678360_0 .net "read_data1", 31 0, L_0x12367ac90;  1 drivers
v0x123678470_0 .net "read_data2", 31 0, L_0x12367ade0;  1 drivers
v0x123678500_0 .net "regwrite_ctrl", 0 0, v0x12366e5c0_0;  1 drivers
v0x123678590_0 .net "reset", 0 0, v0x123678960_0;  1 drivers
v0x123678620_0 .net "result", 31 0, v0x123671d50_0;  1 drivers
v0x1236786b0_0 .net "sw_ctrl", 0 0, v0x12366e660_0;  1 drivers
o0x128039d80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123678780_0 .net "write_data", 31 0, o0x128039d80;  0 drivers
o0x128039de0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x123678810_0 .net "write_reg", 4 0, o0x128039de0;  0 drivers
E_0x12366d6f0 .event edge, v0x123673080_0;
L_0x123679010 .part v0x123677a30_0, 26, 6;
L_0x123679850 .part v0x123677a30_0, 21, 5;
L_0x12367a7b0 .part v0x123677a30_0, 16, 5;
L_0x12367a8d0 .part v0x123677a30_0, 11, 5;
L_0x12367a970 .part v0x123677a30_0, 0, 16;
L_0x12367ae90 .part v0x123677a30_0, 21, 5;
S_0x12366d740 .scope module, "cntrl" "control" 5 43, 6 1 0, S_0x12366d530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 3 "alu_control";
    .port_info 2 /OUTPUT 1 "regwrite_ctrl";
    .port_info 3 /OUTPUT 1 "brnch_ctrl";
    .port_info 4 /OUTPUT 1 "imm_ctrl";
    .port_info 5 /OUTPUT 1 "lw_ctrl";
    .port_info 6 /OUTPUT 1 "sw_ctrl";
P_0x123809e00 .param/l "Add" 0 6 11, C4<000000>;
P_0x123809e40 .param/l "And" 0 6 17, C4<000110>;
P_0x123809e80 .param/l "OR" 0 6 18, C4<000111>;
P_0x123809ec0 .param/l "addi" 0 6 15, C4<000100>;
P_0x123809f00 .param/l "addiu" 0 6 16, C4<000101>;
P_0x123809f40 .param/l "addu" 0 6 13, C4<000010>;
P_0x123809f80 .param/l "andi" 0 6 19, C4<001000>;
P_0x123809fc0 .param/l "beq" 0 6 25, C4<001110>;
P_0x12380a000 .param/l "bgt" 0 6 27, C4<010000>;
P_0x12380a040 .param/l "bgte" 0 6 28, C4<010001>;
P_0x12380a080 .param/l "ble" 0 6 29, C4<010010>;
P_0x12380a0c0 .param/l "bleq" 0 6 30, C4<010011>;
P_0x12380a100 .param/l "bne" 0 6 26, C4<001111>;
P_0x12380a140 .param/l "j" 0 6 31, C4<010100>;
P_0x12380a180 .param/l "jal" 0 6 33, C4<010110>;
P_0x12380a1c0 .param/l "jr" 0 6 32, C4<010101>;
P_0x12380a200 .param/l "lw" 0 6 23, C4<001100>;
P_0x12380a240 .param/l "ori" 0 6 20, C4<001001>;
P_0x12380a280 .param/l "sll" 0 6 21, C4<001010>;
P_0x12380a2c0 .param/l "slt" 0 6 34, C4<010111>;
P_0x12380a300 .param/l "slti" 0 6 35, C4<011000>;
P_0x12380a340 .param/l "srl" 0 6 22, C4<001011>;
P_0x12380a380 .param/l "sub" 0 6 12, C4<000001>;
P_0x12380a3c0 .param/l "subu" 0 6 14, C4<000011>;
P_0x12380a400 .param/l "sw" 0 6 24, C4<001101>;
v0x12366e240_0 .var "alu_control", 2 0;
v0x12366e300_0 .var "brnch_ctrl", 0 0;
v0x12366e3a0_0 .var "imm_ctrl", 0 0;
v0x12366e430_0 .var "lw_ctrl", 0 0;
v0x12366e4d0_0 .net "opcode", 5 0, L_0x123679010;  1 drivers
v0x12366e5c0_0 .var "regwrite_ctrl", 0 0;
v0x12366e660_0 .var "sw_ctrl", 0 0;
E_0x12366e1f0 .event edge, v0x12366e4d0_0;
S_0x12366e7b0 .scope module, "dp1" "datapath" 5 48, 7 2 0, S_0x12366d530;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 3 "alu_control";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "mode";
    .port_info 8 /INPUT 16 "immediate";
    .port_info 9 /INPUT 1 "imm_ctrl";
    .port_info 10 /INPUT 1 "lw_ctrl";
    .port_info 11 /INPUT 1 "sw_ctrl";
    .port_info 12 /OUTPUT 32 "result";
L_0x1236711e0 .functor BUFZ 5, v0x1236742e0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1236739d0_0 .net "alu_control", 2 0, v0x12366e240_0;  alias, 1 drivers
v0x123673a60_0 .net "clock", 0 0, v0x1236788d0_0;  alias, 1 drivers
v0x123673af0_0 .net "imm_ctrl", 0 0, v0x12366e3a0_0;  alias, 1 drivers
v0x123673b80_0 .net "immediate", 15 0, L_0x12367a970;  1 drivers
v0x123673c10_0 .net "lw_ctrl", 0 0, v0x12366e430_0;  alias, 1 drivers
L_0x128070448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123673ce0_0 .net "mode", 0 0, L_0x128070448;  1 drivers
v0x123673d70_0 .var "rdata1", 31 0;
v0x123673e00_0 .var "rdata2", 31 0;
v0x123673e90_0 .net "read_data1", 31 0, L_0x1236793d0;  1 drivers
v0x123673fd0_0 .net "read_data12", 31 0, v0x123673d70_0;  1 drivers
v0x123674060_0 .net "read_data2", 31 0, L_0x123679680;  1 drivers
v0x1236740f0_0 .net "read_data22", 31 0, v0x123673e00_0;  1 drivers
v0x123674180_0 .net "read_reg_num1", 4 0, L_0x123679850;  1 drivers
v0x123674230_0 .net "read_reg_num2", 4 0, L_0x12367a7b0;  1 drivers
v0x1236742e0_0 .var "reg_write", 4 0;
v0x123674380_0 .net "reset", 0 0, v0x123678960_0;  alias, 1 drivers
v0x123674430_0 .net "result", 31 0, v0x123671d50_0;  alias, 1 drivers
v0x123674600_0 .net "sw_ctrl", 0 0, v0x12366e660_0;  alias, 1 drivers
v0x123674690_0 .net "write_enable", 0 0, v0x12366e5c0_0;  alias, 1 drivers
v0x123674720_0 .net "write_reg", 4 0, L_0x12367a8d0;  1 drivers
v0x1236747b0_0 .net "write_reg1", 4 0, L_0x1236711e0;  1 drivers
E_0x12366e100/0 .event edge, v0x1236732d0_0, v0x123673370_0, v0x123674720_0, v0x12366e3a0_0;
E_0x12366e100/1 .event edge, v0x123673b80_0, v0x12366e430_0, v0x123673420_0, v0x12366e660_0;
E_0x12366e100/2 .event edge, v0x1236734d0_0;
E_0x12366e100 .event/or E_0x12366e100/0, E_0x12366e100/1, E_0x12366e100/2;
S_0x12366eb70 .scope module, "alu_module" "alu" 7 70, 8 70 0, S_0x12366e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
v0x123671830_0 .net "adder_out", 31 0, L_0x123679990;  1 drivers
v0x1236718e0_0 .net "alu_ctrl", 2 0, v0x12366e240_0;  alias, 1 drivers
v0x123671990_0 .net "and_out", 31 0, L_0x123679bb0;  1 drivers
v0x123671a60_0 .net "op1", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x123671bf0_0 .net "op2", 31 0, v0x123673e00_0;  alias, 1 drivers
v0x123671cc0_0 .net "or_out", 31 0, L_0x123679c20;  1 drivers
v0x123671d50_0 .var "result", 31 0;
v0x123671de0_0 .net "shift_left_out", 31 0, L_0x12367a230;  1 drivers
v0x123671e70_0 .net "shift_right_out", 31 0, L_0x12367a3f0;  1 drivers
v0x123671f80_0 .net "slt_out", 31 0, L_0x123671af0;  1 drivers
v0x123672010_0 .net "slte_out", 31 0, L_0x123679d70;  1 drivers
v0x1236720a0_0 .net "sub_out", 31 0, L_0x123679ad0;  1 drivers
E_0x12366edb0/0 .event edge, v0x12366e240_0, v0x12366f1e0_0, v0x123671730_0, v0x12366f680_0;
E_0x12366edb0/1 .event edge, v0x12366fb70_0, v0x123671260_0, v0x123670b50_0, v0x12366ffb0_0;
E_0x12366edb0/2 .event edge, v0x1236704c0_0;
E_0x12366edb0 .event/or E_0x12366edb0/0, E_0x12366edb0/1, E_0x12366edb0/2;
L_0x12367a310 .part v0x123673e00_0, 0, 5;
L_0x12367a4d0 .part v0x123673e00_0, 0, 5;
S_0x12366ee30 .scope module, "adder_inst" "adder" 8 88, 8 2 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x12366f070_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x12366f130_0 .net "b", 31 0, v0x123673e00_0;  alias, 1 drivers
v0x12366f1e0_0 .net "result", 31 0, L_0x123679990;  alias, 1 drivers
L_0x123679990 .arith/sum 32, v0x123673d70_0, v0x123673e00_0;
S_0x12366f2f0 .scope module, "and_inst" "and_gate" 8 103, 8 21 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_0x123679bb0 .functor AND 32, v0x123673d70_0, v0x123673e00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x12366f510_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x12366f5d0_0 .net "b", 31 0, v0x123673e00_0;  alias, 1 drivers
v0x12366f680_0 .net "result", 31 0, L_0x123679bb0;  alias, 1 drivers
S_0x12366f780 .scope module, "or_inst" "or_gate" 8 110, 8 29 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_0x123679c20 .functor OR 32, v0x123673d70_0, v0x123673e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12366f9b0_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x12366fa90_0 .net "b", 31 0, v0x123673e00_0;  alias, 1 drivers
v0x12366fb70_0 .net "result", 31 0, L_0x123679c20;  alias, 1 drivers
S_0x12366fc40 .scope module, "shift_left_inst" "shift_left" 8 131, 8 53 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x12366fe50_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x12366ff00_0 .net "b", 4 0, L_0x12367a310;  1 drivers
v0x12366ffb0_0 .net "result", 31 0, L_0x12367a230;  alias, 1 drivers
L_0x12367a230 .shift/l 32, v0x123673d70_0, L_0x12367a310;
S_0x1236700c0 .scope module, "shift_right_inst" "shift_right" 8 138, 8 62 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x123670310_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x123670420_0 .net "b", 4 0, L_0x12367a4d0;  1 drivers
v0x1236704c0_0 .net "result", 31 0, L_0x12367a3f0;  alias, 1 drivers
L_0x12367a3f0 .shift/r 32, v0x123673d70_0, L_0x12367a4d0;
S_0x1236705a0 .scope module, "slt_inst" "slt" 8 124, 8 45 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x1236707b0_0 .net *"_ivl_0", 0 0, L_0x123679f10;  1 drivers
L_0x1280703b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123670860_0 .net/2s *"_ivl_2", 31 0, L_0x1280703b8;  1 drivers
L_0x128070400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123670910_0 .net/2s *"_ivl_4", 31 0, L_0x128070400;  1 drivers
v0x1236709d0_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x123670a70_0 .net "b", 31 0, v0x123673e00_0;  alias, 1 drivers
v0x123670b50_0 .net "result", 31 0, L_0x123671af0;  alias, 1 drivers
L_0x123679f10 .cmp/gt 32, v0x123673e00_0, v0x123673d70_0;
L_0x123671af0 .functor MUXZ 32, L_0x128070400, L_0x1280703b8, L_0x123679f10, C4<>;
S_0x123670c30 .scope module, "slte_inst" "slte" 8 117, 8 37 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x123670e40_0 .net *"_ivl_0", 0 0, L_0x123679cd0;  1 drivers
L_0x128070328 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x123670ef0_0 .net/2s *"_ivl_2", 31 0, L_0x128070328;  1 drivers
L_0x128070370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123670fa0_0 .net/2s *"_ivl_4", 31 0, L_0x128070370;  1 drivers
v0x123671060_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x123671100_0 .net "b", 31 0, v0x123673e00_0;  alias, 1 drivers
v0x123671260_0 .net "result", 31 0, L_0x123679d70;  alias, 1 drivers
L_0x123679cd0 .cmp/ge 32, v0x123673e00_0, v0x123673d70_0;
L_0x123679d70 .functor MUXZ 32, L_0x128070370, L_0x128070328, L_0x123679cd0, C4<>;
S_0x123671340 .scope module, "sub_inst" "subtractor" 8 95, 8 11 0, S_0x12366eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 32 "result";
v0x123671560_0 .net "a", 31 0, v0x123673d70_0;  alias, 1 drivers
v0x1236715f0_0 .net "b", 31 0, v0x123673e00_0;  alias, 1 drivers
L_0x1280702e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x123671680_0 .net "c_in", 0 0, L_0x1280702e0;  1 drivers
v0x123671730_0 .net "result", 31 0, L_0x123679ad0;  alias, 1 drivers
L_0x123679ad0 .arith/sub 32, v0x123673d70_0, v0x123673e00_0;
S_0x123672190 .scope begin, "loop1" "loop1" 7 47, 7 47 0, S_0x12366e7b0;
 .timescale 0 0;
S_0x123672360 .scope begin, "loop3" "loop3" 7 52, 7 52 0, S_0x12366e7b0;
 .timescale 0 0;
S_0x123672520 .scope begin, "loop5" "loop5" 7 58, 7 58 0, S_0x12366e7b0;
 .timescale 0 0;
S_0x1236726e0 .scope module, "reg_file_module" "register_veda" 7 27, 3 2 0, S_0x12366e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "mode";
    .port_info 9 /INPUT 1 "reset";
L_0x1236793d0 .functor BUFZ 32, L_0x123679110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123679680 .functor BUFZ 32, L_0x123679480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123672c20_0 .net *"_ivl_0", 31 0, L_0x123679110;  1 drivers
v0x123672ce0_0 .net *"_ivl_10", 6 0, L_0x123679520;  1 drivers
L_0x128070298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123672d80_0 .net *"_ivl_13", 1 0, L_0x128070298;  1 drivers
v0x123672e30_0 .net *"_ivl_2", 6 0, L_0x1236791d0;  1 drivers
L_0x128070250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123672ee0_0 .net *"_ivl_5", 1 0, L_0x128070250;  1 drivers
v0x123672fd0_0 .net *"_ivl_8", 31 0, L_0x123679480;  1 drivers
v0x123673080_0 .net "clock", 0 0, v0x1236788d0_0;  alias, 1 drivers
v0x123673120 .array "mem", 0 31, 31 0;
v0x1236731c0_0 .net "mode", 0 0, L_0x128070448;  alias, 1 drivers
v0x1236732d0_0 .net "read_data1", 31 0, L_0x1236793d0;  alias, 1 drivers
v0x123673370_0 .net "read_data2", 31 0, L_0x123679680;  alias, 1 drivers
v0x123673420_0 .net "read_reg_num1", 4 0, L_0x123679850;  alias, 1 drivers
v0x1236734d0_0 .net "read_reg_num2", 4 0, L_0x12367a7b0;  alias, 1 drivers
v0x123673580_0 .net "reset", 0 0, v0x123678960_0;  alias, 1 drivers
v0x123673620_0 .net "write_data", 31 0, v0x123671d50_0;  alias, 1 drivers
v0x1236736e0_0 .net "write_enable", 0 0, v0x12366e5c0_0;  alias, 1 drivers
v0x123673770_0 .net "write_reg", 4 0, L_0x1236711e0;  alias, 1 drivers
E_0x123672a20 .event posedge, v0x123673080_0;
L_0x123679110 .array/port v0x123673120, L_0x1236791d0;
L_0x1236791d0 .concat [ 5 2 0 0], L_0x123679850, L_0x128070250;
L_0x123679480 .array/port v0x123673120, L_0x123679520;
L_0x123679520 .concat [ 5 2 0 0], L_0x12367a7b0, L_0x128070298;
S_0x123672a50 .scope begin, "loop1" "loop1" 3 57, 3 57 0, S_0x1236726e0;
 .timescale 0 0;
S_0x123674950 .scope begin, "loop0" "loop0" 5 97, 5 97 0, S_0x12366d530;
 .timescale 0 0;
S_0x123674b30 .scope begin, "loop1" "loop1" 5 98, 5 98 0, S_0x123674950;
 .timescale 0 0;
S_0x123674ca0 .scope begin, "loop10" "loop10" 5 141, 5 141 0, S_0x123674b30;
 .timescale 0 0;
S_0x123674e60 .scope begin, "loop11" "loop11" 5 144, 5 144 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675020 .scope begin, "loop13" "loop13" 5 133, 5 133 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675200 .scope begin, "loop14" "loop14" 5 136, 5 136 0, S_0x123674b30;
 .timescale 0 0;
S_0x1236753c0 .scope begin, "loop2" "loop2" 5 101, 5 101 0, S_0x123674b30;
 .timescale 0 0;
S_0x1236755c0 .scope begin, "loop3" "loop3" 5 104, 5 104 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675780 .scope begin, "loop4" "loop4" 5 109, 5 109 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675940 .scope begin, "loop5" "loop5" 5 112, 5 112 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675b00 .scope begin, "loop6" "loop6" 5 117, 5 117 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675d40 .scope begin, "loop7" "loop7" 5 120, 5 120 0, S_0x123674b30;
 .timescale 0 0;
S_0x123675f00 .scope begin, "loop8" "loop8" 5 125, 5 125 0, S_0x123674b30;
 .timescale 0 0;
S_0x1236760c0 .scope begin, "loop9" "loop9" 5 128, 5 128 0, S_0x123674b30;
 .timescale 0 0;
S_0x123676280 .scope begin, "loop12" "loop12" 5 161, 5 161 0, S_0x123674950;
 .timescale 0 0;
S_0x123676440 .scope module, "reg_veda" "register_veda" 5 83, 3 2 0, S_0x12366d530;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "mode";
    .port_info 9 /INPUT 1 "reset";
L_0x12367ac90 .functor BUFZ 32, L_0x12367aa10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12367ade0 .functor BUFZ 32, L_0x12367ad40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123676900_0 .net *"_ivl_0", 31 0, L_0x12367aa10;  1 drivers
L_0x128070640 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x123676990_0 .net *"_ivl_10", 6 0, L_0x128070640;  1 drivers
v0x123676a20_0 .net *"_ivl_2", 6 0, L_0x12367aab0;  1 drivers
L_0x128070490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123676ac0_0 .net *"_ivl_5", 1 0, L_0x128070490;  1 drivers
v0x123676b70_0 .net *"_ivl_8", 31 0, L_0x12367ad40;  1 drivers
v0x123676c60_0 .net "clock", 0 0, v0x1236788d0_0;  alias, 1 drivers
v0x123676d30 .array "mem", 0 31, 31 0;
L_0x128070568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x123676dc0_0 .net "mode", 0 0, L_0x128070568;  1 drivers
v0x123676e50_0 .net "read_data1", 31 0, L_0x12367ac90;  alias, 1 drivers
v0x123676f60_0 .net "read_data2", 31 0, L_0x12367ade0;  alias, 1 drivers
v0x123677010_0 .net "read_reg_num1", 4 0, L_0x12367ae90;  1 drivers
L_0x1280704d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1236770c0_0 .net "read_reg_num2", 4 0, L_0x1280704d8;  1 drivers
L_0x1280705b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123677170_0 .net "reset", 0 0, L_0x1280705b0;  1 drivers
v0x123677210_0 .net "write_data", 31 0, o0x128039d80;  alias, 0 drivers
L_0x128070520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1236772c0_0 .net "write_enable", 0 0, L_0x128070520;  1 drivers
v0x123677360_0 .net "write_reg", 4 0, o0x128039de0;  alias, 0 drivers
L_0x12367aa10 .array/port v0x123676d30, L_0x12367aab0;
L_0x12367aab0 .concat [ 5 2 0 0], L_0x12367ae90, L_0x128070490;
L_0x12367ad40 .array/port v0x123676d30, L_0x128070640;
S_0x123676740 .scope begin, "loop1" "loop1" 3 57, 3 57 0, S_0x123676440;
 .timescale 0 0;
S_0x123677500 .scope module, "uut1" "instruction_veda" 5 16, 9 1 0, S_0x12366d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /INPUT 1 "write_enable";
v0x1236777b0_0 .net "address", 7 0, v0x1236782d0_0;  1 drivers
v0x123677870_0 .net "clk", 0 0, v0x1236788d0_0;  alias, 1 drivers
v0x123677910 .array "mem", 0 255, 31 0;
L_0x128070178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1236779a0_0 .net "mode", 0 0, L_0x128070178;  1 drivers
v0x123677a30_0 .var "read_data", 31 0;
v0x123677b20_0 .net "reset", 0 0, v0x123678960_0;  alias, 1 drivers
L_0x1280701c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123677bf0_0 .net "write_data", 31 0, L_0x1280701c0;  1 drivers
L_0x128070208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123677c80_0 .net "write_enable", 0 0, L_0x128070208;  1 drivers
E_0x123677760 .event posedge, v0x123673580_0, v0x123673080_0;
    .scope S_0x123622030;
T_0 ;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12366c3a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x123622030;
T_1 ;
    %wait E_0x12365b330;
    %load/vec4 v0x12366c950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x1236080a0;
    %jmp t_0;
    .scope S_0x1236080a0;
t_1 ;
    %load/vec4 v0x12366c8a0_0;
    %load/vec4 v0x12366c9f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12366c3a0, 4, 0;
    %end;
    .scope S_0x123622030;
t_0 %join;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123622030;
T_2 ;
    %wait E_0x12365b330;
    %jmp T_2;
    .thread T_2;
    .scope S_0x123654060;
T_3 ;
    %wait E_0x12365b330;
    %load/vec4 v0x12366cc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x12364c180;
    %jmp t_2;
    .scope S_0x12364c180;
t_3 ;
    %load/vec4 v0x12366ceb0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x12366d270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %fork t_5, S_0x1236456d0;
    %jmp t_4;
    .scope S_0x1236456d0;
t_5 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_4 %join;
    %jmp T_3.14;
T_3.13 ;
    %fork t_7, S_0x123646300;
    %jmp t_6;
    .scope S_0x123646300;
t_7 ;
    %load/vec4 v0x12366cf60_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x12366cd40_0;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_6 %join;
T_3.14 ;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x12366d270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %fork t_9, S_0x123629d30;
    %jmp t_8;
    .scope S_0x123629d30;
t_9 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_8 %join;
    %jmp T_3.16;
T_3.15 ;
    %fork t_11, S_0x12362a960;
    %jmp t_10;
    .scope S_0x12362a960;
t_11 ;
    %load/vec4 v0x12366cf60_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x12366cd40_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_10 %join;
T_3.16 ;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x12366d270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %fork t_13, S_0x1236548f0;
    %jmp t_12;
    .scope S_0x1236548f0;
t_13 ;
    %load/vec4 v0x12366cf60_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x12366cd40_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_12 %join;
    %jmp T_3.18;
T_3.17 ;
    %fork t_15, S_0x12362a5e0;
    %jmp t_14;
    .scope S_0x12362a5e0;
t_15 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_14 %join;
T_3.18 ;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x12366d270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %fork t_17, S_0x12365a880;
    %jmp t_16;
    .scope S_0x12365a880;
t_17 ;
    %load/vec4 v0x12366cf60_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x12366cd40_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_16 %join;
    %jmp T_3.20;
T_3.19 ;
    %fork t_19, S_0x1236531b0;
    %jmp t_18;
    .scope S_0x1236531b0;
t_19 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_18 %join;
T_3.20 ;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x12366d270_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %fork t_21, S_0x12363abd0;
    %jmp t_20;
    .scope S_0x12363abd0;
t_21 ;
    %load/vec4 v0x12366cf60_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x12366cd40_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_20 %join;
    %jmp T_3.22;
T_3.21 ;
    %fork t_23, S_0x123654c70;
    %jmp t_22;
    .scope S_0x123654c70;
t_23 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_22 %join;
T_3.22 ;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x12366d270_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %fork t_25, S_0x12364be60;
    %jmp t_24;
    .scope S_0x12364be60;
t_25 ;
    %load/vec4 v0x12366cf60_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x12366cd40_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_24 %join;
    %jmp T_3.24;
T_3.23 ;
    %fork t_27, S_0x12361d3c0;
    %jmp t_26;
    .scope S_0x12361d3c0;
t_27 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x12364c180;
t_26 %join;
T_3.24 ;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x12366cb90_0;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x12366d010_0;
    %pad/u 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %load/vec4 v0x12366cb90_0;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123654060;
t_2 %join;
    %jmp T_3.1;
T_3.0 ;
    %fork t_29, S_0x123650160;
    %jmp t_28;
    .scope S_0x123650160;
t_29 ;
    %load/vec4 v0x12366cf60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12366cdd0_0, 0, 8;
    %end;
    .scope S_0x123654060;
t_28 %join;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123677500;
T_4 ;
    %pushi/vec4 805306368, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 333971456, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334036992, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 333512715, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 333578251, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 65032192, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 65034240, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 130091008, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334036992, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 130158592, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 65034240, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 812318720, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 292225025, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 814415872, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 292225025, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 2357985280, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 1033830404, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 828571648, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 130766848, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 828637184, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 814415872, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 958529547, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 268435457, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 958464016, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 333971456, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 270598145, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334561282, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334626819, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334692356, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334757893, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334823430, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334888967, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 334954504, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 335020041, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 335085578, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %pushi/vec4 335151115, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123677910, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x123677500;
T_5 ;
    %wait E_0x123677760;
    %load/vec4 v0x123677b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123677a30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1236779a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x123677c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x123677bf0_0;
    %load/vec4 v0x1236777b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123677910, 0, 4;
    %load/vec4 v0x123677bf0_0;
    %assign/vec4 v0x123677a30_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1236777b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x123677910, 4;
    %assign/vec4 v0x123677a30_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12366d740;
T_6 ;
    %wait E_0x12366e1f0;
    %load/vec4 v0x12366e4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %jmp T_6.25;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.10 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.11 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.19 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.21 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.22 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.23 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12366e240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12366e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12366e660_0, 0, 1;
    %jmp T_6.25;
T_6.25 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1236726e0;
T_7 ;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123673120, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x1236726e0;
T_8 ;
    %wait E_0x123672a20;
    %load/vec4 v0x1236736e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_31, S_0x123672a50;
    %jmp t_30;
    .scope S_0x123672a50;
t_31 ;
    %load/vec4 v0x123673620_0;
    %load/vec4 v0x123673770_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x123673120, 4, 0;
    %end;
    .scope S_0x1236726e0;
t_30 %join;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1236726e0;
T_9 ;
    %wait E_0x123672a20;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12366eb70;
T_10 ;
    %wait E_0x12366edb0;
    %load/vec4 v0x1236718e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x123671830_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x1236720a0_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x123671990_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x123671cc0_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x123672010_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x123671f80_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x123671de0_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x123671e70_0;
    %store/vec4 v0x123671d50_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12366e7b0;
T_11 ;
    %wait E_0x12366e100;
    %load/vec4 v0x123673e90_0;
    %store/vec4 v0x123673d70_0, 0, 32;
    %load/vec4 v0x123674060_0;
    %store/vec4 v0x123673e00_0, 0, 32;
    %load/vec4 v0x123674720_0;
    %store/vec4 v0x1236742e0_0, 0, 5;
    %load/vec4 v0x123673af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %fork t_33, S_0x123672190;
    %jmp t_32;
    .scope S_0x123672190;
t_33 ;
    %load/vec4 v0x123673b80_0;
    %pad/u 32;
    %store/vec4 v0x123673d70_0, 0, 32;
    %load/vec4 v0x123674060_0;
    %store/vec4 v0x123673e00_0, 0, 32;
    %end;
    .scope S_0x12366e7b0;
t_32 %join;
T_11.0 ;
    %load/vec4 v0x123673c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %fork t_35, S_0x123672360;
    %jmp t_34;
    .scope S_0x123672360;
t_35 ;
    %load/vec4 v0x123674180_0;
    %store/vec4 v0x1236742e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123673d70_0, 0, 32;
    %load/vec4 v0x123674060_0;
    %store/vec4 v0x123673e00_0, 0, 32;
    %end;
    .scope S_0x12366e7b0;
t_34 %join;
T_11.2 ;
    %load/vec4 v0x123674600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %fork t_37, S_0x123672520;
    %jmp t_36;
    .scope S_0x123672520;
t_37 ;
    %load/vec4 v0x123674230_0;
    %store/vec4 v0x1236742e0_0, 0, 5;
    %load/vec4 v0x123673e90_0;
    %store/vec4 v0x123673d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123673e00_0, 0, 32;
    %end;
    .scope S_0x12366e7b0;
t_36 %join;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x123676440;
T_12 ;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123676d30, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x123676440;
T_13 ;
    %wait E_0x123672a20;
    %load/vec4 v0x1236772c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %fork t_39, S_0x123676740;
    %jmp t_38;
    .scope S_0x123676740;
t_39 ;
    %load/vec4 v0x123677210_0;
    %load/vec4 v0x123677360_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x123676d30, 4, 0;
    %end;
    .scope S_0x123676440;
t_38 %join;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x123676440;
T_14 ;
    %wait E_0x123672a20;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12366d530;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1236782d0_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x12366d530;
T_16 ;
    %wait E_0x123677760;
    %load/vec4 v0x123678590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1236782d0_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x123678240_0;
    %cassign/vec4 v0x1236782d0_0;
    %cassign/link v0x1236782d0_0, v0x123678240_0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12366d530;
T_17 ;
    %wait E_0x12366d6f0;
    %load/vec4 v0x123677f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %fork t_41, S_0x123674950;
    %jmp t_40;
    .scope S_0x123674950;
t_41 ;
    %load/vec4 v0x123677e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %fork t_43, S_0x123674b30;
    %jmp t_42;
    .scope S_0x123674b30;
t_43 ;
    %load/vec4 v0x1236780a0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %jmp T_17.14;
T_17.4 ;
    %load/vec4 v0x123678620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.15, 4;
    %fork t_45, S_0x1236753c0;
    %jmp t_44;
    .scope S_0x1236753c0;
t_45 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_44 %join;
    %jmp T_17.16;
T_17.15 ;
    %fork t_47, S_0x1236755c0;
    %jmp t_46;
    .scope S_0x1236755c0;
t_47 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_46 %join;
T_17.16 ;
    %jmp T_17.14;
T_17.5 ;
    %load/vec4 v0x123678620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.17, 4;
    %fork t_49, S_0x123675780;
    %jmp t_48;
    .scope S_0x123675780;
t_49 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_48 %join;
    %jmp T_17.18;
T_17.17 ;
    %fork t_51, S_0x123675940;
    %jmp t_50;
    .scope S_0x123675940;
t_51 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_50 %join;
T_17.18 ;
    %jmp T_17.14;
T_17.6 ;
    %load/vec4 v0x123678620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.19, 4;
    %fork t_53, S_0x123675b00;
    %jmp t_52;
    .scope S_0x123675b00;
t_53 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_52 %join;
    %jmp T_17.20;
T_17.19 ;
    %fork t_55, S_0x123675d40;
    %jmp t_54;
    .scope S_0x123675d40;
t_55 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_54 %join;
T_17.20 ;
    %jmp T_17.14;
T_17.7 ;
    %load/vec4 v0x123678620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.21, 4;
    %fork t_57, S_0x123675f00;
    %jmp t_56;
    .scope S_0x123675f00;
t_57 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_56 %join;
    %jmp T_17.22;
T_17.21 ;
    %fork t_59, S_0x1236760c0;
    %jmp t_58;
    .scope S_0x1236760c0;
t_59 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_58 %join;
T_17.22 ;
    %jmp T_17.14;
T_17.8 ;
    %load/vec4 v0x123678620_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.23, 4;
    %fork t_61, S_0x123675020;
    %jmp t_60;
    .scope S_0x123675020;
t_61 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_60 %join;
    %jmp T_17.24;
T_17.23 ;
    %fork t_63, S_0x123675200;
    %jmp t_62;
    .scope S_0x123675200;
t_63 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_62 %join;
T_17.24 ;
    %jmp T_17.14;
T_17.9 ;
    %load/vec4 v0x123678620_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.25, 4;
    %fork t_65, S_0x123674ca0;
    %jmp t_64;
    .scope S_0x123674ca0;
t_65 ;
    %load/vec4 v0x1236782d0_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %load/vec4 v0x1236780a0_0;
    %parti/s 16, 0, 2;
    %add;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_64 %join;
    %jmp T_17.26;
T_17.25 ;
    %fork t_67, S_0x123674e60;
    %jmp t_66;
    .scope S_0x123674e60;
t_67 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674b30;
t_66 %join;
T_17.26 ;
    %jmp T_17.14;
T_17.10 ;
    %load/vec4 v0x1236780a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x123678240_0, 0, 8;
    %jmp T_17.14;
T_17.11 ;
    %load/vec4 v0x123678360_0;
    %pad/u 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %jmp T_17.14;
T_17.12 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %load/vec4 v0x1236780a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x123678240_0, 0, 8;
    %jmp T_17.14;
T_17.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123674950;
t_42 %join;
    %jmp T_17.3;
T_17.2 ;
    %fork t_69, S_0x123676280;
    %jmp t_68;
    .scope S_0x123676280;
t_69 ;
    %load/vec4 v0x1236782d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123678240_0, 0, 8;
    %end;
    .scope S_0x123674950;
t_68 %join;
T_17.3 ;
    %end;
    .scope S_0x12366d530;
t_40 %join;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x12364c4c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1236788d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123678960_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x12364c4c0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x1236788d0_0;
    %inv;
    %store/vec4 v0x1236788d0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12364c4c0;
T_20 ;
    %vpi_call 4 15 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 4 15 "$dumpvars" {0 0 0};
    %vpi_call 4 16 "$display", "%d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 4 17 "$display", "%d", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 4 18 "$display", "%d", 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 4 19 "$display", "%d", 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 4 20 "$display", "%d", 32'sb00000000000000000000000000000100 {0 0 0};
    %vpi_call 4 21 "$display", "%d", 32'sb00000000000000000000000000000101 {0 0 0};
    %vpi_call 4 22 "$display", "%d", 32'sb00000000000000000000000000000110 {0 0 0};
    %vpi_call 4 23 "$display", "%d", 32'sb00000000000000000000000000000111 {0 0 0};
    %vpi_call 4 24 "$display", "%d", 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 4 25 "$display", "%d", 32'sb00000000000000000000000000001001 {0 0 0};
    %vpi_call 4 26 "$display", "%d", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 4 27 "$display", "%d", 32'sb00000000000000000000000000001011 {0 0 0};
    %delay 2000, 0;
    %vpi_call 4 30 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "branching.v";
    "Register_veda.v";
    "vega_tb.v";
    "cse_bubble.v";
    "control.v";
    "datapath.v";
    "ALU.v";
    "instruction_veda.v";
