{"position": "Graphics Hardware Engineer", "company": "Intel Corporation", "profiles": ["Summary Experienced in debugging/building GLS(gate-level simulation) models. Solid understanding of computer architecture and design. \nExtensive experience in team management throughout work and projects. \n \nShort Term Goal: need to advance my knowledge in computer architecture, specially CPU design (core). \n \nLong Term Goal: To become a technical manager. Specialties:Management. Summary Experienced in debugging/building GLS(gate-level simulation) models. Solid understanding of computer architecture and design. \nExtensive experience in team management throughout work and projects. \n \nShort Term Goal: need to advance my knowledge in computer architecture, specially CPU design (core). \n \nLong Term Goal: To become a technical manager. Specialties:Management. Experienced in debugging/building GLS(gate-level simulation) models. Solid understanding of computer architecture and design. \nExtensive experience in team management throughout work and projects. \n \nShort Term Goal: need to advance my knowledge in computer architecture, specially CPU design (core). \n \nLong Term Goal: To become a technical manager. Specialties:Management. Experienced in debugging/building GLS(gate-level simulation) models. Solid understanding of computer architecture and design. \nExtensive experience in team management throughout work and projects. \n \nShort Term Goal: need to advance my knowledge in computer architecture, specially CPU design (core). \n \nLong Term Goal: To become a technical manager. Specialties:Management. Experience Graphics Hardware Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Folsom, CA Working on Validating Intel's Latest Graphics Technology. Logic Design Automation Intel Corporation July 2010  \u2013  April 2011  (10 months) Folsom, CA Intel's Description:\t \n\"Design automation engineers develop new design techniques and improve the performance of Intel's next-generation platforms. They accomplish this by assessing new architecture and approaches in CAD software engineering, and by specifying new materials, equipment, and supplies. CAD engineers perform circuit simulation, performance verification, resistance-capacitance (RC) extraction, design database management, design rule checking (DRC), LVS using a variety of tools.\" Store Manager Jamba Juice May 2009  \u2013  June 2010  (1 year 2 months) CSUS University Union Store Operation, inventory, hiring, hours distribution, training new employees, sales projection. IRT - Computer Lab Technician California State University, Sacramento April 2004  \u2013  May 2009  (5 years 2 months) AIRC-CSUS Graphics Hardware Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Folsom, CA Working on Validating Intel's Latest Graphics Technology. Graphics Hardware Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Folsom, CA Working on Validating Intel's Latest Graphics Technology. Logic Design Automation Intel Corporation July 2010  \u2013  April 2011  (10 months) Folsom, CA Intel's Description:\t \n\"Design automation engineers develop new design techniques and improve the performance of Intel's next-generation platforms. They accomplish this by assessing new architecture and approaches in CAD software engineering, and by specifying new materials, equipment, and supplies. CAD engineers perform circuit simulation, performance verification, resistance-capacitance (RC) extraction, design database management, design rule checking (DRC), LVS using a variety of tools.\" Logic Design Automation Intel Corporation July 2010  \u2013  April 2011  (10 months) Folsom, CA Intel's Description:\t \n\"Design automation engineers develop new design techniques and improve the performance of Intel's next-generation platforms. They accomplish this by assessing new architecture and approaches in CAD software engineering, and by specifying new materials, equipment, and supplies. CAD engineers perform circuit simulation, performance verification, resistance-capacitance (RC) extraction, design database management, design rule checking (DRC), LVS using a variety of tools.\" Store Manager Jamba Juice May 2009  \u2013  June 2010  (1 year 2 months) CSUS University Union Store Operation, inventory, hiring, hours distribution, training new employees, sales projection. Store Manager Jamba Juice May 2009  \u2013  June 2010  (1 year 2 months) CSUS University Union Store Operation, inventory, hiring, hours distribution, training new employees, sales projection. IRT - Computer Lab Technician California State University, Sacramento April 2004  \u2013  May 2009  (5 years 2 months) AIRC-CSUS IRT - Computer Lab Technician California State University, Sacramento April 2004  \u2013  May 2009  (5 years 2 months) AIRC-CSUS Skills Verilog/SystemVerilog. Scripting in Perl. Linux VCS related technology. Simulations Computer Architecture EDA Logic Design Architecture C++ C Perl Java Python Unix Programming Verilog Software Engineering Embedded Systems Computer Science Architectures See 6+ \u00a0 \u00a0 See less Skills  Verilog/SystemVerilog. Scripting in Perl. Linux VCS related technology. Simulations Computer Architecture EDA Logic Design Architecture C++ C Perl Java Python Unix Programming Verilog Software Engineering Embedded Systems Computer Science Architectures See 6+ \u00a0 \u00a0 See less Verilog/SystemVerilog. Scripting in Perl. Linux VCS related technology. Simulations Computer Architecture EDA Logic Design Architecture C++ C Perl Java Python Unix Programming Verilog Software Engineering Embedded Systems Computer Science Architectures See 6+ \u00a0 \u00a0 See less Verilog/SystemVerilog. Scripting in Perl. Linux VCS related technology. Simulations Computer Architecture EDA Logic Design Architecture C++ C Perl Java Python Unix Programming Verilog Software Engineering Embedded Systems Computer Science Architectures See 6+ \u00a0 \u00a0 See less Education California State University-Sacramento MS,  Computer Engineering 2007  \u2013 2011 California State University-Sacramento BS,  Computer Engineering 2002  \u2013 2006 California State University-Sacramento MS,  Computer Engineering 2007  \u2013 2011 California State University-Sacramento MS,  Computer Engineering 2007  \u2013 2011 California State University-Sacramento MS,  Computer Engineering 2007  \u2013 2011 California State University-Sacramento BS,  Computer Engineering 2002  \u2013 2006 California State University-Sacramento BS,  Computer Engineering 2002  \u2013 2006 California State University-Sacramento BS,  Computer Engineering 2002  \u2013 2006 ", "Summary Specialties: System Verilog , VCS, Pre Silicon Validation , RTL , Simulation , C, C++, Perl , Tools Development , Computer Graphics, AVM, functional coverage, full chip integration Summary Specialties: System Verilog , VCS, Pre Silicon Validation , RTL , Simulation , C, C++, Perl , Tools Development , Computer Graphics, AVM, functional coverage, full chip integration Specialties: System Verilog , VCS, Pre Silicon Validation , RTL , Simulation , C, C++, Perl , Tools Development , Computer Graphics, AVM, functional coverage, full chip integration Specialties: System Verilog , VCS, Pre Silicon Validation , RTL , Simulation , C, C++, Perl , Tools Development , Computer Graphics, AVM, functional coverage, full chip integration Experience Graphics Hardware engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Component Design Engineer Intel Corporation January 2008  \u2013  January 2010  (2 years 1 month) Member Technical Staff Poseidon September 2007  \u2013  December 2007  (4 months) Intern Intel Corporation September 2006  \u2013  August 2007  (1 year) Graphics Hardware engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Graphics Hardware engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Component Design Engineer Intel Corporation January 2008  \u2013  January 2010  (2 years 1 month) Component Design Engineer Intel Corporation January 2008  \u2013  January 2010  (2 years 1 month) Member Technical Staff Poseidon September 2007  \u2013  December 2007  (4 months) Member Technical Staff Poseidon September 2007  \u2013  December 2007  (4 months) Intern Intel Corporation September 2006  \u2013  August 2007  (1 year) Intern Intel Corporation September 2006  \u2013  August 2007  (1 year) Languages Marathi Marathi Marathi Skills Perl C++ Specman SystemVerilog Functional Verification Computer Architecture Verilog VLSI ASIC SoC Debugging Embedded Systems EDA Processors Microprocessors Hardware Architecture RTL design RTL coding Device Drivers C See 5+ \u00a0 \u00a0 See less Skills  Perl C++ Specman SystemVerilog Functional Verification Computer Architecture Verilog VLSI ASIC SoC Debugging Embedded Systems EDA Processors Microprocessors Hardware Architecture RTL design RTL coding Device Drivers C See 5+ \u00a0 \u00a0 See less Perl C++ Specman SystemVerilog Functional Verification Computer Architecture Verilog VLSI ASIC SoC Debugging Embedded Systems EDA Processors Microprocessors Hardware Architecture RTL design RTL coding Device Drivers C See 5+ \u00a0 \u00a0 See less Perl C++ Specman SystemVerilog Functional Verification Computer Architecture Verilog VLSI ASIC SoC Debugging Embedded Systems EDA Processors Microprocessors Hardware Architecture RTL design RTL coding Device Drivers C See 5+ \u00a0 \u00a0 See less Education University of Pune M. Tech,  IT 2005  \u2013 2007 University of Pune B.E.,  Computer Engineering 2000  \u2013 2004 Manibai Gujrathi High school 1993  \u2013 1998 University of Pune M. Tech,  IT 2005  \u2013 2007 University of Pune M. Tech,  IT 2005  \u2013 2007 University of Pune M. Tech,  IT 2005  \u2013 2007 University of Pune B.E.,  Computer Engineering 2000  \u2013 2004 University of Pune B.E.,  Computer Engineering 2000  \u2013 2004 University of Pune B.E.,  Computer Engineering 2000  \u2013 2004 Manibai Gujrathi High school 1993  \u2013 1998 Manibai Gujrathi High school 1993  \u2013 1998 Manibai Gujrathi High school 1993  \u2013 1998 ", "Skills Circuit Design VLSI Physical Design Verilog SystemVerilog Semiconductors Computer Architecture TCL ASIC Skills  Circuit Design VLSI Physical Design Verilog SystemVerilog Semiconductors Computer Architecture TCL ASIC Circuit Design VLSI Physical Design Verilog SystemVerilog Semiconductors Computer Architecture TCL ASIC Circuit Design VLSI Physical Design Verilog SystemVerilog Semiconductors Computer Architecture TCL ASIC ", "Languages English Native or bilingual proficiency Russian Native or bilingual proficiency Ukrainian Native or bilingual proficiency English Native or bilingual proficiency Russian Native or bilingual proficiency Ukrainian Native or bilingual proficiency English Native or bilingual proficiency Russian Native or bilingual proficiency Ukrainian Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills DFT DFX Memory Test Scan Debugging RTL Design Verilog SystemVerilog Design Specifications Technical Presentations Semiconductors SoC SRAM ASIC Computer Architecture Perl VLSI C IC Hardware Architecture Processors TCL C++ Java Logic Design Unix See 11+ \u00a0 \u00a0 See less Skills  DFT DFX Memory Test Scan Debugging RTL Design Verilog SystemVerilog Design Specifications Technical Presentations Semiconductors SoC SRAM ASIC Computer Architecture Perl VLSI C IC Hardware Architecture Processors TCL C++ Java Logic Design Unix See 11+ \u00a0 \u00a0 See less DFT DFX Memory Test Scan Debugging RTL Design Verilog SystemVerilog Design Specifications Technical Presentations Semiconductors SoC SRAM ASIC Computer Architecture Perl VLSI C IC Hardware Architecture Processors TCL C++ Java Logic Design Unix See 11+ \u00a0 \u00a0 See less DFT DFX Memory Test Scan Debugging RTL Design Verilog SystemVerilog Design Specifications Technical Presentations Semiconductors SoC SRAM ASIC Computer Architecture Perl VLSI C IC Hardware Architecture Processors TCL C++ Java Logic Design Unix See 11+ \u00a0 \u00a0 See less ", "Summary -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators Summary -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators Experience Sr Graphics Hardware Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom - Currently, an Execution Lead and a Validation Owner for 1 cluster (cache unit, shared function unit) in graphics core. The main role is to work with design, validation and simulation teams and track all relevant items to closure on a weekly basis. The role demands extensive planning to meet deliverables and manage validation resources that run regressions, bucketize/root cause failures. \n \n- Received an Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. The TB includes trackers, monitors, BFMs and scoreboards. Trained interns/RCGs on regression indicators and validation TB environment. \n Graphics Hardware Engineer Intel Corporation December 2010  \u2013  March 2014  (3 years 4 months) Folsom, CA - The main duties were: Developing random constrained based testbench in System Verilog, maintain models using GIT methodology, weekly reporting of regression indicators and maintaining ENV Specs document. Hands on experience in writing tests in System Verilog, coding functional coverage, analyzing the results using coral/concord and performing waveform level analysis with designers to hit the coverage targets. \n \n- Was the first point of contact in debugging all MOAT failures and ramping up the team on debug using MOAT. Have given chalk talks to the team on System Verilog TB environment and ENV components owned. Built an Execution Unit (EU) modelling BFM that could assign hardware threads on flight for any software thread and dispatch N messages for max limit of each thread parallely, ensuring resource checks. It also handles register collisions, page faults and preemption flows. \n Design Verification Engineer Algo-Logic Systems October 2010  \u2013  December 2010  (3 months) Palo Alto, CA - The project is based on deep packet inspection for applications in the financial service industry in order to help customers achieve lower latencies. \n- Wrote the RTL Design in Verilog HDL to extract the data, create a metadata to send it to a risk checking unit that performs the actual risk checks. \n- Verified the design by using an automated Perl script to match the output data with the expected output, covering all the scenarios. \n- Wrote the RTL Design in Verilog HDL to create a hot backup mechanism that uses the other card if one fails and verified the same by a test bench.  \n- The simulations are done using Xilinx ISE- 12.3. A 10 G Net-FPGA network hardware platform will be used. Research Assistant North Carolina State University September 2010  \u2013  October 2010  (2 months) Raleigh-Durham, North Carolina Area Researching hardware-assisted memory-management in multicore processors, refining and designing simulations of algorithms for reusing memory Media Assistant Engineering Online January 2009  \u2013  May 2010  (1 year 5 months) Create HTML links using dreamweaver \nUpdate video lectures for distance education students Research Assistant for Advanced VLSI University of Mumbai, India January 2008  \u2013  May 2008  (5 months) Mumbai Area, India Worked with the professor for DFT techniques in Engineering college, India Assistant at ISTE (Indian Society for Technical Education) students' chapter-KJSCE ISTE January 2007  \u2013  May 2007  (5 months) Assist in setting up technical events, exhibitions and other technical aids for students. Sr Graphics Hardware Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom - Currently, an Execution Lead and a Validation Owner for 1 cluster (cache unit, shared function unit) in graphics core. The main role is to work with design, validation and simulation teams and track all relevant items to closure on a weekly basis. The role demands extensive planning to meet deliverables and manage validation resources that run regressions, bucketize/root cause failures. \n \n- Received an Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. The TB includes trackers, monitors, BFMs and scoreboards. Trained interns/RCGs on regression indicators and validation TB environment. \n Sr Graphics Hardware Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom - Currently, an Execution Lead and a Validation Owner for 1 cluster (cache unit, shared function unit) in graphics core. The main role is to work with design, validation and simulation teams and track all relevant items to closure on a weekly basis. The role demands extensive planning to meet deliverables and manage validation resources that run regressions, bucketize/root cause failures. \n \n- Received an Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. The TB includes trackers, monitors, BFMs and scoreboards. Trained interns/RCGs on regression indicators and validation TB environment. \n Graphics Hardware Engineer Intel Corporation December 2010  \u2013  March 2014  (3 years 4 months) Folsom, CA - The main duties were: Developing random constrained based testbench in System Verilog, maintain models using GIT methodology, weekly reporting of regression indicators and maintaining ENV Specs document. Hands on experience in writing tests in System Verilog, coding functional coverage, analyzing the results using coral/concord and performing waveform level analysis with designers to hit the coverage targets. \n \n- Was the first point of contact in debugging all MOAT failures and ramping up the team on debug using MOAT. Have given chalk talks to the team on System Verilog TB environment and ENV components owned. Built an Execution Unit (EU) modelling BFM that could assign hardware threads on flight for any software thread and dispatch N messages for max limit of each thread parallely, ensuring resource checks. It also handles register collisions, page faults and preemption flows. \n Graphics Hardware Engineer Intel Corporation December 2010  \u2013  March 2014  (3 years 4 months) Folsom, CA - The main duties were: Developing random constrained based testbench in System Verilog, maintain models using GIT methodology, weekly reporting of regression indicators and maintaining ENV Specs document. Hands on experience in writing tests in System Verilog, coding functional coverage, analyzing the results using coral/concord and performing waveform level analysis with designers to hit the coverage targets. \n \n- Was the first point of contact in debugging all MOAT failures and ramping up the team on debug using MOAT. Have given chalk talks to the team on System Verilog TB environment and ENV components owned. Built an Execution Unit (EU) modelling BFM that could assign hardware threads on flight for any software thread and dispatch N messages for max limit of each thread parallely, ensuring resource checks. It also handles register collisions, page faults and preemption flows. \n Design Verification Engineer Algo-Logic Systems October 2010  \u2013  December 2010  (3 months) Palo Alto, CA - The project is based on deep packet inspection for applications in the financial service industry in order to help customers achieve lower latencies. \n- Wrote the RTL Design in Verilog HDL to extract the data, create a metadata to send it to a risk checking unit that performs the actual risk checks. \n- Verified the design by using an automated Perl script to match the output data with the expected output, covering all the scenarios. \n- Wrote the RTL Design in Verilog HDL to create a hot backup mechanism that uses the other card if one fails and verified the same by a test bench.  \n- The simulations are done using Xilinx ISE- 12.3. A 10 G Net-FPGA network hardware platform will be used. Design Verification Engineer Algo-Logic Systems October 2010  \u2013  December 2010  (3 months) Palo Alto, CA - The project is based on deep packet inspection for applications in the financial service industry in order to help customers achieve lower latencies. \n- Wrote the RTL Design in Verilog HDL to extract the data, create a metadata to send it to a risk checking unit that performs the actual risk checks. \n- Verified the design by using an automated Perl script to match the output data with the expected output, covering all the scenarios. \n- Wrote the RTL Design in Verilog HDL to create a hot backup mechanism that uses the other card if one fails and verified the same by a test bench.  \n- The simulations are done using Xilinx ISE- 12.3. A 10 G Net-FPGA network hardware platform will be used. Research Assistant North Carolina State University September 2010  \u2013  October 2010  (2 months) Raleigh-Durham, North Carolina Area Researching hardware-assisted memory-management in multicore processors, refining and designing simulations of algorithms for reusing memory Research Assistant North Carolina State University September 2010  \u2013  October 2010  (2 months) Raleigh-Durham, North Carolina Area Researching hardware-assisted memory-management in multicore processors, refining and designing simulations of algorithms for reusing memory Media Assistant Engineering Online January 2009  \u2013  May 2010  (1 year 5 months) Create HTML links using dreamweaver \nUpdate video lectures for distance education students Media Assistant Engineering Online January 2009  \u2013  May 2010  (1 year 5 months) Create HTML links using dreamweaver \nUpdate video lectures for distance education students Research Assistant for Advanced VLSI University of Mumbai, India January 2008  \u2013  May 2008  (5 months) Mumbai Area, India Worked with the professor for DFT techniques in Engineering college, India Research Assistant for Advanced VLSI University of Mumbai, India January 2008  \u2013  May 2008  (5 months) Mumbai Area, India Worked with the professor for DFT techniques in Engineering college, India Assistant at ISTE (Indian Society for Technical Education) students' chapter-KJSCE ISTE January 2007  \u2013  May 2007  (5 months) Assist in setting up technical events, exhibitions and other technical aids for students. Assistant at ISTE (Indian Society for Technical Education) students' chapter-KJSCE ISTE January 2007  \u2013  May 2007  (5 months) Assist in setting up technical events, exhibitions and other technical aids for students. Skills Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Skills  Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Education North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture Honors & Awards Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. ", "Experience Graphics Hardware Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Hillsboro, Oregon Technical Marketing Engineer Mentor Graphics February 2007  \u2013  July 2012  (5 years 6 months) Wilsonville, OR \u2022 Synthesized complex custom signal-processing algorithms from C++ to ASIC / FPGA hardware using the Catapult-C high-level synthesis (HLS) tool. \n \n\u2022 Collaborated with hardware design teams across the globe on designs in wireless comm (4G/LTE), graphics, image and video processing, mil-aero, etc. \n \n\u2022 Supported 14 of the world's 20 largest semiconductor companies in their adoption of high-level synthesis (HLS). \n \n\u2022 Lead technical benchmarks against competing C++ and SystemC-based HLS products (Cynthesizer, Pico, C2S, AutoPilot, etc). \n \n\u2022 Used a variety of EDA tools from the ASIC space (lint, formal, verification, RTL synthesis, timing analysis, DFT, power-reduction, place-and-route, etc). \n \n\u2022 Solved hard timing, quality of results and verification challenges at the 45/32/28/22nm technology nodes. \n \n\u2022 Worked closely with the Catapult-C R&D group, providing feedback and influencing the product road map. \n \n\u2022 Traveled extensively across North America, Asia, and Europe to visit customers, deliver training or present at conferences and marketing events. \n \n\u2022 Supported all Catapult-C engagements in Europe since the August 2011 acquisition of the Catapult team by Calypto Design Systems. Principal Hardware Engineer LTX Corporation October 2004  \u2013  December 2006  (2 years 3 months) Norwood, MA \u2022 As a member of the RF and DSP group, took part in the design of a novel high- speed DSP waveform synthesizer / digitizer pair. Responsible for all digital circuitry, including multi clock domain FPGAs complete with peripheral controllers, DDR2 memory interfaces (300MHz) and state-of-the-art DSP capabilities. Instrumentation was successfully deployed in production at several major semiconductor manufacturers. System Architect Check Factor July 2003  \u2013  October 2004  (1 year 4 months) Brookline, MA \u2022 Designed and productized a distributed inertial measurement system used as a training and monitoring tool by rowing athletes and their coaches. Used custom DSP algorithms to process sensory information (MEMS) and visualize it in a custom 3D GUI Qt / OpenGL application. Tested the system with the NU rowing team. A very similar concept was later used by Nintendo in its Wii game console. Senior Hardware Engineer LTX Corporation 1994  \u2013  2004  (10 years) Westwood, MA \u2022 Participated in the design of a 12.8 Gbps Rx/Tx which included SerDes, DDR memory, FIFOs, PLLs, servo-loops, etc. Fast track project and customer delivery to Samsung (Korea). \n \n\u2022 Planned next generation of high-resolution DSP instrumentation. Presented a novel approach that de-emphasized analog circuitry in favor of DSP and software-defined radio concepts. \n \n\u2022 Worked on the design of a high-resolution audio frequency arbitrary waveform generator and digitizer. Put together extensive characterization / demo suite and tested compliance against IEEE standards. \n \n\u2022 Worked on a hardware implementation of a Lempel-Ziv algorithm (LZSS) used in digital pattern {de}compression on the next generation Digital Pin. The project involved software simulation in C++, coding in Verilog RTL and integration in a large ASIC. \n \n\u2022 Developed scalar, noise figure and vector multi-port s-parameter network \ncalibration for the RF3G and RF3500 radio frequency (300kHz-3.3GHz) \ninstrumentation for use in RF chip testing on the LTX Fusion testers (system-on- a-chip market). Supported initial applications on-site at Philips (Caen, France), AMS (Gratz, Austria) and Infineon (Singapore). \n \n\u2022 Developed dozens of complex analog and mixed-signal test and calibration application programs for ATE testers. Carried out performance testing, fine- tuning, statistical data analysis, visualization and monitoring of critical system parameters. Contributed 50,000+ lines of code to the LTX operating system in calibration, diagnostic and application software. Co-op Thinking Machines Corporation 1990  \u2013  1991  (1 year) Graphics Hardware Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Hillsboro, Oregon Graphics Hardware Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Hillsboro, Oregon Technical Marketing Engineer Mentor Graphics February 2007  \u2013  July 2012  (5 years 6 months) Wilsonville, OR \u2022 Synthesized complex custom signal-processing algorithms from C++ to ASIC / FPGA hardware using the Catapult-C high-level synthesis (HLS) tool. \n \n\u2022 Collaborated with hardware design teams across the globe on designs in wireless comm (4G/LTE), graphics, image and video processing, mil-aero, etc. \n \n\u2022 Supported 14 of the world's 20 largest semiconductor companies in their adoption of high-level synthesis (HLS). \n \n\u2022 Lead technical benchmarks against competing C++ and SystemC-based HLS products (Cynthesizer, Pico, C2S, AutoPilot, etc). \n \n\u2022 Used a variety of EDA tools from the ASIC space (lint, formal, verification, RTL synthesis, timing analysis, DFT, power-reduction, place-and-route, etc). \n \n\u2022 Solved hard timing, quality of results and verification challenges at the 45/32/28/22nm technology nodes. \n \n\u2022 Worked closely with the Catapult-C R&D group, providing feedback and influencing the product road map. \n \n\u2022 Traveled extensively across North America, Asia, and Europe to visit customers, deliver training or present at conferences and marketing events. \n \n\u2022 Supported all Catapult-C engagements in Europe since the August 2011 acquisition of the Catapult team by Calypto Design Systems. Technical Marketing Engineer Mentor Graphics February 2007  \u2013  July 2012  (5 years 6 months) Wilsonville, OR \u2022 Synthesized complex custom signal-processing algorithms from C++ to ASIC / FPGA hardware using the Catapult-C high-level synthesis (HLS) tool. \n \n\u2022 Collaborated with hardware design teams across the globe on designs in wireless comm (4G/LTE), graphics, image and video processing, mil-aero, etc. \n \n\u2022 Supported 14 of the world's 20 largest semiconductor companies in their adoption of high-level synthesis (HLS). \n \n\u2022 Lead technical benchmarks against competing C++ and SystemC-based HLS products (Cynthesizer, Pico, C2S, AutoPilot, etc). \n \n\u2022 Used a variety of EDA tools from the ASIC space (lint, formal, verification, RTL synthesis, timing analysis, DFT, power-reduction, place-and-route, etc). \n \n\u2022 Solved hard timing, quality of results and verification challenges at the 45/32/28/22nm technology nodes. \n \n\u2022 Worked closely with the Catapult-C R&D group, providing feedback and influencing the product road map. \n \n\u2022 Traveled extensively across North America, Asia, and Europe to visit customers, deliver training or present at conferences and marketing events. \n \n\u2022 Supported all Catapult-C engagements in Europe since the August 2011 acquisition of the Catapult team by Calypto Design Systems. Principal Hardware Engineer LTX Corporation October 2004  \u2013  December 2006  (2 years 3 months) Norwood, MA \u2022 As a member of the RF and DSP group, took part in the design of a novel high- speed DSP waveform synthesizer / digitizer pair. Responsible for all digital circuitry, including multi clock domain FPGAs complete with peripheral controllers, DDR2 memory interfaces (300MHz) and state-of-the-art DSP capabilities. Instrumentation was successfully deployed in production at several major semiconductor manufacturers. Principal Hardware Engineer LTX Corporation October 2004  \u2013  December 2006  (2 years 3 months) Norwood, MA \u2022 As a member of the RF and DSP group, took part in the design of a novel high- speed DSP waveform synthesizer / digitizer pair. Responsible for all digital circuitry, including multi clock domain FPGAs complete with peripheral controllers, DDR2 memory interfaces (300MHz) and state-of-the-art DSP capabilities. Instrumentation was successfully deployed in production at several major semiconductor manufacturers. System Architect Check Factor July 2003  \u2013  October 2004  (1 year 4 months) Brookline, MA \u2022 Designed and productized a distributed inertial measurement system used as a training and monitoring tool by rowing athletes and their coaches. Used custom DSP algorithms to process sensory information (MEMS) and visualize it in a custom 3D GUI Qt / OpenGL application. Tested the system with the NU rowing team. A very similar concept was later used by Nintendo in its Wii game console. System Architect Check Factor July 2003  \u2013  October 2004  (1 year 4 months) Brookline, MA \u2022 Designed and productized a distributed inertial measurement system used as a training and monitoring tool by rowing athletes and their coaches. Used custom DSP algorithms to process sensory information (MEMS) and visualize it in a custom 3D GUI Qt / OpenGL application. Tested the system with the NU rowing team. A very similar concept was later used by Nintendo in its Wii game console. Senior Hardware Engineer LTX Corporation 1994  \u2013  2004  (10 years) Westwood, MA \u2022 Participated in the design of a 12.8 Gbps Rx/Tx which included SerDes, DDR memory, FIFOs, PLLs, servo-loops, etc. Fast track project and customer delivery to Samsung (Korea). \n \n\u2022 Planned next generation of high-resolution DSP instrumentation. Presented a novel approach that de-emphasized analog circuitry in favor of DSP and software-defined radio concepts. \n \n\u2022 Worked on the design of a high-resolution audio frequency arbitrary waveform generator and digitizer. Put together extensive characterization / demo suite and tested compliance against IEEE standards. \n \n\u2022 Worked on a hardware implementation of a Lempel-Ziv algorithm (LZSS) used in digital pattern {de}compression on the next generation Digital Pin. The project involved software simulation in C++, coding in Verilog RTL and integration in a large ASIC. \n \n\u2022 Developed scalar, noise figure and vector multi-port s-parameter network \ncalibration for the RF3G and RF3500 radio frequency (300kHz-3.3GHz) \ninstrumentation for use in RF chip testing on the LTX Fusion testers (system-on- a-chip market). Supported initial applications on-site at Philips (Caen, France), AMS (Gratz, Austria) and Infineon (Singapore). \n \n\u2022 Developed dozens of complex analog and mixed-signal test and calibration application programs for ATE testers. Carried out performance testing, fine- tuning, statistical data analysis, visualization and monitoring of critical system parameters. Contributed 50,000+ lines of code to the LTX operating system in calibration, diagnostic and application software. Senior Hardware Engineer LTX Corporation 1994  \u2013  2004  (10 years) Westwood, MA \u2022 Participated in the design of a 12.8 Gbps Rx/Tx which included SerDes, DDR memory, FIFOs, PLLs, servo-loops, etc. Fast track project and customer delivery to Samsung (Korea). \n \n\u2022 Planned next generation of high-resolution DSP instrumentation. Presented a novel approach that de-emphasized analog circuitry in favor of DSP and software-defined radio concepts. \n \n\u2022 Worked on the design of a high-resolution audio frequency arbitrary waveform generator and digitizer. Put together extensive characterization / demo suite and tested compliance against IEEE standards. \n \n\u2022 Worked on a hardware implementation of a Lempel-Ziv algorithm (LZSS) used in digital pattern {de}compression on the next generation Digital Pin. The project involved software simulation in C++, coding in Verilog RTL and integration in a large ASIC. \n \n\u2022 Developed scalar, noise figure and vector multi-port s-parameter network \ncalibration for the RF3G and RF3500 radio frequency (300kHz-3.3GHz) \ninstrumentation for use in RF chip testing on the LTX Fusion testers (system-on- a-chip market). Supported initial applications on-site at Philips (Caen, France), AMS (Gratz, Austria) and Infineon (Singapore). \n \n\u2022 Developed dozens of complex analog and mixed-signal test and calibration application programs for ATE testers. Carried out performance testing, fine- tuning, statistical data analysis, visualization and monitoring of critical system parameters. Contributed 50,000+ lines of code to the LTX operating system in calibration, diagnostic and application software. Co-op Thinking Machines Corporation 1990  \u2013  1991  (1 year) Co-op Thinking Machines Corporation 1990  \u2013  1991  (1 year) Skills System Architecture Hardware Design Software Development Application Development Customer Engagement Field Support Sales Support Product Marketing Semiconductors Electronics ASIC FPGA VLSI DSP Algorithms Linear Algebra Numerical Modeling Simulation Matlab Sensors MEMS Telemetry Wireless Networking Mixed Signal RF systems Digital Design Schematic Capture PCB Design Board Layout RTL design Verilog High-Level Synthesis Low Power Design Functional Verification Formal Verification DFT Embedded Systems C++ SystemC Perl Linux Hardware Architecture Analog PCB design Digital Signal... Simulations Logic Synthesis See 32+ \u00a0 \u00a0 See less Skills  System Architecture Hardware Design Software Development Application Development Customer Engagement Field Support Sales Support Product Marketing Semiconductors Electronics ASIC FPGA VLSI DSP Algorithms Linear Algebra Numerical Modeling Simulation Matlab Sensors MEMS Telemetry Wireless Networking Mixed Signal RF systems Digital Design Schematic Capture PCB Design Board Layout RTL design Verilog High-Level Synthesis Low Power Design Functional Verification Formal Verification DFT Embedded Systems C++ SystemC Perl Linux Hardware Architecture Analog PCB design Digital Signal... Simulations Logic Synthesis See 32+ \u00a0 \u00a0 See less System Architecture Hardware Design Software Development Application Development Customer Engagement Field Support Sales Support Product Marketing Semiconductors Electronics ASIC FPGA VLSI DSP Algorithms Linear Algebra Numerical Modeling Simulation Matlab Sensors MEMS Telemetry Wireless Networking Mixed Signal RF systems Digital Design Schematic Capture PCB Design Board Layout RTL design Verilog High-Level Synthesis Low Power Design Functional Verification Formal Verification DFT Embedded Systems C++ SystemC Perl Linux Hardware Architecture Analog PCB design Digital Signal... Simulations Logic Synthesis See 32+ \u00a0 \u00a0 See less System Architecture Hardware Design Software Development Application Development Customer Engagement Field Support Sales Support Product Marketing Semiconductors Electronics ASIC FPGA VLSI DSP Algorithms Linear Algebra Numerical Modeling Simulation Matlab Sensors MEMS Telemetry Wireless Networking Mixed Signal RF systems Digital Design Schematic Capture PCB Design Board Layout RTL design Verilog High-Level Synthesis Low Power Design Functional Verification Formal Verification DFT Embedded Systems C++ SystemC Perl Linux Hardware Architecture Analog PCB design Digital Signal... Simulations Logic Synthesis See 32+ \u00a0 \u00a0 See less Education Northeastern University MSEE,  Electrical and Computer Engineering 2000  \u2013 2002 Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering 1989  \u2013 1994 Northeastern University MSEE,  Electrical and Computer Engineering 2000  \u2013 2002 Northeastern University MSEE,  Electrical and Computer Engineering 2000  \u2013 2002 Northeastern University MSEE,  Electrical and Computer Engineering 2000  \u2013 2002 Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering 1989  \u2013 1994 Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering 1989  \u2013 1994 Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering 1989  \u2013 1994 ", "Experience Graphics Hardware Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Columbia, South Carolina Area Graphics Hardware Engineer focused on pre-silicon and post-silicon validation of next generation mobile computing platforms. Technical Marketing Engineer Kontron America, Inc. January 2009  \u2013  November 2012  (3 years 11 months) Columbia, South Carolina Area Experienced technical support engineer with a vast knowledge of Intel x86 server architecture. I have been working in developmental and technical support roles for over 14 years. My most recent job experience has been centered on the telecommunications server industry supporting Tier 1/Tier 2 OEMs and distributors. My ability to solve complex problems remotely minimizes downtime and allows customers to reach a high availability goal of five nines (99.999% up-time). One of my greatest strengths is being able to connect with customers and make them feel valued and appreciated. \n \n\u2022\tMaintained multi-generation customized product relationships with IBM and Cisco as they leveraged our servers for use in the Carrier Grade and IP Network Server segments.  \n\u2022\tHelped to make the rack mount server division profitable for Kontron by setting up a loaner pool of demo servers for quick distribution to customers through the sales force.  \n\u2022\tResponsible for managing 2nd level technical support for the Communications Rack Mount Server Division. My primary job is to manage incoming support requests and solve them quickly and efficiently minimizing downtime for our customers. Supported several telecommunications customers who required 99.999% (\"five nines\") availability which only allows for up to 6 minutes of downtime per year. \n\u2022\tProvide technical training and pre-sales support to sales, marketing, and global sales support. \n\u2022\tReview and publish all technical documentation including Technical Product Specifications, Quick Reference Guides, and Tested Hardware Lists.  \n\u2022\tDraft and publish all Product Change Notifications, Technical Advisories, FAQs, and other customer documentation.  \n\u2022\tRepresent Kontron at industry conferences and events such as Intel Developer Forum, Distributor Training Events, and NEBS Conferences. Technical Marketing Engineer Intel July 2007  \u2013  January 2009  (1 year 7 months) Columbia, South Carolina Area \u2022\tI was recruited to join Intel as a Technical Marketing Engineer to be a customer facing technical liaison for the Columbia, SC research and development team. This team was given the charter to make Intel x86 architecture a power player in the Telecommunications NEBS space. We grew this into a $50M per year business for Intel by selling branded servers to Tier 1 OEM customers such as IBM, HP, and Cisco.  \n\u2022\tMy primary job was to provide technical support for a wide range of 1U and 2U rack mount servers and manage escalations to 3rd level engineering teams based in Columbia, SC and Hillsboro, OR.  \n\u2022\tThe marketing side of my job included tasks such as defining \u2018best-in-class' product definitions, providing technical training and pre-sales support, and publishing customer ready technical documentation to meet time to market production ramp.  \n\u2022\tI was responsible for reviewing engineering product specifications and creating customer ready technical product specifications. I was also responsible for writing training material, setting up technical boot camps for customers, technical demos, and competitive benchmark analysis charts to enable new design wins.  \n\u2022\tManaged marketing unit allocations for demo depot which allowed customers to test drive loaner systems for application test and validation.  \n\u2022\tRepresented Intel at industry and open source community events Systems Integration Engineer Solectron June 1998  \u2013  July 2007  (9 years 2 months) \u2022\tPC and Server Systems Integration Engineer focused on Sustaining Engineering and New Product Introduction  \n\u2022\tResponsible for test plan development, engineering bill of materials development, plan of record development, schedules, and ODM supplier management.  \n\u2022\tProvided level 3 technical support for NCR PC and Server platforms.  \n\u2022\tPerformed validation testing of new BIOS releases, drivers, and managed customer technical support issues.  \n\u2022\tManaged the Microsoft Hardware Compatibility List for NCR servers and PCs. Performed the Microsoft Windows Hardware Quality Lab (WHQL) tests and debugged technical issues with third party vendors to obtain WHQL Logo Certification.  \n\u2022\tExperienced in installing and configuring systems using Microsoft Server and Desktop OSes, Red Hat, and SuSE Linux. Field Service Engineer TRW January 1998  \u2013  June 1998  (6 months) Petersburg, VA I continued my career as a civilian working for the Technical Operations Division of USAISSDCL at Ft. Lee, VA. I performed Field Service and support for all telecom equipment at the software development center on post as well as the surrounding tri-city areas. Telecommunications Operator-Maintainer U.S. Army December 1995  \u2013  January 1998  (2 years 2 months) Ft. Lee, Virginia \u2022\tWorked in the Technical Operations Division as a Field Service Engineer. \n\u2022\tSupported 1500 PCs and Servers and military deployment equipment. \n\u2022\tEarned Top Secret (TS) Security Clearance. Graphics Hardware Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Columbia, South Carolina Area Graphics Hardware Engineer focused on pre-silicon and post-silicon validation of next generation mobile computing platforms. Graphics Hardware Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Columbia, South Carolina Area Graphics Hardware Engineer focused on pre-silicon and post-silicon validation of next generation mobile computing platforms. Technical Marketing Engineer Kontron America, Inc. January 2009  \u2013  November 2012  (3 years 11 months) Columbia, South Carolina Area Experienced technical support engineer with a vast knowledge of Intel x86 server architecture. I have been working in developmental and technical support roles for over 14 years. My most recent job experience has been centered on the telecommunications server industry supporting Tier 1/Tier 2 OEMs and distributors. My ability to solve complex problems remotely minimizes downtime and allows customers to reach a high availability goal of five nines (99.999% up-time). One of my greatest strengths is being able to connect with customers and make them feel valued and appreciated. \n \n\u2022\tMaintained multi-generation customized product relationships with IBM and Cisco as they leveraged our servers for use in the Carrier Grade and IP Network Server segments.  \n\u2022\tHelped to make the rack mount server division profitable for Kontron by setting up a loaner pool of demo servers for quick distribution to customers through the sales force.  \n\u2022\tResponsible for managing 2nd level technical support for the Communications Rack Mount Server Division. My primary job is to manage incoming support requests and solve them quickly and efficiently minimizing downtime for our customers. Supported several telecommunications customers who required 99.999% (\"five nines\") availability which only allows for up to 6 minutes of downtime per year. \n\u2022\tProvide technical training and pre-sales support to sales, marketing, and global sales support. \n\u2022\tReview and publish all technical documentation including Technical Product Specifications, Quick Reference Guides, and Tested Hardware Lists.  \n\u2022\tDraft and publish all Product Change Notifications, Technical Advisories, FAQs, and other customer documentation.  \n\u2022\tRepresent Kontron at industry conferences and events such as Intel Developer Forum, Distributor Training Events, and NEBS Conferences. Technical Marketing Engineer Kontron America, Inc. January 2009  \u2013  November 2012  (3 years 11 months) Columbia, South Carolina Area Experienced technical support engineer with a vast knowledge of Intel x86 server architecture. I have been working in developmental and technical support roles for over 14 years. My most recent job experience has been centered on the telecommunications server industry supporting Tier 1/Tier 2 OEMs and distributors. My ability to solve complex problems remotely minimizes downtime and allows customers to reach a high availability goal of five nines (99.999% up-time). One of my greatest strengths is being able to connect with customers and make them feel valued and appreciated. \n \n\u2022\tMaintained multi-generation customized product relationships with IBM and Cisco as they leveraged our servers for use in the Carrier Grade and IP Network Server segments.  \n\u2022\tHelped to make the rack mount server division profitable for Kontron by setting up a loaner pool of demo servers for quick distribution to customers through the sales force.  \n\u2022\tResponsible for managing 2nd level technical support for the Communications Rack Mount Server Division. My primary job is to manage incoming support requests and solve them quickly and efficiently minimizing downtime for our customers. Supported several telecommunications customers who required 99.999% (\"five nines\") availability which only allows for up to 6 minutes of downtime per year. \n\u2022\tProvide technical training and pre-sales support to sales, marketing, and global sales support. \n\u2022\tReview and publish all technical documentation including Technical Product Specifications, Quick Reference Guides, and Tested Hardware Lists.  \n\u2022\tDraft and publish all Product Change Notifications, Technical Advisories, FAQs, and other customer documentation.  \n\u2022\tRepresent Kontron at industry conferences and events such as Intel Developer Forum, Distributor Training Events, and NEBS Conferences. Technical Marketing Engineer Intel July 2007  \u2013  January 2009  (1 year 7 months) Columbia, South Carolina Area \u2022\tI was recruited to join Intel as a Technical Marketing Engineer to be a customer facing technical liaison for the Columbia, SC research and development team. This team was given the charter to make Intel x86 architecture a power player in the Telecommunications NEBS space. We grew this into a $50M per year business for Intel by selling branded servers to Tier 1 OEM customers such as IBM, HP, and Cisco.  \n\u2022\tMy primary job was to provide technical support for a wide range of 1U and 2U rack mount servers and manage escalations to 3rd level engineering teams based in Columbia, SC and Hillsboro, OR.  \n\u2022\tThe marketing side of my job included tasks such as defining \u2018best-in-class' product definitions, providing technical training and pre-sales support, and publishing customer ready technical documentation to meet time to market production ramp.  \n\u2022\tI was responsible for reviewing engineering product specifications and creating customer ready technical product specifications. I was also responsible for writing training material, setting up technical boot camps for customers, technical demos, and competitive benchmark analysis charts to enable new design wins.  \n\u2022\tManaged marketing unit allocations for demo depot which allowed customers to test drive loaner systems for application test and validation.  \n\u2022\tRepresented Intel at industry and open source community events Technical Marketing Engineer Intel July 2007  \u2013  January 2009  (1 year 7 months) Columbia, South Carolina Area \u2022\tI was recruited to join Intel as a Technical Marketing Engineer to be a customer facing technical liaison for the Columbia, SC research and development team. This team was given the charter to make Intel x86 architecture a power player in the Telecommunications NEBS space. We grew this into a $50M per year business for Intel by selling branded servers to Tier 1 OEM customers such as IBM, HP, and Cisco.  \n\u2022\tMy primary job was to provide technical support for a wide range of 1U and 2U rack mount servers and manage escalations to 3rd level engineering teams based in Columbia, SC and Hillsboro, OR.  \n\u2022\tThe marketing side of my job included tasks such as defining \u2018best-in-class' product definitions, providing technical training and pre-sales support, and publishing customer ready technical documentation to meet time to market production ramp.  \n\u2022\tI was responsible for reviewing engineering product specifications and creating customer ready technical product specifications. I was also responsible for writing training material, setting up technical boot camps for customers, technical demos, and competitive benchmark analysis charts to enable new design wins.  \n\u2022\tManaged marketing unit allocations for demo depot which allowed customers to test drive loaner systems for application test and validation.  \n\u2022\tRepresented Intel at industry and open source community events Systems Integration Engineer Solectron June 1998  \u2013  July 2007  (9 years 2 months) \u2022\tPC and Server Systems Integration Engineer focused on Sustaining Engineering and New Product Introduction  \n\u2022\tResponsible for test plan development, engineering bill of materials development, plan of record development, schedules, and ODM supplier management.  \n\u2022\tProvided level 3 technical support for NCR PC and Server platforms.  \n\u2022\tPerformed validation testing of new BIOS releases, drivers, and managed customer technical support issues.  \n\u2022\tManaged the Microsoft Hardware Compatibility List for NCR servers and PCs. Performed the Microsoft Windows Hardware Quality Lab (WHQL) tests and debugged technical issues with third party vendors to obtain WHQL Logo Certification.  \n\u2022\tExperienced in installing and configuring systems using Microsoft Server and Desktop OSes, Red Hat, and SuSE Linux. Systems Integration Engineer Solectron June 1998  \u2013  July 2007  (9 years 2 months) \u2022\tPC and Server Systems Integration Engineer focused on Sustaining Engineering and New Product Introduction  \n\u2022\tResponsible for test plan development, engineering bill of materials development, plan of record development, schedules, and ODM supplier management.  \n\u2022\tProvided level 3 technical support for NCR PC and Server platforms.  \n\u2022\tPerformed validation testing of new BIOS releases, drivers, and managed customer technical support issues.  \n\u2022\tManaged the Microsoft Hardware Compatibility List for NCR servers and PCs. Performed the Microsoft Windows Hardware Quality Lab (WHQL) tests and debugged technical issues with third party vendors to obtain WHQL Logo Certification.  \n\u2022\tExperienced in installing and configuring systems using Microsoft Server and Desktop OSes, Red Hat, and SuSE Linux. Field Service Engineer TRW January 1998  \u2013  June 1998  (6 months) Petersburg, VA I continued my career as a civilian working for the Technical Operations Division of USAISSDCL at Ft. Lee, VA. I performed Field Service and support for all telecom equipment at the software development center on post as well as the surrounding tri-city areas. Field Service Engineer TRW January 1998  \u2013  June 1998  (6 months) Petersburg, VA I continued my career as a civilian working for the Technical Operations Division of USAISSDCL at Ft. Lee, VA. I performed Field Service and support for all telecom equipment at the software development center on post as well as the surrounding tri-city areas. Telecommunications Operator-Maintainer U.S. Army December 1995  \u2013  January 1998  (2 years 2 months) Ft. Lee, Virginia \u2022\tWorked in the Technical Operations Division as a Field Service Engineer. \n\u2022\tSupported 1500 PCs and Servers and military deployment equipment. \n\u2022\tEarned Top Secret (TS) Security Clearance. Telecommunications Operator-Maintainer U.S. Army December 1995  \u2013  January 1998  (2 years 2 months) Ft. Lee, Virginia \u2022\tWorked in the Technical Operations Division as a Field Service Engineer. \n\u2022\tSupported 1500 PCs and Servers and military deployment equipment. \n\u2022\tEarned Top Secret (TS) Security Clearance. Skills Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Skills  Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE Honors & Awards National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) ", "Summary Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Summary Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Experience Principal Engineer - IC Design Broadcom July 2014  \u2013 Present (1 year 2 months) Barcelona Area, Spain Design/RTL for an embedded core. Silicon Architecture Engineer Intel Corporation February 2012  \u2013  May 2014  (2 years 4 months) Barcelona Area, Spain Performance and core architect for 10nm Xeon Phi processor. Worked on the integer and memory execution units. \n \nATTILA simulator and PhD in hibernation. Graphics Hardware Engineer Intel Corporation February 2010  \u2013  February 2012  (2 years 1 month) Barcelona Area, Spain Back to full-time. A lot of improvements to the ATTILA simulator in the last year. Time to close my PhD is finally near. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block of future discrete graphics processors. Graphics Hardware Engineer Intel Corporation December 2008  \u2013  January 2010  (1 year 2 months) Changed to part-time to advance work on the ATTILA simulator and my PhD. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block for future discrete graphics processors. Part-time lecturer Universitat Polit\u00e8cnica de Catalunya February 2009  \u2013  July 2009  (6 months) Barcelona Area, Spain Worked one semester teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). Graphics Hardware Engineer Intel Corporation November 2007  \u2013  November 2008  (1 year 1 month) Barcelona Area, Spain Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  October 2008  (1 year) Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Universitat Polit\u00e8cnica de Catalunya October 2006  \u2013  November 2007  (1 year 2 months) Barcelona Area, Spain Subcontracted to Intel Barcelona. Work related to a future discrete graphics processor. Adjunct Lecturer Universitat Polit\u00e8cnica de Catalunya September 2005  \u2013  October 2006  (1 year 2 months) Barcelona Area, Spain Worked one year teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). \n \nThe contract also implies continued work on my PhD. Junior research engineer (aka PhD student) Universitat Polit\u00e8cnica de Catalunya March 2002  \u2013  August 2005  (3 years 6 months) Barcelona Area, Spain Research and PhD on GPU (graphic processor unit) microarchitecture, creating from a scratch a cycle accurate data driven GPU simulator later named ATTILA. \n \nFunded with a grant from la Generalitat de Catalunya (Catalonia local government). Junior software developer Universitat Polit\u00e8cnica de Catalunya March 2001  \u2013  March 2002  (1 year 1 month) Barcelona Area, Spain Worked developing a static binary translation tool named 'Dixie' in the Architecture Computer Department (Departament d'Arquitectura de Computadors). \n \nMain tasks were work on the the PowerPC to Dixie ISA translator and implement the Dixie ISA to MIPS translator. Principal Engineer - IC Design Broadcom July 2014  \u2013 Present (1 year 2 months) Barcelona Area, Spain Design/RTL for an embedded core. Principal Engineer - IC Design Broadcom July 2014  \u2013 Present (1 year 2 months) Barcelona Area, Spain Design/RTL for an embedded core. Silicon Architecture Engineer Intel Corporation February 2012  \u2013  May 2014  (2 years 4 months) Barcelona Area, Spain Performance and core architect for 10nm Xeon Phi processor. Worked on the integer and memory execution units. \n \nATTILA simulator and PhD in hibernation. Silicon Architecture Engineer Intel Corporation February 2012  \u2013  May 2014  (2 years 4 months) Barcelona Area, Spain Performance and core architect for 10nm Xeon Phi processor. Worked on the integer and memory execution units. \n \nATTILA simulator and PhD in hibernation. Graphics Hardware Engineer Intel Corporation February 2010  \u2013  February 2012  (2 years 1 month) Barcelona Area, Spain Back to full-time. A lot of improvements to the ATTILA simulator in the last year. Time to close my PhD is finally near. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block of future discrete graphics processors. Graphics Hardware Engineer Intel Corporation February 2010  \u2013  February 2012  (2 years 1 month) Barcelona Area, Spain Back to full-time. A lot of improvements to the ATTILA simulator in the last year. Time to close my PhD is finally near. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block of future discrete graphics processors. Graphics Hardware Engineer Intel Corporation December 2008  \u2013  January 2010  (1 year 2 months) Changed to part-time to advance work on the ATTILA simulator and my PhD. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block for future discrete graphics processors. Graphics Hardware Engineer Intel Corporation December 2008  \u2013  January 2010  (1 year 2 months) Changed to part-time to advance work on the ATTILA simulator and my PhD. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block for future discrete graphics processors. Part-time lecturer Universitat Polit\u00e8cnica de Catalunya February 2009  \u2013  July 2009  (6 months) Barcelona Area, Spain Worked one semester teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). Part-time lecturer Universitat Polit\u00e8cnica de Catalunya February 2009  \u2013  July 2009  (6 months) Barcelona Area, Spain Worked one semester teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). Graphics Hardware Engineer Intel Corporation November 2007  \u2013  November 2008  (1 year 1 month) Barcelona Area, Spain Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  November 2008  (1 year 1 month) Barcelona Area, Spain Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  October 2008  (1 year) Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  October 2008  (1 year) Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Universitat Polit\u00e8cnica de Catalunya October 2006  \u2013  November 2007  (1 year 2 months) Barcelona Area, Spain Subcontracted to Intel Barcelona. Work related to a future discrete graphics processor. Graphics Hardware Engineer Universitat Polit\u00e8cnica de Catalunya October 2006  \u2013  November 2007  (1 year 2 months) Barcelona Area, Spain Subcontracted to Intel Barcelona. Work related to a future discrete graphics processor. Adjunct Lecturer Universitat Polit\u00e8cnica de Catalunya September 2005  \u2013  October 2006  (1 year 2 months) Barcelona Area, Spain Worked one year teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). \n \nThe contract also implies continued work on my PhD. Adjunct Lecturer Universitat Polit\u00e8cnica de Catalunya September 2005  \u2013  October 2006  (1 year 2 months) Barcelona Area, Spain Worked one year teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). \n \nThe contract also implies continued work on my PhD. Junior research engineer (aka PhD student) Universitat Polit\u00e8cnica de Catalunya March 2002  \u2013  August 2005  (3 years 6 months) Barcelona Area, Spain Research and PhD on GPU (graphic processor unit) microarchitecture, creating from a scratch a cycle accurate data driven GPU simulator later named ATTILA. \n \nFunded with a grant from la Generalitat de Catalunya (Catalonia local government). Junior research engineer (aka PhD student) Universitat Polit\u00e8cnica de Catalunya March 2002  \u2013  August 2005  (3 years 6 months) Barcelona Area, Spain Research and PhD on GPU (graphic processor unit) microarchitecture, creating from a scratch a cycle accurate data driven GPU simulator later named ATTILA. \n \nFunded with a grant from la Generalitat de Catalunya (Catalonia local government). Junior software developer Universitat Polit\u00e8cnica de Catalunya March 2001  \u2013  March 2002  (1 year 1 month) Barcelona Area, Spain Worked developing a static binary translation tool named 'Dixie' in the Architecture Computer Department (Departament d'Arquitectura de Computadors). \n \nMain tasks were work on the the PowerPC to Dixie ISA translator and implement the Dixie ISA to MIPS translator. Junior software developer Universitat Polit\u00e8cnica de Catalunya March 2001  \u2013  March 2002  (1 year 1 month) Barcelona Area, Spain Worked developing a static binary translation tool named 'Dixie' in the Architecture Computer Department (Departament d'Arquitectura de Computadors). \n \nMain tasks were work on the the PowerPC to Dixie ISA translator and implement the Dixie ISA to MIPS translator. Languages English Full professional proficiency Spanish Native or bilingual proficiency Catalan Native or bilingual proficiency Japanese Elementary proficiency English Full professional proficiency Spanish Native or bilingual proficiency Catalan Native or bilingual proficiency Japanese Elementary proficiency English Full professional proficiency Spanish Native or bilingual proficiency Catalan Native or bilingual proficiency Japanese Elementary proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Skills  Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Education Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Institut Eugeni D'Ors (Badalona) Bachillerato/BUP Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Institut Eugeni D'Ors (Badalona) Bachillerato/BUP Institut Eugeni D'Ors (Badalona) Bachillerato/BUP Institut Eugeni D'Ors (Badalona) Bachillerato/BUP ", "Experience Graphics Hardware Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Folsom, CA Teaching Assistant UC Davis September 2008  \u2013  March 2011  (2 years 7 months) Software Test Specialist Pelco 2006  \u2013  April 2010  (4 years) Graphics Hardware Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Folsom, CA Graphics Hardware Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Folsom, CA Teaching Assistant UC Davis September 2008  \u2013  March 2011  (2 years 7 months) Teaching Assistant UC Davis September 2008  \u2013  March 2011  (2 years 7 months) Software Test Specialist Pelco 2006  \u2013  April 2010  (4 years) Software Test Specialist Pelco 2006  \u2013  April 2010  (4 years) Skills C C++ Matlab Embedded Systems Linux Perl Verilog Python Testing Research FPGA VLSI Skills  C C++ Matlab Embedded Systems Linux Perl Verilog Python Testing Research FPGA VLSI C C++ Matlab Embedded Systems Linux Perl Verilog Python Testing Research FPGA VLSI C C++ Matlab Embedded Systems Linux Perl Verilog Python Testing Research FPGA VLSI Education California State University-Sacramento Master of Business Administration (M.B.A.) 2014  \u2013 2016 University of California, Davis Masters Degree,  Electrical and Computer Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta PI California State University-Fresno Bachelor of Science (B.S.),  Computer Engineering 2004  \u2013 2008 California State University-Sacramento Master of Business Administration (M.B.A.) 2014  \u2013 2016 California State University-Sacramento Master of Business Administration (M.B.A.) 2014  \u2013 2016 California State University-Sacramento Master of Business Administration (M.B.A.) 2014  \u2013 2016 University of California, Davis Masters Degree,  Electrical and Computer Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta PI University of California, Davis Masters Degree,  Electrical and Computer Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta PI University of California, Davis Masters Degree,  Electrical and Computer Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta PI California State University-Fresno Bachelor of Science (B.S.),  Computer Engineering 2004  \u2013 2008 California State University-Fresno Bachelor of Science (B.S.),  Computer Engineering 2004  \u2013 2008 California State University-Fresno Bachelor of Science (B.S.),  Computer Engineering 2004  \u2013 2008 ", "Experience Graphics Hardware Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Responsible for validating the Intel's latest internal GFX technology Graphics Hardware Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Responsible for validating the Intel's latest internal GFX technology Graphics Hardware Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Responsible for validating the Intel's latest internal GFX technology Skills Testing Verilog ASIC VLSI SoC SystemVerilog EDA Debugging Static Timing Analysis Product Development Functional Verification RTL design Skills  Testing Verilog ASIC VLSI SoC SystemVerilog EDA Debugging Static Timing Analysis Product Development Functional Verification RTL design Testing Verilog ASIC VLSI SoC SystemVerilog EDA Debugging Static Timing Analysis Product Development Functional Verification RTL design Testing Verilog ASIC VLSI SoC SystemVerilog EDA Debugging Static Timing Analysis Product Development Functional Verification RTL design Education California State University, Sacramento MS,  EEE September 2002  \u2013 December 2004 Babasaheb Bhimrao Ambedkar University BS,  Electronics & Telecommunications 1996  \u2013 2000 California State University, Sacramento MS,  EEE September 2002  \u2013 December 2004 California State University, Sacramento MS,  EEE September 2002  \u2013 December 2004 California State University, Sacramento MS,  EEE September 2002  \u2013 December 2004 Babasaheb Bhimrao Ambedkar University BS,  Electronics & Telecommunications 1996  \u2013 2000 Babasaheb Bhimrao Ambedkar University BS,  Electronics & Telecommunications 1996  \u2013 2000 Babasaheb Bhimrao Ambedkar University BS,  Electronics & Telecommunications 1996  \u2013 2000 ", "Summary I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. Summary I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. Experience Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Folsom Graphics hardware engineer Intel Corporation 2015  \u2013  2015  (less than a year) ASIC design intern Ericsson September 2014  \u2013  December 2014  (4 months) San Jose, California Worked as an ASIC design engineer writing System Verilog assertions to catch and fix bugs in RTL of spider-3 SOC. Also worked closely with the Design Verification team on issues in the Test bench of Spider3 ASIC.  \nApart from the above responsibilities, I have had the opportunity to code Assembly level programming to test different logic, arithmetic and branch instructions in the ISA. P2P Verification Intern NVIDIA January 2013  \u2013  June 2013  (6 months) Bangalore, India Performed verification of peer to peer (P2P) communication between GPU units. Performed the task of running regressions and debugging errors. Introduced an MSI interrupt (Message Signaled Interrupt) scheme from the audio client in the Maxwell architecture. Technical Intern Electronics Corporation of India Limited (ECIL) May 2012  \u2013  July 2012  (3 months) Hyderabad Area, India Reviewed the design and working of the electronic single phase energy meter and the \ntechnology involved in upgrading it as a SMART meter. Technical Intern Indira Gandhi Center for Atomic Research, Kalpakkam May 2011  \u2013  July 2011  (3 months) Tamil Nadu, India Design and simulation of micro-cantilever based mass sensors using Intellisuite MEMS CAD \nTool and atomic force microscopy (AFM). Enhancing mass sensitivity by reducing dimensions. Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Folsom Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Folsom Graphics hardware engineer Intel Corporation 2015  \u2013  2015  (less than a year) Graphics hardware engineer Intel Corporation 2015  \u2013  2015  (less than a year) ASIC design intern Ericsson September 2014  \u2013  December 2014  (4 months) San Jose, California Worked as an ASIC design engineer writing System Verilog assertions to catch and fix bugs in RTL of spider-3 SOC. Also worked closely with the Design Verification team on issues in the Test bench of Spider3 ASIC.  \nApart from the above responsibilities, I have had the opportunity to code Assembly level programming to test different logic, arithmetic and branch instructions in the ISA. ASIC design intern Ericsson September 2014  \u2013  December 2014  (4 months) San Jose, California Worked as an ASIC design engineer writing System Verilog assertions to catch and fix bugs in RTL of spider-3 SOC. Also worked closely with the Design Verification team on issues in the Test bench of Spider3 ASIC.  \nApart from the above responsibilities, I have had the opportunity to code Assembly level programming to test different logic, arithmetic and branch instructions in the ISA. P2P Verification Intern NVIDIA January 2013  \u2013  June 2013  (6 months) Bangalore, India Performed verification of peer to peer (P2P) communication between GPU units. Performed the task of running regressions and debugging errors. Introduced an MSI interrupt (Message Signaled Interrupt) scheme from the audio client in the Maxwell architecture. P2P Verification Intern NVIDIA January 2013  \u2013  June 2013  (6 months) Bangalore, India Performed verification of peer to peer (P2P) communication between GPU units. Performed the task of running regressions and debugging errors. Introduced an MSI interrupt (Message Signaled Interrupt) scheme from the audio client in the Maxwell architecture. Technical Intern Electronics Corporation of India Limited (ECIL) May 2012  \u2013  July 2012  (3 months) Hyderabad Area, India Reviewed the design and working of the electronic single phase energy meter and the \ntechnology involved in upgrading it as a SMART meter. Technical Intern Electronics Corporation of India Limited (ECIL) May 2012  \u2013  July 2012  (3 months) Hyderabad Area, India Reviewed the design and working of the electronic single phase energy meter and the \ntechnology involved in upgrading it as a SMART meter. Technical Intern Indira Gandhi Center for Atomic Research, Kalpakkam May 2011  \u2013  July 2011  (3 months) Tamil Nadu, India Design and simulation of micro-cantilever based mass sensors using Intellisuite MEMS CAD \nTool and atomic force microscopy (AFM). Enhancing mass sensitivity by reducing dimensions. Technical Intern Indira Gandhi Center for Atomic Research, Kalpakkam May 2011  \u2013  July 2011  (3 months) Tamil Nadu, India Design and simulation of micro-cantilever based mass sensors using Intellisuite MEMS CAD \nTool and atomic force microscopy (AFM). Enhancing mass sensitivity by reducing dimensions. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Skills  Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Education Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. ", "Skills Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less Skills  Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less ", "Summary Current: Graphics Software Engineer at Intel \n1. Design and Develop Display Ports Components \n2. Develop Behaviour Model of HDMI / Display Ports Components \n3. Design and Develop Behavior Model of Intel GPU \n \nMasters : RA/TA at University of Texas, Dallas. Programmer in Multimedia Lab. Interactive application using openGL and Haptic API. Developed plugin to integrate human body and tounge motion for MotionBuilder. \n \nPast: \nDeveloped Web Based Virtual Reality Application. \nDevelop components for Game Distribution Application. \nGaming Experience : Worked on Torque 2D and 3D game engine. \nDevelop Multiplayer card game ( Flash ) \nGamePad and FLASH Communication ( MFC ActiveX , DirectInput ) \n \nSpecialties: Programming Languages: C, C++, C#.NET, VC++, Win32 SDK, ATL-COM, ASP.NET, HTML, XML, \nJavaScript, AJAX, CSS, ActionScript 3.0, SmartFox Server, Assembly (MASM, TASM) \nOperating Systems: Microsoft Windows, UNIX, Windows 98/2000/XP. \nDatabase: MS SQL Server, MySQL. \nOther Tools: MS Office, Dreamweaver \nGame Tools: Torque Game Engine (2D/3D), OpenGL Summary Current: Graphics Software Engineer at Intel \n1. Design and Develop Display Ports Components \n2. Develop Behaviour Model of HDMI / Display Ports Components \n3. Design and Develop Behavior Model of Intel GPU \n \nMasters : RA/TA at University of Texas, Dallas. Programmer in Multimedia Lab. Interactive application using openGL and Haptic API. Developed plugin to integrate human body and tounge motion for MotionBuilder. \n \nPast: \nDeveloped Web Based Virtual Reality Application. \nDevelop components for Game Distribution Application. \nGaming Experience : Worked on Torque 2D and 3D game engine. \nDevelop Multiplayer card game ( Flash ) \nGamePad and FLASH Communication ( MFC ActiveX , DirectInput ) \n \nSpecialties: Programming Languages: C, C++, C#.NET, VC++, Win32 SDK, ATL-COM, ASP.NET, HTML, XML, \nJavaScript, AJAX, CSS, ActionScript 3.0, SmartFox Server, Assembly (MASM, TASM) \nOperating Systems: Microsoft Windows, UNIX, Windows 98/2000/XP. \nDatabase: MS SQL Server, MySQL. \nOther Tools: MS Office, Dreamweaver \nGame Tools: Torque Game Engine (2D/3D), OpenGL Current: Graphics Software Engineer at Intel \n1. Design and Develop Display Ports Components \n2. Develop Behaviour Model of HDMI / Display Ports Components \n3. Design and Develop Behavior Model of Intel GPU \n \nMasters : RA/TA at University of Texas, Dallas. Programmer in Multimedia Lab. Interactive application using openGL and Haptic API. Developed plugin to integrate human body and tounge motion for MotionBuilder. \n \nPast: \nDeveloped Web Based Virtual Reality Application. \nDevelop components for Game Distribution Application. \nGaming Experience : Worked on Torque 2D and 3D game engine. \nDevelop Multiplayer card game ( Flash ) \nGamePad and FLASH Communication ( MFC ActiveX , DirectInput ) \n \nSpecialties: Programming Languages: C, C++, C#.NET, VC++, Win32 SDK, ATL-COM, ASP.NET, HTML, XML, \nJavaScript, AJAX, CSS, ActionScript 3.0, SmartFox Server, Assembly (MASM, TASM) \nOperating Systems: Microsoft Windows, UNIX, Windows 98/2000/XP. \nDatabase: MS SQL Server, MySQL. \nOther Tools: MS Office, Dreamweaver \nGame Tools: Torque Game Engine (2D/3D), OpenGL Current: Graphics Software Engineer at Intel \n1. Design and Develop Display Ports Components \n2. Develop Behaviour Model of HDMI / Display Ports Components \n3. Design and Develop Behavior Model of Intel GPU \n \nMasters : RA/TA at University of Texas, Dallas. Programmer in Multimedia Lab. Interactive application using openGL and Haptic API. Developed plugin to integrate human body and tounge motion for MotionBuilder. \n \nPast: \nDeveloped Web Based Virtual Reality Application. \nDevelop components for Game Distribution Application. \nGaming Experience : Worked on Torque 2D and 3D game engine. \nDevelop Multiplayer card game ( Flash ) \nGamePad and FLASH Communication ( MFC ActiveX , DirectInput ) \n \nSpecialties: Programming Languages: C, C++, C#.NET, VC++, Win32 SDK, ATL-COM, ASP.NET, HTML, XML, \nJavaScript, AJAX, CSS, ActionScript 3.0, SmartFox Server, Assembly (MASM, TASM) \nOperating Systems: Microsoft Windows, UNIX, Windows 98/2000/XP. \nDatabase: MS SQL Server, MySQL. \nOther Tools: MS Office, Dreamweaver \nGame Tools: Torque Game Engine (2D/3D), OpenGL Experience GRAPHICS HARDWARE ENGINEER Intel Corporation August 2011  \u2013 Present (4 years 1 month) Write Graphics ( GPU ) Simulator Dallas Teaching Assistant University of Texas December 2009  \u2013  August 2011  (1 year 9 months) TA for C/C++ in Unix Environment and Algorithms: Computation Biology \nDeveloper in Multimedia and Networking lab on several projects which involves different application to \ndemonstrate working of haptic devices using C++, OpenGL and Haptic API. Developed plug-in for \nMotionBuilder to interface motion captured data with 3D Models. Research Assistant University of Texas at Dallas November 2009  \u2013  August 2011  (1 year 10 months) Research Assistant for Multimedia and Networking lab. Developing Stereoscopic enabled application , Motion Tracking and Haptics over network using C++, openGL Software Engineer Zensar Technologies Pvt. Ltd December 2008  \u2013  July 2009  (8 months) \uf0a7\tDesigned and developed Proof of Concept for virtual reality. Human motions are captured in real time and used for interactive purpose.[ AS3, javascript]. \n\uf0a7\tMaintained and resolve bugs for online casino games at Derivco. [VC6, AS3 and AS2] \n\uf0a7\tDesigned and developed Interview Management system that could conduct online conference interviews.[ASP.NET C#, AS3 and SmartFox server] Senior Software Engineer Codewalla Software Pvt. Ltd September 2005  \u2013  December 2008  (3 years 4 months) Requirement Gathering \u2022 Document production and functional specification \u2022 Mentor juniors about C++ game Engine and AS3 \u2022 Product Design and Development \u2022 Unit Tests \n\uf0a7\tReal Arcade game distribution application migration tool. [C++, ATL-COM and STL] \n\uf0a7\tActiveX for Gamepad Interface with Flash games.[ windows SDK (C++), DirectInput and AS3].  \n\uf0a7\tEnhanced and modified existing Real Time Strategy Torque game engine (C++). That includes different collision based system. Modifying engine for visual effects and modifying the existing physics to suit the requirement. During this project I learnt the working of Multiplayer system. \n\uf0a7\tMini 3D games for Interaction labs to demonstrate a HID that measures the amount of force the user applies and translates the force into game play. \n\uf0a7\tMultiplayer poker card game for social Network. [AS3 and SmartFox server]. \n\uf0a7\tManaged Team and was also active developer for application named Look at my Garb using AS3 for social Network (Facebook) for Numetricks. The application consists of tool \u2018BookMarklets\u2019 that can sniff images from other sites.[ AS3, Javascript] GRAPHICS HARDWARE ENGINEER Intel Corporation August 2011  \u2013 Present (4 years 1 month) Write Graphics ( GPU ) Simulator GRAPHICS HARDWARE ENGINEER Intel Corporation August 2011  \u2013 Present (4 years 1 month) Write Graphics ( GPU ) Simulator Dallas Teaching Assistant University of Texas December 2009  \u2013  August 2011  (1 year 9 months) TA for C/C++ in Unix Environment and Algorithms: Computation Biology \nDeveloper in Multimedia and Networking lab on several projects which involves different application to \ndemonstrate working of haptic devices using C++, OpenGL and Haptic API. Developed plug-in for \nMotionBuilder to interface motion captured data with 3D Models. Dallas Teaching Assistant University of Texas December 2009  \u2013  August 2011  (1 year 9 months) TA for C/C++ in Unix Environment and Algorithms: Computation Biology \nDeveloper in Multimedia and Networking lab on several projects which involves different application to \ndemonstrate working of haptic devices using C++, OpenGL and Haptic API. Developed plug-in for \nMotionBuilder to interface motion captured data with 3D Models. Research Assistant University of Texas at Dallas November 2009  \u2013  August 2011  (1 year 10 months) Research Assistant for Multimedia and Networking lab. Developing Stereoscopic enabled application , Motion Tracking and Haptics over network using C++, openGL Research Assistant University of Texas at Dallas November 2009  \u2013  August 2011  (1 year 10 months) Research Assistant for Multimedia and Networking lab. Developing Stereoscopic enabled application , Motion Tracking and Haptics over network using C++, openGL Software Engineer Zensar Technologies Pvt. Ltd December 2008  \u2013  July 2009  (8 months) \uf0a7\tDesigned and developed Proof of Concept for virtual reality. Human motions are captured in real time and used for interactive purpose.[ AS3, javascript]. \n\uf0a7\tMaintained and resolve bugs for online casino games at Derivco. [VC6, AS3 and AS2] \n\uf0a7\tDesigned and developed Interview Management system that could conduct online conference interviews.[ASP.NET C#, AS3 and SmartFox server] Software Engineer Zensar Technologies Pvt. Ltd December 2008  \u2013  July 2009  (8 months) \uf0a7\tDesigned and developed Proof of Concept for virtual reality. Human motions are captured in real time and used for interactive purpose.[ AS3, javascript]. \n\uf0a7\tMaintained and resolve bugs for online casino games at Derivco. [VC6, AS3 and AS2] \n\uf0a7\tDesigned and developed Interview Management system that could conduct online conference interviews.[ASP.NET C#, AS3 and SmartFox server] Senior Software Engineer Codewalla Software Pvt. Ltd September 2005  \u2013  December 2008  (3 years 4 months) Requirement Gathering \u2022 Document production and functional specification \u2022 Mentor juniors about C++ game Engine and AS3 \u2022 Product Design and Development \u2022 Unit Tests \n\uf0a7\tReal Arcade game distribution application migration tool. [C++, ATL-COM and STL] \n\uf0a7\tActiveX for Gamepad Interface with Flash games.[ windows SDK (C++), DirectInput and AS3].  \n\uf0a7\tEnhanced and modified existing Real Time Strategy Torque game engine (C++). That includes different collision based system. Modifying engine for visual effects and modifying the existing physics to suit the requirement. During this project I learnt the working of Multiplayer system. \n\uf0a7\tMini 3D games for Interaction labs to demonstrate a HID that measures the amount of force the user applies and translates the force into game play. \n\uf0a7\tMultiplayer poker card game for social Network. [AS3 and SmartFox server]. \n\uf0a7\tManaged Team and was also active developer for application named Look at my Garb using AS3 for social Network (Facebook) for Numetricks. The application consists of tool \u2018BookMarklets\u2019 that can sniff images from other sites.[ AS3, Javascript] Senior Software Engineer Codewalla Software Pvt. Ltd September 2005  \u2013  December 2008  (3 years 4 months) Requirement Gathering \u2022 Document production and functional specification \u2022 Mentor juniors about C++ game Engine and AS3 \u2022 Product Design and Development \u2022 Unit Tests \n\uf0a7\tReal Arcade game distribution application migration tool. [C++, ATL-COM and STL] \n\uf0a7\tActiveX for Gamepad Interface with Flash games.[ windows SDK (C++), DirectInput and AS3].  \n\uf0a7\tEnhanced and modified existing Real Time Strategy Torque game engine (C++). That includes different collision based system. Modifying engine for visual effects and modifying the existing physics to suit the requirement. During this project I learnt the working of Multiplayer system. \n\uf0a7\tMini 3D games for Interaction labs to demonstrate a HID that measures the amount of force the user applies and translates the force into game play. \n\uf0a7\tMultiplayer poker card game for social Network. [AS3 and SmartFox server]. \n\uf0a7\tManaged Team and was also active developer for application named Look at my Garb using AS3 for social Network (Facebook) for Numetricks. The application consists of tool \u2018BookMarklets\u2019 that can sniff images from other sites.[ AS3, Javascript] Skills C# C++ XML JavaScript C Visual Studio SQL Programming MySQL Skills  C# C++ XML JavaScript C Visual Studio SQL Programming MySQL C# C++ XML JavaScript C Visual Studio SQL Programming MySQL C# C++ XML JavaScript C Visual Studio SQL Programming MySQL Education The University of Texas at Dallas Master's of Science,  Computer Science 2009  \u2013 2011 PUNE UNIVERSITY Bachelor of Science,  Computer Science and Engineering 2001  \u2013 2005 The University of Texas at Dallas Master's of Science,  Computer Science 2009  \u2013 2011 The University of Texas at Dallas Master's of Science,  Computer Science 2009  \u2013 2011 The University of Texas at Dallas Master's of Science,  Computer Science 2009  \u2013 2011 PUNE UNIVERSITY Bachelor of Science,  Computer Science and Engineering 2001  \u2013 2005 PUNE UNIVERSITY Bachelor of Science,  Computer Science and Engineering 2001  \u2013 2005 PUNE UNIVERSITY Bachelor of Science,  Computer Science and Engineering 2001  \u2013 2005 ", "Summary Software developer. Experience in development of applications for mobile devices. Interested in computer graphics, application for smart devices, parallel computing and software design. Summary Software developer. Experience in development of applications for mobile devices. Interested in computer graphics, application for smart devices, parallel computing and software design. Software developer. Experience in development of applications for mobile devices. Interested in computer graphics, application for smart devices, parallel computing and software design. Software developer. Experience in development of applications for mobile devices. Interested in computer graphics, application for smart devices, parallel computing and software design. Experience Graphics Hardware Engineer Intel Corporation September 2011  \u2013 Present (4 years) Folsom, CA Graphics and GPGPU workloads analysis for 3D graphics applications under Android (OGLES) and OpenCL (Windows). Tasks include producing API traces for analysis and workload characterization. \nDevelopment of GPGPU trace validation methodology, to ensure that trace is functionally correct and ready for GPU simulator consumption. \nAutomation of GPGPU trace capture methodology and workload analysis. Software Developer Epic August 2010  \u2013  August 2011  (1 year 1 month) Verona, WI In charge of performance analysis for anesthesia module of big Electronic Medical Record (EMR) system. \nDeveloped in VB 6 and Intersystems Cach\u00e9 (M programming, server side). \nMaintenance and fixes to previous and current versions of the product, mainly on the server side using M programming language. Software Architect Inflection Point Systems September 2008  \u2013  August 2009  (1 year) Development of testing infrastructure for high performance middleware software. Developed using C/C++ in Windows and Linux platforms. Senior Software Developer Inflection Point Systems November 2004  \u2013  September 2008  (3 years 11 months) Maintained support tools for real time middleware product. Developed mainly in C/C++ in Windows and Linux platforms. \nDeveloped car navigation system. Developed for Windows platform, using C++ and DirectX. \nMaintained and developed native WM 5 and PPC 2003 mobile phone applications with C/C++.  \nDeveloped telephony application using TAPI as the main API. \nDeveloped games using Flash as the web front making use of web services to communicate with the business logic in the backend. Software Developer (Junior) Terra Networks Mexico October 2003  \u2013  November 2004  (1 year 2 months) Development of web application: The purpose of the project was to enable electronics transactions between partners (like purchase orders) using EDI and XML as document interchange format. The platform used for build the system was ASP.NET, MS SQL Server. \n \nMaintain web applications. Maintain and develop new features to existing products of the company using ASP. Developed using ASP, MS SQL Server. Graphics Hardware Engineer Intel Corporation September 2011  \u2013 Present (4 years) Folsom, CA Graphics and GPGPU workloads analysis for 3D graphics applications under Android (OGLES) and OpenCL (Windows). Tasks include producing API traces for analysis and workload characterization. \nDevelopment of GPGPU trace validation methodology, to ensure that trace is functionally correct and ready for GPU simulator consumption. \nAutomation of GPGPU trace capture methodology and workload analysis. Graphics Hardware Engineer Intel Corporation September 2011  \u2013 Present (4 years) Folsom, CA Graphics and GPGPU workloads analysis for 3D graphics applications under Android (OGLES) and OpenCL (Windows). Tasks include producing API traces for analysis and workload characterization. \nDevelopment of GPGPU trace validation methodology, to ensure that trace is functionally correct and ready for GPU simulator consumption. \nAutomation of GPGPU trace capture methodology and workload analysis. Software Developer Epic August 2010  \u2013  August 2011  (1 year 1 month) Verona, WI In charge of performance analysis for anesthesia module of big Electronic Medical Record (EMR) system. \nDeveloped in VB 6 and Intersystems Cach\u00e9 (M programming, server side). \nMaintenance and fixes to previous and current versions of the product, mainly on the server side using M programming language. Software Developer Epic August 2010  \u2013  August 2011  (1 year 1 month) Verona, WI In charge of performance analysis for anesthesia module of big Electronic Medical Record (EMR) system. \nDeveloped in VB 6 and Intersystems Cach\u00e9 (M programming, server side). \nMaintenance and fixes to previous and current versions of the product, mainly on the server side using M programming language. Software Architect Inflection Point Systems September 2008  \u2013  August 2009  (1 year) Development of testing infrastructure for high performance middleware software. Developed using C/C++ in Windows and Linux platforms. Software Architect Inflection Point Systems September 2008  \u2013  August 2009  (1 year) Development of testing infrastructure for high performance middleware software. Developed using C/C++ in Windows and Linux platforms. Senior Software Developer Inflection Point Systems November 2004  \u2013  September 2008  (3 years 11 months) Maintained support tools for real time middleware product. Developed mainly in C/C++ in Windows and Linux platforms. \nDeveloped car navigation system. Developed for Windows platform, using C++ and DirectX. \nMaintained and developed native WM 5 and PPC 2003 mobile phone applications with C/C++.  \nDeveloped telephony application using TAPI as the main API. \nDeveloped games using Flash as the web front making use of web services to communicate with the business logic in the backend. Senior Software Developer Inflection Point Systems November 2004  \u2013  September 2008  (3 years 11 months) Maintained support tools for real time middleware product. Developed mainly in C/C++ in Windows and Linux platforms. \nDeveloped car navigation system. Developed for Windows platform, using C++ and DirectX. \nMaintained and developed native WM 5 and PPC 2003 mobile phone applications with C/C++.  \nDeveloped telephony application using TAPI as the main API. \nDeveloped games using Flash as the web front making use of web services to communicate with the business logic in the backend. Software Developer (Junior) Terra Networks Mexico October 2003  \u2013  November 2004  (1 year 2 months) Development of web application: The purpose of the project was to enable electronics transactions between partners (like purchase orders) using EDI and XML as document interchange format. The platform used for build the system was ASP.NET, MS SQL Server. \n \nMaintain web applications. Maintain and develop new features to existing products of the company using ASP. Developed using ASP, MS SQL Server. Software Developer (Junior) Terra Networks Mexico October 2003  \u2013  November 2004  (1 year 2 months) Development of web application: The purpose of the project was to enable electronics transactions between partners (like purchase orders) using EDI and XML as document interchange format. The platform used for build the system was ASP.NET, MS SQL Server. \n \nMaintain web applications. Maintain and develop new features to existing products of the company using ASP. Developed using ASP, MS SQL Server. Languages English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills OpenCL Powershell OpenGL C C++ Perl Software Design Java Linux Programming Skills  OpenCL Powershell OpenGL C C++ Perl Software Design Java Linux Programming OpenCL Powershell OpenGL C C++ Perl Software Design Java Linux Programming OpenCL Powershell OpenGL C C++ Perl Software Design Java Linux Programming Education Cornell University M.Eng.,  Computer Science 2009  \u2013 2010 - Developed a particle system in OpenGL / C++ using Qt framework.  \n- Developed a small game using OpenGL, taking advantage of GLSL develop different lighting models. Written in Java. \n- Tester in the NSF Computer Science Exploration Grant won by Cornell University\u00a0$10,000,000, 5 year NSF Grant for the creation of the Field of Computational Sustainability Development of 5 Edutainment Video Games providing an empowering Middle School focused experience in Computer Science. Instituto Tecnol\u00f3gico y de Estudios Superiores de Monterrey BSEE,  Electronic Systems 1998  \u2013 2003 Cornell University M.Eng.,  Computer Science 2009  \u2013 2010 - Developed a particle system in OpenGL / C++ using Qt framework.  \n- Developed a small game using OpenGL, taking advantage of GLSL develop different lighting models. Written in Java. \n- Tester in the NSF Computer Science Exploration Grant won by Cornell University\u00a0$10,000,000, 5 year NSF Grant for the creation of the Field of Computational Sustainability Development of 5 Edutainment Video Games providing an empowering Middle School focused experience in Computer Science. Cornell University M.Eng.,  Computer Science 2009  \u2013 2010 - Developed a particle system in OpenGL / C++ using Qt framework.  \n- Developed a small game using OpenGL, taking advantage of GLSL develop different lighting models. Written in Java. \n- Tester in the NSF Computer Science Exploration Grant won by Cornell University\u00a0$10,000,000, 5 year NSF Grant for the creation of the Field of Computational Sustainability Development of 5 Edutainment Video Games providing an empowering Middle School focused experience in Computer Science. Cornell University M.Eng.,  Computer Science 2009  \u2013 2010 - Developed a particle system in OpenGL / C++ using Qt framework.  \n- Developed a small game using OpenGL, taking advantage of GLSL develop different lighting models. Written in Java. \n- Tester in the NSF Computer Science Exploration Grant won by Cornell University\u00a0$10,000,000, 5 year NSF Grant for the creation of the Field of Computational Sustainability Development of 5 Edutainment Video Games providing an empowering Middle School focused experience in Computer Science. Instituto Tecnol\u00f3gico y de Estudios Superiores de Monterrey BSEE,  Electronic Systems 1998  \u2013 2003 Instituto Tecnol\u00f3gico y de Estudios Superiores de Monterrey BSEE,  Electronic Systems 1998  \u2013 2003 Instituto Tecnol\u00f3gico y de Estudios Superiores de Monterrey BSEE,  Electronic Systems 1998  \u2013 2003 ", "Experience Graphics Hardware Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Graphics Hardware Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Graphics Hardware Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging Skills  VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging Education Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 ", "Experience Graphics Hardware Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Folsom CA Technician Intel Corp. October 2006  \u2013  April 2012  (5 years 7 months) Graphics Hardware Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Folsom CA Graphics Hardware Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Folsom CA Technician Intel Corp. October 2006  \u2013  April 2012  (5 years 7 months) Technician Intel Corp. October 2006  \u2013  April 2012  (5 years 7 months) Skills Testing Hardware Skills  Testing Hardware Testing Hardware Testing Hardware ", "Summary Seasoned, meticulous software engineer with a continuing fascination with the craft and profession of software development, with a particular interest in its use in creating rich user experiences and 3D graphics applications. Conscientious engineering manager with a track record of developing high-performing teams who value solid software engineering process. \n \nSpecialties: C++, UI software development (various toolkits, most recently Qt), 3D graphics software development (OpenGL), Ruby, software management Summary Seasoned, meticulous software engineer with a continuing fascination with the craft and profession of software development, with a particular interest in its use in creating rich user experiences and 3D graphics applications. Conscientious engineering manager with a track record of developing high-performing teams who value solid software engineering process. \n \nSpecialties: C++, UI software development (various toolkits, most recently Qt), 3D graphics software development (OpenGL), Ruby, software management Seasoned, meticulous software engineer with a continuing fascination with the craft and profession of software development, with a particular interest in its use in creating rich user experiences and 3D graphics applications. Conscientious engineering manager with a track record of developing high-performing teams who value solid software engineering process. \n \nSpecialties: C++, UI software development (various toolkits, most recently Qt), 3D graphics software development (OpenGL), Ruby, software management Seasoned, meticulous software engineer with a continuing fascination with the craft and profession of software development, with a particular interest in its use in creating rich user experiences and 3D graphics applications. Conscientious engineering manager with a track record of developing high-performing teams who value solid software engineering process. \n \nSpecialties: C++, UI software development (various toolkits, most recently Qt), 3D graphics software development (OpenGL), Ruby, software management Skills C++ Software Development Ruby 3D Git Visual C++ C OpenGL Subversion Linux ClearCase Java Windows CE Qt Win32 API SDLC Test Automation Unix Software Engineering User Interface Design Rake Visual Studio Team Management See 8+ \u00a0 \u00a0 See less Skills  C++ Software Development Ruby 3D Git Visual C++ C OpenGL Subversion Linux ClearCase Java Windows CE Qt Win32 API SDLC Test Automation Unix Software Engineering User Interface Design Rake Visual Studio Team Management See 8+ \u00a0 \u00a0 See less C++ Software Development Ruby 3D Git Visual C++ C OpenGL Subversion Linux ClearCase Java Windows CE Qt Win32 API SDLC Test Automation Unix Software Engineering User Interface Design Rake Visual Studio Team Management See 8+ \u00a0 \u00a0 See less C++ Software Development Ruby 3D Git Visual C++ C OpenGL Subversion Linux ClearCase Java Windows CE Qt Win32 API SDLC Test Automation Unix Software Engineering User Interface Design Rake Visual Studio Team Management See 8+ \u00a0 \u00a0 See less ", "Skills ASIC VLSI Verilog SystemVerilog Computer Architecture SoC PCIe Semiconductors Debugging Software Project... Skills  ASIC VLSI Verilog SystemVerilog Computer Architecture SoC PCIe Semiconductors Debugging Software Project... ASIC VLSI Verilog SystemVerilog Computer Architecture SoC PCIe Semiconductors Debugging Software Project... ASIC VLSI Verilog SystemVerilog Computer Architecture SoC PCIe Semiconductors Debugging Software Project... ", "Skills Embedded Systems Embedded Software Data Structures C Unix Debugging Embedded C VLSI Shell Scripting Perl RTOS Skills  Embedded Systems Embedded Software Data Structures C Unix Debugging Embedded C VLSI Shell Scripting Perl RTOS Embedded Systems Embedded Software Data Structures C Unix Debugging Embedded C VLSI Shell Scripting Perl RTOS Embedded Systems Embedded Software Data Structures C Unix Debugging Embedded C VLSI Shell Scripting Perl RTOS ", "Summary My research interests lie in the broad fields of Computer Architecture, Micro-Architecture and VLSI Design. I am specifically interested in architecting novel systems that reflect or exploit the characteristics of applications and overcome constraints imposed by technology scaling. I also actively look out for research projects that re-defines micro-architectures for promising emerging technologies. Summary My research interests lie in the broad fields of Computer Architecture, Micro-Architecture and VLSI Design. I am specifically interested in architecting novel systems that reflect or exploit the characteristics of applications and overcome constraints imposed by technology scaling. I also actively look out for research projects that re-defines micro-architectures for promising emerging technologies. My research interests lie in the broad fields of Computer Architecture, Micro-Architecture and VLSI Design. I am specifically interested in architecting novel systems that reflect or exploit the characteristics of applications and overcome constraints imposed by technology scaling. I also actively look out for research projects that re-defines micro-architectures for promising emerging technologies. My research interests lie in the broad fields of Computer Architecture, Micro-Architecture and VLSI Design. I am specifically interested in architecting novel systems that reflect or exploit the characteristics of applications and overcome constraints imposed by technology scaling. I also actively look out for research projects that re-defines micro-architectures for promising emerging technologies. Experience Graphics Hardware Engineer Intel Corporation February 2015  \u2013 Present (7 months) Banagalore Graduate Research Assistant University of Michigan September 2013  \u2013  October 2014  (1 year 2 months) Graphics Hardware Engineer Intel Corporation January 2012  \u2013  August 2013  (1 year 8 months) Folsom, CA Research Assistant Penn State University August 2009  \u2013  December 2011  (2 years 5 months) Microsystems Design Lab, Dept. of Computer Science & Engineering R&D Intern, Design Flow Department Taiwan Semiconductor Manufacturing Company (TSMC) July 2011  \u2013  August 2011  (2 months) Hsinchu, Taiwan Teaching Assistant Pennsylvania State University August 2009  \u2013  December 2009  (5 months) Department of Computer Science & Engineering Undergraduate Research Trainee Waran Research Foundation July 2007  \u2013  August 2009  (2 years 2 months) Graphics Hardware Engineer Intel Corporation February 2015  \u2013 Present (7 months) Banagalore Graphics Hardware Engineer Intel Corporation February 2015  \u2013 Present (7 months) Banagalore Graduate Research Assistant University of Michigan September 2013  \u2013  October 2014  (1 year 2 months) Graduate Research Assistant University of Michigan September 2013  \u2013  October 2014  (1 year 2 months) Graphics Hardware Engineer Intel Corporation January 2012  \u2013  August 2013  (1 year 8 months) Folsom, CA Graphics Hardware Engineer Intel Corporation January 2012  \u2013  August 2013  (1 year 8 months) Folsom, CA Research Assistant Penn State University August 2009  \u2013  December 2011  (2 years 5 months) Microsystems Design Lab, Dept. of Computer Science & Engineering Research Assistant Penn State University August 2009  \u2013  December 2011  (2 years 5 months) Microsystems Design Lab, Dept. of Computer Science & Engineering R&D Intern, Design Flow Department Taiwan Semiconductor Manufacturing Company (TSMC) July 2011  \u2013  August 2011  (2 months) Hsinchu, Taiwan R&D Intern, Design Flow Department Taiwan Semiconductor Manufacturing Company (TSMC) July 2011  \u2013  August 2011  (2 months) Hsinchu, Taiwan Teaching Assistant Pennsylvania State University August 2009  \u2013  December 2009  (5 months) Department of Computer Science & Engineering Teaching Assistant Pennsylvania State University August 2009  \u2013  December 2009  (5 months) Department of Computer Science & Engineering Undergraduate Research Trainee Waran Research Foundation July 2007  \u2013  August 2009  (2 years 2 months) Undergraduate Research Trainee Waran Research Foundation July 2007  \u2013  August 2009  (2 years 2 months) Skills Computer Architecture Microarchitecture GPU Architecture Circuit Design Power Estimation Low-power Design Linux EDA Verilog FPGA VLSI RTL verification C/C++ STL SystemVerilog Verilog-A Perl Design Automation OpenAccess Python Synopsys tools Cadence C++ C See 8+ \u00a0 \u00a0 See less Skills  Computer Architecture Microarchitecture GPU Architecture Circuit Design Power Estimation Low-power Design Linux EDA Verilog FPGA VLSI RTL verification C/C++ STL SystemVerilog Verilog-A Perl Design Automation OpenAccess Python Synopsys tools Cadence C++ C See 8+ \u00a0 \u00a0 See less Computer Architecture Microarchitecture GPU Architecture Circuit Design Power Estimation Low-power Design Linux EDA Verilog FPGA VLSI RTL verification C/C++ STL SystemVerilog Verilog-A Perl Design Automation OpenAccess Python Synopsys tools Cadence C++ C See 8+ \u00a0 \u00a0 See less Computer Architecture Microarchitecture GPU Architecture Circuit Design Power Estimation Low-power Design Linux EDA Verilog FPGA VLSI RTL verification C/C++ STL SystemVerilog Verilog-A Perl Design Automation OpenAccess Python Synopsys tools Cadence C++ C See 8+ \u00a0 \u00a0 See less Education University of Michigan Doctor of Philosophy (PhD) - Incomplete 2013  \u2013 2017 Penn State University MS 2009  \u2013 2011 Sri Venkateswara College of Engineering, (Affliated to Anna University) B.E 2005  \u2013 2009 Padma Seshadri Bala Bhavan Senior Secondary School High School 1990  \u2013 2005 University of Michigan Doctor of Philosophy (PhD) - Incomplete 2013  \u2013 2017 University of Michigan Doctor of Philosophy (PhD) - Incomplete 2013  \u2013 2017 University of Michigan Doctor of Philosophy (PhD) - Incomplete 2013  \u2013 2017 Penn State University MS 2009  \u2013 2011 Penn State University MS 2009  \u2013 2011 Penn State University MS 2009  \u2013 2011 Sri Venkateswara College of Engineering, (Affliated to Anna University) B.E 2005  \u2013 2009 Sri Venkateswara College of Engineering, (Affliated to Anna University) B.E 2005  \u2013 2009 Sri Venkateswara College of Engineering, (Affliated to Anna University) B.E 2005  \u2013 2009 Padma Seshadri Bala Bhavan Senior Secondary School High School 1990  \u2013 2005 Padma Seshadri Bala Bhavan Senior Secondary School High School 1990  \u2013 2005 Padma Seshadri Bala Bhavan Senior Secondary School High School 1990  \u2013 2005 Honors & Awards ", "Summary Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Summary Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Experience Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Sacramento, California Area Working with Visual and Parallel Computing Group on RTL Validation of Display Engine Power Management Unit for latest generations of Intel processors. Graduate Intern Technical (Intel Custom Foundry) Intel Corporation September 2014  \u2013  December 2014  (4 months) Hillsboro, OR Developing AMS Simulation/Verification flow in PERL and enabling it in 14nm environment. \nPerforming Prelayout, Postlayout, Aging, EOS simulations on AMS IPs GPIO, DDR, PLL, Thermal Sensor using Hspice and Spectre. Graduate technical Assistant Arizona State University May 2014  \u2013  September 2014  (5 months) Tempe Dynamic Timing Analysis of Dual Modular Redundant RHBD 16x32 Register File. Online Director and video assistant Global Outreach and Extended Education, Arizona State University September 2013  \u2013  September 2014  (1 year 1 month) Tempe,AZ Online lectures recording and video production. Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Sacramento, California Area Working with Visual and Parallel Computing Group on RTL Validation of Display Engine Power Management Unit for latest generations of Intel processors. Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Sacramento, California Area Working with Visual and Parallel Computing Group on RTL Validation of Display Engine Power Management Unit for latest generations of Intel processors. Graduate Intern Technical (Intel Custom Foundry) Intel Corporation September 2014  \u2013  December 2014  (4 months) Hillsboro, OR Developing AMS Simulation/Verification flow in PERL and enabling it in 14nm environment. \nPerforming Prelayout, Postlayout, Aging, EOS simulations on AMS IPs GPIO, DDR, PLL, Thermal Sensor using Hspice and Spectre. Graduate Intern Technical (Intel Custom Foundry) Intel Corporation September 2014  \u2013  December 2014  (4 months) Hillsboro, OR Developing AMS Simulation/Verification flow in PERL and enabling it in 14nm environment. \nPerforming Prelayout, Postlayout, Aging, EOS simulations on AMS IPs GPIO, DDR, PLL, Thermal Sensor using Hspice and Spectre. Graduate technical Assistant Arizona State University May 2014  \u2013  September 2014  (5 months) Tempe Dynamic Timing Analysis of Dual Modular Redundant RHBD 16x32 Register File. Graduate technical Assistant Arizona State University May 2014  \u2013  September 2014  (5 months) Tempe Dynamic Timing Analysis of Dual Modular Redundant RHBD 16x32 Register File. Online Director and video assistant Global Outreach and Extended Education, Arizona State University September 2013  \u2013  September 2014  (1 year 1 month) Tempe,AZ Online lectures recording and video production. Online Director and video assistant Global Outreach and Extended Education, Arizona State University September 2013  \u2013  September 2014  (1 year 1 month) Tempe,AZ Online lectures recording and video production. Languages English Hindi Telugu English Hindi Telugu English Hindi Telugu Skills Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Skills  Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Education Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Honors & Awards ", "Experience Sr. Graphics Hardware Engineer Intel Corporation September 2008  \u2013 Present (7 years) Folsom, CA Graphics Hardware Design Team within the Visual and Parallel Computing Group \nDesign-for-test (DFT): pre-silicon design, validation and post-silicon testing support \nFocused on display subsystem functional testing and test compression mechanisms (such as MISRs) Component Design Engineer Intel Corporation January 2006  \u2013  September 2008  (2 years 9 months) Chandler, AZ Northbridge Chipset Group \nDesign-for-test (DFT): pre-silicon design, validation and post-silicon testing support \nFocused on high-speed serial IO/PHY DFT test mode development and die telemetry mechanisms Sr. Graphics Hardware Engineer Intel Corporation September 2008  \u2013 Present (7 years) Folsom, CA Graphics Hardware Design Team within the Visual and Parallel Computing Group \nDesign-for-test (DFT): pre-silicon design, validation and post-silicon testing support \nFocused on display subsystem functional testing and test compression mechanisms (such as MISRs) Sr. Graphics Hardware Engineer Intel Corporation September 2008  \u2013 Present (7 years) Folsom, CA Graphics Hardware Design Team within the Visual and Parallel Computing Group \nDesign-for-test (DFT): pre-silicon design, validation and post-silicon testing support \nFocused on display subsystem functional testing and test compression mechanisms (such as MISRs) Component Design Engineer Intel Corporation January 2006  \u2013  September 2008  (2 years 9 months) Chandler, AZ Northbridge Chipset Group \nDesign-for-test (DFT): pre-silicon design, validation and post-silicon testing support \nFocused on high-speed serial IO/PHY DFT test mode development and die telemetry mechanisms Component Design Engineer Intel Corporation January 2006  \u2013  September 2008  (2 years 9 months) Chandler, AZ Northbridge Chipset Group \nDesign-for-test (DFT): pre-silicon design, validation and post-silicon testing support \nFocused on high-speed serial IO/PHY DFT test mode development and die telemetry mechanisms Languages English Native or bilingual proficiency Filipino Native or bilingual proficiency English Native or bilingual proficiency Filipino Native or bilingual proficiency English Native or bilingual proficiency Filipino Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Computer Architecture C Parallel Computing ASIC Verilog SystemVerilog Shell Scripting Debugging Perl SoC TCL DFX DFT RTL Verification Skills  Computer Architecture C Parallel Computing ASIC Verilog SystemVerilog Shell Scripting Debugging Perl SoC TCL DFX DFT RTL Verification Computer Architecture C Parallel Computing ASIC Verilog SystemVerilog Shell Scripting Debugging Perl SoC TCL DFX DFT RTL Verification Computer Architecture C Parallel Computing ASIC Verilog SystemVerilog Shell Scripting Debugging Perl SoC TCL DFX DFT RTL Verification Education University of Southern California MS,  Computer Engineering 2005  \u2013 2006 The Johns Hopkins University non-degree,  Computer Engineering 2004  \u2013 2005 University of Maryland Baltimore County non-degree,  Computer Engineering 2004  \u2013 2005 Ateneo de Manila University BS,  Computer Engineering 2002  \u2013 2003 Ateneo de Manila University BS,  Physics 1998  \u2013 2002 Activities and Societies:\u00a0 TheGUIDON (University Publication) University of Southern California MS,  Computer Engineering 2005  \u2013 2006 University of Southern California MS,  Computer Engineering 2005  \u2013 2006 University of Southern California MS,  Computer Engineering 2005  \u2013 2006 The Johns Hopkins University non-degree,  Computer Engineering 2004  \u2013 2005 The Johns Hopkins University non-degree,  Computer Engineering 2004  \u2013 2005 The Johns Hopkins University non-degree,  Computer Engineering 2004  \u2013 2005 University of Maryland Baltimore County non-degree,  Computer Engineering 2004  \u2013 2005 University of Maryland Baltimore County non-degree,  Computer Engineering 2004  \u2013 2005 University of Maryland Baltimore County non-degree,  Computer Engineering 2004  \u2013 2005 Ateneo de Manila University BS,  Computer Engineering 2002  \u2013 2003 Ateneo de Manila University BS,  Computer Engineering 2002  \u2013 2003 Ateneo de Manila University BS,  Computer Engineering 2002  \u2013 2003 Ateneo de Manila University BS,  Physics 1998  \u2013 2002 Activities and Societies:\u00a0 TheGUIDON (University Publication) Ateneo de Manila University BS,  Physics 1998  \u2013 2002 Activities and Societies:\u00a0 TheGUIDON (University Publication) Ateneo de Manila University BS,  Physics 1998  \u2013 2002 Activities and Societies:\u00a0 TheGUIDON (University Publication) Honors & Awards ", "Languages Japanese Japanese Japanese Skills GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less Skills  GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less "]}