$date
	Wed Oct 01 19:45:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module johnson_counter_5bit_tb $end
$var wire 5 ! Q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module johnson_counter_5bit_ins $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 5 $ Q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#2
1"
#4
0"
0#
#6
b10000 !
b10000 $
1"
#8
0"
#10
b11000 !
b11000 $
1"
#12
0"
#14
b11100 !
b11100 $
1"
#16
0"
#18
b11110 !
b11110 $
1"
#20
0"
#22
b11111 !
b11111 $
1"
#24
0"
#26
b1111 !
b1111 $
1"
#28
0"
#30
b111 !
b111 $
1"
#32
0"
#34
b11 !
b11 $
1"
#36
0"
#38
b1 !
b1 $
1"
#40
0"
#42
b0 !
b0 $
1"
#44
0"
