{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490835252579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490835252579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 20:54:12 2017 " "Processing started: Wed Mar 29 20:54:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490835252579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1490835252579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1490835252579 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1490835253536 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490835253546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490835253546 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1490835253546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1490835253546 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490835253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490835253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490835253560 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1490835253560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1490835253578 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 119 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 119 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 5650 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~14 " "Node  \"imem~14\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2301 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~DUPLICATE " "Node  \"PC\[8\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7106 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " Selector58~18 " "Node  \"Selector58~18\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1881 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " ShiftRight0~6 " "Node  \"ShiftRight0~6\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 347 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1671 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~13 " "Node  \"Decoder3~13\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 465 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 3086 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7107 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7104 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~121 " "Node  \"imem~121\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2598 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~4 " "Node  \"imem~4\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2287 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 933 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 934 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7102 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " dojump " "Node  \"dojump\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 355 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1359 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~19 " "Node  \"imem~19\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2306 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7109 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 932 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7105 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\]~DUPLICATE " "Node  \"PC\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7108 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 931 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~89 " "Node  \"imem~89\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2390 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~8 " "Node  \"Decoder3~8\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 465 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 3081 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " mispred " "Node  \"mispred\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1362 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " aluin1_A\[31\]~DUPLICATE " "Node  \"aluin1_A\[31\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7074 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~3 " "Node  \"Decoder3~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 465 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2936 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~5 " "Node  \"imem~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2288 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " imem~11 " "Node  \"imem~11\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2294 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_dbm1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_dbm1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1476 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~12 " "Node  \"Decoder3~12\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 465 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 3085 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_NODES_INFO" " Selector50~3 " "Node  \"Selector50~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2257 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254128 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490835254128 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490835254128 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 5650 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~DUPLICATE " "Node  \"PC\[8\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7106 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~11 " "Node  \"imem~11\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2294 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~19 " "Node  \"imem~19\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2306 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~14 " "Node  \"imem~14\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2301 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~74 " "Node  \"imem~74\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2370 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~5 " "Node  \"imem~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2288 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7107 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~89 " "Node  \"imem~89\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2390 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~121 " "Node  \"imem~121\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2598 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " imem~120 " "Node  \"imem~120\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2597 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 932 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\] " "Node  \"alufunc_A\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1020 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7102 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\] " "Node  \"memaddr_M\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1121 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7104 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1120 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " mispred " "Node  \"mispred\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1362 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[7\] " "Node  \"memaddr_M\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1118 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[9\] " "Node  \"memaddr_M\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1116 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " Selector50~3 " "Node  \"Selector50~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2257 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[10\] " "Node  \"memaddr_M\[10\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1115 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[12\] " "Node  \"memaddr_M\[12\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1113 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " Selector55~5 " "Node  \"Selector55~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1752 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[11\] " "Node  \"memaddr_M\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1114 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[13\] " "Node  \"memaddr_M\[13\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1112 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[2\] " "Node  \"memaddr_M\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1123 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[14\] " "Node  \"memaddr_M\[14\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1111 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " Selector46~2 " "Node  \"Selector46~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2207 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_NODES_INFO" " Selector56~5 " "Node  \"Selector56~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1769 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490835254131 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490835254131 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490835254131 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "169 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 169 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1490835254132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490835254234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 20:54:14 2017 " "Processing ended: Wed Mar 29 20:54:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490835254234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490835254234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490835254234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1490835254234 ""}
