# TCL File Generated by Component Editor 18.1
# Thu May 01 16:08:07 PDT 2025
# DO NOT MODIFY


# 
# snake_fpga "Snake_Game_Driver" v1.0
#  2025.05.01.16:08:07
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module snake_fpga
# 
set_module_property DESCRIPTION ""
set_module_property NAME snake_fpga
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Snake_Game_Driver
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL snake_fpga
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file snake_fpga.sv SYSTEM_VERILOG PATH ../../snake_game/verilog/snake_fpga.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL snake_fpga
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file snake_fpga.sv SYSTEM_VERILOG PATH ../../snake_game/verilog/snake_fpga.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point hps_slave
# 
add_interface hps_slave avalon end
set_interface_property hps_slave addressUnits WORDS
set_interface_property hps_slave associatedClock clock
set_interface_property hps_slave associatedReset reset
set_interface_property hps_slave bitsPerSymbol 8
set_interface_property hps_slave bridgedAddressOffset 0
set_interface_property hps_slave burstOnBurstBoundariesOnly false
set_interface_property hps_slave burstcountUnits WORDS
set_interface_property hps_slave explicitAddressSpan 0
set_interface_property hps_slave holdTime 0
set_interface_property hps_slave linewrapBursts false
set_interface_property hps_slave maximumPendingReadTransactions 0
set_interface_property hps_slave maximumPendingWriteTransactions 0
set_interface_property hps_slave readLatency 0
set_interface_property hps_slave readWaitTime 1
set_interface_property hps_slave setupTime 0
set_interface_property hps_slave timingUnits Cycles
set_interface_property hps_slave writeWaitTime 0
set_interface_property hps_slave ENABLED true
set_interface_property hps_slave EXPORT_OF ""
set_interface_property hps_slave PORT_NAME_MAP ""
set_interface_property hps_slave CMSIS_SVD_VARIABLES ""
set_interface_property hps_slave SVD_ADDRESS_GROUP ""

add_interface_port hps_slave hps_address address Input 4
add_interface_port hps_slave hps_read read Input 1
add_interface_port hps_slave hps_readdata readdata Output 32
add_interface_port hps_slave hps_write write Input 1
add_interface_port hps_slave hps_writedata writedata Input 32
add_interface_port hps_slave hps_waitrequest waitrequest Output 1
set_interface_assignment hps_slave embeddedsw.configuration.isFlash 0
set_interface_assignment hps_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment hps_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment hps_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pixel_master
# 
add_interface pixel_master avalon start
set_interface_property pixel_master addressUnits SYMBOLS
set_interface_property pixel_master associatedClock clock
set_interface_property pixel_master associatedReset reset
set_interface_property pixel_master bitsPerSymbol 8
set_interface_property pixel_master burstOnBurstBoundariesOnly false
set_interface_property pixel_master burstcountUnits WORDS
set_interface_property pixel_master doStreamReads false
set_interface_property pixel_master doStreamWrites false
set_interface_property pixel_master holdTime 0
set_interface_property pixel_master linewrapBursts false
set_interface_property pixel_master maximumPendingReadTransactions 0
set_interface_property pixel_master maximumPendingWriteTransactions 0
set_interface_property pixel_master readLatency 0
set_interface_property pixel_master readWaitTime 1
set_interface_property pixel_master setupTime 0
set_interface_property pixel_master timingUnits Cycles
set_interface_property pixel_master writeWaitTime 0
set_interface_property pixel_master ENABLED true
set_interface_property pixel_master EXPORT_OF ""
set_interface_property pixel_master PORT_NAME_MAP ""
set_interface_property pixel_master CMSIS_SVD_VARIABLES ""
set_interface_property pixel_master SVD_ADDRESS_GROUP ""

add_interface_port pixel_master vga_px_address address Output 32
add_interface_port pixel_master vga_px_read read Output 1
add_interface_port pixel_master vga_px_readdata readdata Input 16
add_interface_port pixel_master vga_px_waitrequest waitrequest Input 1
add_interface_port pixel_master vga_px_write write Output 1
add_interface_port pixel_master vga_px_writedata writedata Output 16


# 
# connection point character_master
# 
add_interface character_master avalon start
set_interface_property character_master addressUnits SYMBOLS
set_interface_property character_master associatedClock clock
set_interface_property character_master associatedReset reset
set_interface_property character_master bitsPerSymbol 8
set_interface_property character_master burstOnBurstBoundariesOnly false
set_interface_property character_master burstcountUnits WORDS
set_interface_property character_master doStreamReads false
set_interface_property character_master doStreamWrites false
set_interface_property character_master holdTime 0
set_interface_property character_master linewrapBursts false
set_interface_property character_master maximumPendingReadTransactions 0
set_interface_property character_master maximumPendingWriteTransactions 0
set_interface_property character_master readLatency 0
set_interface_property character_master readWaitTime 1
set_interface_property character_master setupTime 0
set_interface_property character_master timingUnits Cycles
set_interface_property character_master writeWaitTime 0
set_interface_property character_master ENABLED true
set_interface_property character_master EXPORT_OF ""
set_interface_property character_master PORT_NAME_MAP ""
set_interface_property character_master CMSIS_SVD_VARIABLES ""
set_interface_property character_master SVD_ADDRESS_GROUP ""

add_interface_port character_master vga_ch_address address Output 32
add_interface_port character_master vga_ch_read read Output 1
add_interface_port character_master vga_ch_waitrequest waitrequest Input 1
add_interface_port character_master vga_ch_readdata readdata Input 16
add_interface_port character_master vga_ch_write write Output 1
add_interface_port character_master vga_ch_writedata writedata Output 16

