
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -470 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/pa.fromHdl.tcl
# create_project -name CA-Project -dir "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "PlacaMae.ucf" [current_fileset -constrset]
Adding file 'C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PlacaMae.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ROM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegistoFlags.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PerifericoSaida.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PerifericoEntrada.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PC.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX_R.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX_PC.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BancoRegistos.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RAM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Processador.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MemoriaInstrucoes.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PlacaMae.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top PlacaMae $srcset
# add_files [list {PlacaMae.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/ROM.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/RegistoFlags.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PerifericoSaida.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PerifericoEntrada.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PC.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/MUX_R.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/MUX_PC.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/BancoRegistos.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/ALU.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/RAM.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/Processador.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/MemoriaInstrucoes.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PlacaMae.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PlacaMae.ucf]
Finished Parsing UCF File [C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PlacaMae.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8dc3434c
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 500.137 ; gain = 117.141
update_compile_order -fileset sim_1
startgroup
set_property package_pin R17 [get_ports {PIN[7]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {PIN[6]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {PIN[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {PIN[4]}]
endgroup
startgroup
set_property package_pin K17 [get_ports {PIN[3]}]
endgroup
startgroup
set_property package_pin K18 [get_ports {PIN[2]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {PIN[1]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {PIN[0]}]
endgroup
startgroup
set_property package_pin R4 [get_ports {POUT[7]}]
endgroup
startgroup
set_property package_pin F4 [get_ports {POUT[6]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {POUT[5]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {POUT[4]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {POUT[3]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {POUT[2]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {POUT[1]}]
endgroup
save_constraints
startgroup
set_property package_pin H13 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  clock]]
save_constraints -force
