high speed vlsi architectur handwrit recognit articl present paprica3 vlsiorient architectur realtim process imag implement hacr highspe cascad 32processor vlsi slice architectur base array programm process element instruct set tailor imag process mathemat morpholog neural network emul dedic hardwar featur allow simultan imag acquisit process neural network emul straightforward interfac host pchacr fabric success test clock frequenc 50 mhz board host four chip provid 33 mhz pci interfac manufactur use build beatr ix system recognit handwritten check amount integr imag process neural network algorithm board context analysi techniqu host pc b introduct handwrit recognit 1 2 3 major issu wide rang applic area includ mail address interpret document analysi signatur verif particular bank check process handwritten text recognit deal mani problem appar similar charact unlimit varieti write style habit differ writer also high variabl charact shape issu writer time furthermor rel low qualiti text imag unavoid work partial support eec mepi initi dim103 handwritten charact recognit bank document f gregoretti et al high speed vlsi architectur handwrit recognit presenc background nois variou kind distort instanc poorli written degrad overlap charact make recognit process even difficult amount comput requir reliabl recognit handwritten text therefor high realtim constraint satisfi either use power expens processor develop adhoc vlsi devic cope tight cost size constraint decid develop hacr massiv parallel vlsi imag processor instruct set dedic execut tradit imag process filter imag enhanc mathemat morpholog 5 open close skeleton sever type neurofuzzi network 6 perceptron selforgan map cellular network fuzzi system tailor recognit algorithm architectur capabl hacr base paprica3 dedic architectur deriv enhanc previou work 8 9 10 design use minimums configur consist 1 chip 1 extern ram plu glue logic microprocessor interfac largers configur consist mani cascad chip requir mani extern ram addit global interconnect logic host interfac typic pci configur pci board host four hacr chip togeth requir ram chip imag program memori camera monitor interfac control pci interfac requir logic design manufactur success test one board popul two hacr chip plug host pc use build test beatrix complet system highspe recognit amount bank check mix imag process algorithm neural network context analysi subsystem 3 vlsi devic overal system board pc interfac design parallel develop algorithm beatrix hardwar softwar design influenc much result effici though flexibl implement wide class applic section 2 describ drive applic section 3 4 describ paprica 3 architectur hacr chip respect section 5 describ pci board submit journal vlsi signal process 3 section 6 briefli describ beatrix check recogn end section 7 give measur perform system compar commerci pc drive applic aim work recogn realworld check handwrit assum unbox usual unseg charact word may touch even overlap amount written twice legal amount name liter one courtesi amount name numer one two field place wellknown area check approxim local two area obtain inform contain codelin print bottom check 21 applic requir aim cope tight cost perform requir might make system commerci relev preliminari system analysi point follow requir averag process speed least 3 check per second 5 per second peak reject rate significantli lower 5 error rate approach zero correspond sustain recognit speed 500 charact per second digit alphanumer charact accuraci rate excess 99 cost requir impos higher bound 50 us per chip power dissip 1 w per chip addit one particular applic lowspe lowcost system claim singlechip embed solut far host processor concern select commerci pc standard pci bu oper system could either microsoft window linux choic generalpurpos hybrid architectur paprica3 system tightli interconnect host pc driven observ mani imag process system first process step bitmap level mostli requir simpl oper larg amount data wherea process proce less less data requir 4 f gregoretti et al high speed vlsi architectur handwrit recognit complex oper approach paprica3 tailor fast repetit process elementari pixel imag pc best use complex symbol base oper much reduc amount data feel cooper two system provid best costperform ratio 22 chip requir hacr chip design bear mind follow applicationdepend con straintsrequir ffl cascad hacr implement slice process element pe could fit 100 mm 2 addit chip cascad connect mani ram chip ffl neural network map one pe per neuron highest effici ffl simpl 1bit processor element oper higher resolut comput mean bitseri approach provid best complexityflexibilityperform tradeoff among architectur analyz ffl provis imag process mathemat morpholog 5 neural network 6 emul imag acquisit etc ffl easi interfac host processor possibl pc improv overal ffl highest degre programm keep hardwar complex low level achiev let host pc instead hacr perform number oper normal occur lower rate ffl local global instruct former use implement sort pixel neighborhood latter avail comput global oper summa tion maxima minima winnertakesal etc ffl provis simpl handl extern lookup tabl extern ram rom submit journal vlsi signal process 5 intern regist camera 8bit serial input serial output monitor k line binari imag plane 0 wc unit control process element global commun peq figur 1 gener architectur processor array ffl set extern statu regist hacr accumul neuron output read written parallel host pc ffl set direct binari io channel 66 hacr either interrupt host pc activ stepper motor ccd camera etc 3 architectur descript paprica3 latest compon famili massiv parallel processor architectur 8 9 10 design politecnico di torino shown figur 1 kernel paprica3 compos linear array ident process element pe connect memori via bidirect bu memori store imag intermedi result comput organ word one associ address whose length match array processor word memori contain inform rel one binari pixel plane also call layer one line imag width bu connect array memori number process element therefor word length singl memori cycl requir load store entir line imag 6 f gregoretti et al high speed vlsi architectur handwrit recognit tofrom pe intern regist control unit execut program store instruct memori call writabl control store gener signal control oper process element imag memori architectur element describ typic flow oper consist first transfer one line imag memori array process data final store back result memori accord load execut store process paradigm typic risc processor cycl repeat line entir imag process execut program correspond line number pixel plane given imag absolut memori address comput mean data structur call imag descriptor imag descriptor memori pointer consist two part base address usual repres first line imag two line counter reset increas specifi amount execut program use indic scan differ portion imag instruct set includ sever way modifi sequenti flow control branch taken uncondit basi condit drawn control unit intern regist addit instruct prefix enabl condit one regist control unit dedic implement hardwar loop given iter natur algorithm employ imag process featur greatli enhanc perform architectur two addit convent counter use indic outer loop instruct provid preset increas test valu 31 process element pe compos regist file 1bit execut unit process one pixel line core instruct set base morpholog oper 5 result oper depend processor valu assum pixel given neighborhood case paprica3 reduc 5 theta 5 box sketch grey squar figur 1 morpholog function select chang valu templat encod pixel neighborhood kind requir boolean submit journal vlsi signal process 7 combin instruct set includ also logic algebra oper exor etc use either match input pattern predefin templat comput algebra oper sum differ multipl etc pe 1bit comput element algebra oper comput use bitseri approach processor element valu pixel locat east west direct either 1 2 pixel away obtain direct connect neighbor pe valu pixel north south direct correspond previous process line obtain outlin neighborhood chip implement number intern regist per pe present call morpholog regist mor structur complex simpl memori cell actual compos five 1bit cell sn shift regist connect load oper memori perform data shift northward one posit southmost posit taken new line memori way data 5 theta 5 neighborhood avail insid array pe expens twolin latenc second set regist 48 per pe present call logic regist lor 1bit wide use logic algebra oper 32 video interfac import characterist system integr serialtoparallel io devic call interfac vif connect linear ccd array direct imag input option monitor direct imag output interfac compos two 8bit shift regist serial asynchron loadstor new line inputoutput imag process previousnext line two instruct activ bidirect transfer pe intern regist vif ensur also proper synchron ccd monitor 8 f gregoretti et al high speed vlsi architectur handwrit recognit r r r r r r r r count one reset statu word count r r r r processor figur 2 interprocessor commun mechan statu evalu network b interprocessor commun network 33 interprocessor commun two interprocessor commun mechan avail exchang inform among pe directli connect first mechan consist network call statu evalu network shown figur 2a span extent array processor send 1bit content one regist global network provid statu word summar statu array word divid two field first field compos two global flag name set reset true content specifi regist 1s 0s respect second field count field set equal number process element content specifi regist 1 interprocessor commun mechan use comput global function maxima minima eg emul fuzzi system logic boolean neuron neighborhood commun neuron summat perceptron extern lookup tabl winnertakesal seed propag algorithm mani other global inform may also accumul store extern statu regist file use process condit modifi program flow use mechan prefix condit statu regist also read host processor instanc statu regist use exampl section 2 implement neural network comput degre match imag set templat weight center submit journal vlsi signal process 9 matric second commun mechan interprocessor commun network shown figur 2b allow global multipl commun among cluster pe topolog commun network may vari runtim pe control switch enabl disabl connect one adjac processor pe may thu dynam group cluster pe broadcast regist valu whole cluster singl instruct featur use algorithm involv seed propag techniqu emul pyramid hierarch process cellular neural network local commun short rang neighborhood 34 host interfac host interfac allow host processor access wc intern configur regist hacr stop mode access convent 32bit data bu associ address control line line control hacr run mode use access privat extern imag memori addit control statu bit use exchang inform host processor includ start input line run output line plu anoth six input six output line call host commun channel hcc hcc input line test program execut modifi program flow hcc output line use flag signal certain condit host processor instanc interrupt kernel hardwar implement paprica3 system hacr integr circuit whose block diagram shown figur 3 main compon ffl processor array pa compos process element intern architectur main featur pa pe describ detail section 41 f gregoretti et al high speed vlsi architectur handwrit recognit wc regist extern extern memori host control unit icn data address extern imag memori descriptor imag figur 3 block diagram chip pa direct fast parallel commun channel toward imag memori im current implement extern chip decis keep im outsid chip critic issu direct fast access larg intern memori would allow execut clock cycl load store oper time instruct high process throughput hand cost implement larg memori standard cmo technolog would high fact architectur imap system 15 larg chip data memori employ dedic memori orient fabric process therefor decid implement im extern chip reduc process overhead heavi pipelin intern oper may allow partial overlap memori access execut subsequ instruct ffl control unit cu execut instruct dispatch pa appropri control signal choic implement cu chip pa key characterist paprica3 architectur respect mono bidimension simd machin 11 12 14 15 16 control unit physic distinct form array case maximum clock speed limit ten mhz propag delay control signal control differ process unit may non critic limit system larg submit journal vlsi signal process 11 number pe sinc applic aim real time embed system prefer push limit perform even singlechip system integr cu array mean multiplechip system cu replic chip obviou loss silicon area case consid littl price pay respect possibl increas perform sinc design goal oper frequenc 100 mhz section 42 analyz detail design choic cu intern architectur ffl writabl control store wc 1k word theta 32 bit block instruct store cu fetch instruct choic wc compromis differ constraint first goal execut one instruct per cycl requir instruct memori resid integr circuit cu sinc amount memori may place chip standard cmo technolog limit optim solut would fast associ cach preliminari feasibl studi show cach approach would expens term silicon area slow match target 10 ns cycl time consid imag process algorithm consist sequenc low level step filter convolut etc perform line line whole imag mean block instruct repeat mani time henc chose preload block instruct wc fast static memori fetch instruct instruct one block execut line imag new block instruct load wc ratio load time process time small perform fast cach hit ratio close 1 obtain fraction cost complex ffl icn sen commun network former fulli distribut pe latter compos two part first part distribut collect eval unit see section 41 integr pe second one central compos one count one unit two 32and unit evalu set reset flag 12 f gregoretti et al high speed vlsi architectur handwrit recognit figur 4 microphotograph chip ffl host interfac allow host processor access wc intern configur regist access convent 32bit data bu associ address control line addit interfac handl extern protocol commun pa extern imag memori microphotograph complet chip shown figur 4 chip implement 08 singl poli dual metal cmo technolog total area 99 mm 2 multipl chip may cascad build system larger number process element explain detail section 5 submit journal vlsi signal process 13 execut unit unit match unit comm unit unit regist previou load camera store video next moplop result imag memori match result operand icn neighbour neighbour figur 5 block diagram process element 41 process array process array implement use full custom design style order take advantag regular structur optim area fact process element layout slice sinc pe oper accord simd paradigm control signal common may broadcast simpl abut pe cell unlik block diagram figur 3 array shown singl entiti implement array divid two 16pe subblock clearli visibl top bottom photograph figur 4 way capacit load peak current control line reduc delay optim addit 16 pe block better aspect ratio easili rout automat tool block diagram pe shown figur 5 main compon regist file rf execut unit eu rf introduc section 31 compos two section correspond 48 lor regist 16 mor regist address decod central block order optim area decod select line run whole block lor implement 3port static ram cell allow simultan execut 3 oper 2 read 1 write rf given time 14 f gregoretti et al high speed vlsi architectur handwrit recognit memori imag cell central n nn cell cell cell cell address decod execut unit figur structur mor regist mor regist compos five 1bit ram cell shown figur 6 central cell similar lor cell 3 port four static ram cell singl read port addit cell input port sh allow data shift cell right neighbor singl clock cycl execut load oper imag memori vif lor regist valu 1bit pixel simpli transfer regist one port oper perform mor valu memori vif load sh port leftmost cell content other shift one posit right way central cell contain current pixel imag right cell north neighbor distanc 1 2 left cell south neighbor read oper execut port 1 mor valu cell sent eu execut neighborhood base oper execut time readwrit oper rf worst case lower 10n data latch output global system clock regist file pe integr also one stage vif global point view vif shift regist number stage equal number pe 16 bit word width divid input output section 8bit wide connect respect pixel serial input output devic may clock independ oper vif processor array independ may proceed parallel overlap io process howev synchron one two follow event take place submit journal vlsi signal process 15 ffl full line input data shift input section cu fetch load camera instruct case pe 8 bit input section local vif stage transfer southmost posit first 8 mor regist ffl full line data shift output section vif store video instruct fetch cu happen valu first 8 lor regist transfer parallel output section local stage vif order minim transfer time interconnect area requir input output section local vif stage implement directli insid rf close correspond lor mor regist eu perform oper correspond instruct program data rf control cu compos 4 block ffl lop unit respons logic arithmet oper synthes use standard cell approach final layout rout manual optim area ffl match unit respons match oper base morpholog low level imag process oper basic function comparison given neighborhood pixel vector 3valu templat 0 1 dont care provid cu neighborhood pixel obtain content mor regist pe four neighbor pe order reduc silicon area execut oper singl clock cycl unit implement custom dynam logic ffl comm unit implement standard cell one section icn commun network depict figur 2b ffl eval unit correspond instruct execut take content one regist pe mask content anoth regist send f gregoretti et al high speed vlsi architectur handwrit recognit figur 7 layout process element result central part sen evalu differ field statu word explain next section control unit abl concurr execut one instruct may turn activ differ function unit pe henc order obtain correct execut data pipelin reflect cu put place separ unit data path figur 7 show layout one pe occupi approxim 1 mm 2 silicon area clearli visibl function unit vertic dimens horizont fig 4 control signal run vertic direct across pe may connect abut neighbor layout also show tightli regist file vif io structur integr order obtain high throughput io oper 42 control unit alreadi mention paprica3 exploit spatial parallel due massiv parallel architectur instruct level parallel due pipelin design control unit differ natur instruct execut array execut directli control unit pipelin design particular care architectur implement order obtain best tradeoff complex perform hacr control unit locat chip multichip implement togeth wc thu decentr issu control signal wc load everi algorithm instruct usual execut mani time often thousand time submit journal vlsi signal process 17 per imag case overhead thu reduc order magnitud drawback similar implement wast chip area requir duplic logic still signific technolog use design 08m anticip lower impact deep submicron technolog interconnect logic play major role main drive design pipelin obtain highest perform sequenc instruct use imag process algorithm includ among other sequenc morpholog oper loop entir imag bitseri compu tation although rel frequenc global scalar instruct far less array instruct sometim long latenc due global natur may impos sever constraint execut instruct neg impact overal perform neglect execut would therefor certainli lead suboptim design reason pipelin logic divid two section partial collaps implement better exploit hardwar resourc first section deal scalar global oper design convent mono function queue second section control execut array oper employ complex multifunct pipelin increas instruct level parallel sophist conflict resolut mechan despit implement singl continu structur two section design oper independ synchron mean mutual exclus share resourc execut instruct involv array global scalar oper 421 pipelin implement figur 8 show first section pipelin togeth support regist dot line repres data flow block line repres flow instruct code first stage pipelin respons load instruct program memori order achiev high clock rate spite rel slow memori instruct fetch two time techniqu known doubl fetch entir mechan handl stage rest pipelin appear memori abl f gregoretti et al high speed vlsi architectur handwrit recognit mn decod im statu word id stop regist sum statu regist host system ext connect imag desc cd stage second section progr mem figur 8 first section pipelin deliv one instruct per clock cycl drawback techniqu increas penalti due control conflict requir invalid initi stage pipelin exampl branch taken problem typic superpipelin architectur queue deep loop control bitseri morpholog comput subject problem benefit obtain higher clock rate achiev doubl fetch techniqu would certainli offset increas penalti reason stage j pipelin dedic support hardwar loop mechan control program counter minim neg effect number instruct loop even one instruct pipelin abl deliv one instruct per clock cycl control overhead case penalti one clock cycl per iter id stage scalar instruct get execut leav pipelin array instruct dispatch ar queue comput effect address intern regist imag memori figur 9 show second section pipelin stage cd dedic conflict resolut explain later rest pipelin multifunct queue branch queue dedic particular featur array particular se control statu evalu co interprocessor commun mechan submit journal vlsi signal process 19 cd ow co mu sm ss ar3 acc figur 9 second section pipelin sequenc orbpexow execut array oper first read intern regist propag data neighborhood comput result oper final write back result intern regist mu handl access imag memori final sllv sssv path follow instruct control vif multifunct natur pipelin presenc differ execut stage includ id scalar instruct possibl instruct execut order although architectur still issu one instruct per clock cycl featur enhanc tempor parallel therefor perform addit mention earlier first second section pipelin decoupl stall second doesnt halt execut scalar instruct first impact sequenti part algorithm minim 422 conflict resolut concurr execut instruct give rise conflict pipelin must resolv effici way section present mechan employ resolv conflict involv intern regist multifunct queue essenti two way detect conflict condit f gregoretti et al high speed vlsi architectur handwrit recognit scoreboard method scoreboard method conflict resolv singl pipelin stage tabl call scoreboard contain entri resourc architectur eg regist everi instruct enter execut stage verifi avail sourc destin operand permiss obtain get possess regist scoreboard resourc releas execut complet tomasulo algorithm tomasulo algorithm conflict resolut distribut pipelin exampl stage respons read operand check avail abil stage write sinc resolut distribut resourc reserv actual need instruct allow proceed even part requir operand avail advantag scoreboard method much simpler implement tradedoff higher throughput achiev tomasulo algorithm hacr adopt combin two approach tradit implement scoreboard basic map set flag signal avail particular regist read write given number regist architectur distribut access map would use tomasulo algorithm result big slow implement solut build map repres regist rather interact among instruct differ stage pipelin cd stage instruct compar effect address operand instruct follow stage pipelin pictur right instruct build map stage pipelin mark flag activ flag map mean potenti conflict instruct own map instruct stage pipelin correspond flag conflict potenti instruct build map yet rout stage operand need later time instruct give rise conflict might alreadi left pipelin submit journal vlsi signal process 21 instruct leav cd stage bring map addit cycl flag map updat reflect chang state pipelin ie flag rout map stage correspond instruct end instruct correspond flag leav pipelin flag clear map note instruct differ copi map reflect fact conflict express preced relat involv two instruct time data collect instruct map use establish whether certain operand avail certain time thu implement tomasulo techniqu note howev optim approach collect size map much smaller regist map approxim one third case updat flag much simpler implement multipl index access scoreboard stage assum 2 clock cycl access time imag memori pipelin measur perform 2 clock cycl per instruct real applic condit speedup obtain respect convent nonpipelin control run similar clock speed close 6 use aggress optim techniqu softwar may improv number 5 pci board design pci board host four hacr chip larg imag memori program memori system control statu regist file pci interfac piggyback connector provid direct interfac input imag devic linear scanner video camera output devic video monitor bu driver clock gener synchron logic also part board block diagram board depict figur 10 imag memori fast static ram 15 ns access time 256k theta 32 theta n bit n number hacr chip instal one 32bit memori modul associ chip memori exclus use array program execut 22 f gregoretti et al high speed vlsi architectur handwrit recognit figur 10 system block diagram memori map pc pci interfac stop mode isol mean bidirect driver extern program memori static memori modul analog use imag memori use store complet hacr program map pc address space stop mode system control autonom transfer intern writabl control store correct instruct block program execut continu repeat program even long download pc array output complet word system control everi time complet execut activ program block complet word contain code direct system control load new block specif address signal program complet anomali pc system control provid sever function contain set regist memori map pc address space alway access enabl system manag also respons control piggyback board dedic imag acquisit display debug applic sometim desir test algorithm welldefin set imag abl without modifi hacr program system control provid mean exclud piggyback io board give pc access vif pc write data regist system control shift vif vif output also redirect pc memori locat test purpos submit journal vlsi signal process 23 differ type video io board connect piggyback video con nector connector make avail interfac board video signal vif structur host commun channel sever control line system con troller defin simpl interfac digit video input camera scanner digit video output monitor input data shift hacr asynchron use pixel clock provid video sourc end line handshak protocol insur data miss overwritten anoth handshak protocol allow interfac read array output video line soon avail frame buffer memori dac simpl scan logic need provid analog video signal output monitor statu regist file srf use accumul broadcast global inform collect statu evalu network describ section 3 execut eval instruct everi hacr chip use statu evalu network calcul statu word assert dedic output line suspend program execut eval line first chip connect system control system control use bu read statu word everi chip count field accumul set reset field and detect allon allzero condit address field eval instruct retriev first chip use store result correspond statu regist result also propag chip resum program execut test result condit instruct basic mechan use reset accumul normal read content specif regist special srf oper interrupt pc correspond statu regist write thu allow nonlinear custom function implement softwar pc use accumul valu statu regist srf use object classif algorithm everi regist store degre match imag differ templat analyz srf pc interpret imag content accordingli design pci board cope avail chip limit frequenc 4550mhz futur one run 100mhz clock obtain system pci clock done avoid synchron problem pci interfac rest system interact array clock deriv pci clock f gregoretti et al high speed vlsi architectur handwrit recognit figur 11 pci board pll multipli pll gener 33 50 66 99mhz frequenc jumper configur 33mhz pci clock known phase relationship high frequenc signal feed differ hacr chip abl compens differ pcb line length clock signal compli stringent requir clock load delay pci specif found use adopt skew buffer control clock signal feed differ devic pll devic four output frequenc input one delay presett via jumper way possibl compens pcb transmiss delay clock signal onetoon connect avoid multipl reflect line longer centimet seri termin sourc match pcb line imped high frequenc signal run intern layer pcb shield ground power suppli plane limit emi pci interfac pci target capabl conform pci 21 specif board regist memori map pci memori address space form contigu 8 mb memori block board interrupt pc signal error condit end run permit nonstandard srf oper pci interfac system control srf implement use singl fpga altera 10k30 provid intern memori block avail larg number gate solut adopt submit journal vlsi signal process 25 cost reason flexibl photograph pci board shown figur 11 6 applic implement section describ beatrix implement propos handwrit recogn pci board popul two hacr chip name 64 pe 0 2 highspe chip total 2 mb imag memori 256 kword program memori 256 statu regist 66 direct io channel direct interfac imag scanner pci interfac host 100 mhz pentium pc system test section 7 show perform see also 3 addit detail complet recogn algorithm perform 61 system descript beatrix integr four logic subsystem cascad 3 mechan optic scanner acquir bitmap imag check imag preprocessor preliminari imag filter scale threshold neural subsystem base ensembl morpholog featur extractor neurofuzzi network detect charact center provid hypothes recognit detect charact context analysi subsystem base lexic syntact analyz neural subsystem carri prerecognit individu charact base integr segment recognit techniqu 7 legal courtesi amount preprocess recogn independ charact level two stream inform sent common context analysi subsystem exploit mutual redund context analysi subsystem combin candid charact guid mutual redund present legal courtesi amount produc hypothes amount correct error made neural subsystem alon imag preprocessor neural subsystem execut paprica3 system name pci board context analysi subsystem execut extern pen 26 f gregoretti et al high speed vlsi architectur handwrit recognit tium processor implement type algorithm effici 62 imag preprocessor first preprocess subsystem imag preprocessor consist block describ ffl window extractor acquir input imag scanner resolut approxim 200 dpi 16 gray level scanner 876pixel ccd line camera scan mechan imag right left due practic reason speed 2m equival 700 characterss fig 12a imag acquisit perform vif parallel process whole imag line acquir one clock cycl ffl filter block comput simpl lowpass filter 3 theta 3 pixel kernel fig 12b bright block compens nonuniform detector sensit paper color fig 12c ffl threshold block convert grayscal imag bw imag comparison adapt threshold fig 12d ffl thin block reduc width stroke 1 pixel fig 12f thin morpholog oper 5 reduc width line preserv stroke connect ffl baselin block detect baselin handwritten text horizont stripe intersect text known posit fig 12f ffl featur block detect extract imag set 12 stroke featur help charact recognit shown fig 12h cross block detect four left right top bottom concav termin stroke eight main direct ffl featur reduct zoom compress block reduc respect number featur remov redund useless one vertic size manuscript submit journal vlsi signal process 27 c f figur 12 preprocess step handwritten imag easi exampl origin imag 200 dpi 16 gray level b lowpass filter imag c compens bright threshold spot nois remov f thin 6 step g find baselin left side imag featur detect featur tag small cross compress approxim 2530 pixel overal size manuscript linear factor 2 mean adhoc topolog transform preserv imag shape although preserv connect fig 12i preprocess step bw imag readi follow neural recognit step see section 63 imag reduc size 14 theta 252 pixel courtesi legal amount respect number gray level 2 stroke thick 1 pixel nois remov tabl 1 list execut time individu block 63 neural subsystem neural subsystem made two cascad subsystem name center detector charact recogn see 3 detail algorithm implement 28 f gregoretti et al high speed vlsi architectur handwrit recognit block tabl 1 list execut time individu block ffl center detector scan preprocess compress imag right left mechan reason extract slide window fix size tri locat charact detect posit center base type quantiti mutual posit detect featur note window without stroke immedi skip contain use inform line skip low one clock cycl ffl charact recogn recogn individu pseudocharact use hybrid approach mix featurebas 2 neural 1 recogn first featur extract featur block use identifi easytorecogn charact instanc 0 6 9 digit written well enough straightforward fast analysi main featur stroke suffici recogn charact high accuraci charact difficult recogn use featur instanc digit 4 7 type 1 recogn easili use neural techniqu charact recogn use featur isol pass neural network adhoc 2layer wrbf 4 train appropri train set therefor charact recogn made two block name featurebas recogn neural recogn one optim recogn particular subset whole alphabet charact recogn trigger pseudocharact center detect center detector shown tabl 1 charact recogn slowest piec code fortun run rel low rate name everi 15 line averag therefor effect comput time limit submit journal vlsi signal process 29 perform tabl 1 list execut time variou process block exampl present section 2 figur given system 64 pe name 2 chip run 33 mhz program also test pentium 100 mhz sparc station 10 use algorithm base mathemat morpholog well suit specif problem bitmap process charact recognit program filter bright threshold zoom center detector charact recogn could implement effici sequenti comput use tradit method adhoc program also implement pentium perform list tabl 1 comparison seen perform paprica3 100 1000 time faster pentium 100 mhz sparc station nearli program consid improv factor reduc five fold pentium 500 mhz use comparison tabl 2 list execut time singlechip paprica3 system run 100 mhz wellknown neural algorithm perceptron mlp kohonen map 6 mathemat oper implement bitseri fashion system perform depend heavili input weight resolut furthermor best perform obtain number either neuron input match number pe overal recognit accuraci beatrix quot see 3 compar exist handwrit recognit system system achiev much lower price f gregoretti et al high speed vlsi architectur handwrit recognit worst case morphol adhoc morphol imag preprocessor sline mscheck sline sline sline bright 590 118 1970 320 1660 featur 610 122 9490 10430 zoom 448 896 820 160 760 compress 616 1232 21350 24950 paprica3 pentium 100 mhz worst case morphol adhoc neural subsystem mspsdchar mscheck mscheck mscheck recogn recogn neural yy 336 1614 13440 total recogn 114 5454 27840 tabl 1 averag execut time variou process step process courtesi amount compress act imag zoom averag factor 32 therefor process time scale accordingli yy charact recogn act time per pseudocharact name everi 15 line averag submit journal vlsi signal process 31 neural network paradigm intern weight extern weight mcp mcup mcp mcup adapt learn rate neighborhood kohonen neuron 8 input 8 bitsinput 5 theta 5 neighborhood 90 tabl 2 perform beatrix system singlechip configur name run 100 mhz either intern weight max 60 bitsneuron extern weight size limit mcp mcup stand respect mega connect per second mega connect updat per second 8 conclus hardwar implement point view origin goal reach particular main full custom block memori pa design verifi simul oper within ns clock cycl worst case whole chip fulli function maximum frequenc 50 mhz due strict deadlin avail fund chip fabric reduc time avail optim cu layout basi backannot simul moreov clearli visibl microphotograph figur 4 larg area approxim wast mainli due limit tool employ place rout phase cu synthes standard cell librari form hdl descript led larg increas ratio cu area pa area preliminari test new tool shown current layout size could reduc approxim 15 would allow place board singl chip system integr version statu regist file 17 design order minim compon singl chip system current technolog evolut vlsi circuit preliminari evalu made f gregoretti et al high speed vlsi architectur handwrit recognit 035 technolog shown singl chip system could integr 64 pe srf 64 kbit imag memori make possibl realli fulli integr system handwritten charact recognit system perform concern perform beatrix system shown propos paprica3 architectur even mediums configur outperform pentium processor much factor ten addit recognit accuraci beatrix compar much expens system addit develop environ imag process languag describ develop explicitli paprica3 allow straightforward design new mathemat morpholog imag process algorithm reduc design time new algorithm r offlin cursiv script word recognit invari handwrit featur use cursivescript recognit highspe recognit handwritten amount italian check weight radial basi function improv pattern recognit signal process imag analysi mathemat morpholog neural network comprehens foundat chip set implement parallel cellular architectur design implement paprica parallel architectur implement slim array processor linear array parallel imag processor slimii paprica simd array critic review perspect effici imag process algorithm scan line array processor 384 gip integr memori array processor 64 process element 2mb sram array processor gener purpos digit imag compress intellig regist file neural process applic tr offlin cursiv script word recognit effici imag process algorithm scan line array processor evolut paprica system design implement paprica parallel architectur highspe recognit handwritten amount italian check neural network implement slim array processor recognitionbas segment onlin handprint word linear array parallel imag processor