// Seed: 2492333123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = 1 - id_10;
  wire id_11;
  assign id_3 = 1;
  id_12 :
  assert property (@(posedge id_7 or id_10) id_8)
  else;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_2
  );
endmodule
