#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: addr[3].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1190$lo3.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input at (19,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:7430 side:TOP (19,0))                                    0.000     0.078
| (CHANX:719680 L4 length:3 (19,0)->(22,0))                      0.120     0.198
| (CHANY:1208772 L4 length:3 (22,1)->(22,4))                     0.120     0.318
| (IPIN:36874 side:RIGHT (22,1))                                 0.164     0.482
| (intra 'clb' routing)                                          0.293     0.775
$abc$1190$lo3.D[0] (dffsre at (22,1))                            0.000     0.775
data arrival time                                                          0.775

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo3.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.332


#Path 2
Startpoint: addr[4].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1190$lo4.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input at (20,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:7802 side:TOP (20,0))                                    0.000     0.078
| (CHANX:719736 L4 length:3 (20,0)->(23,0))                      0.120     0.198
| (CHANY:1208664 L1 length:0 (22,1)->(22,1))                     0.108     0.306
| (CHANX:725583 L1 length:0 (22,1)->(22,1))                      0.108     0.414
| (IPIN:36854 side:TOP (22,1))                                   0.164     0.578
| (intra 'clb' routing)                                          0.203     0.781
$abc$1190$lo4.D[0] (dffsre at (22,1))                            0.000     0.781
data arrival time                                                          0.781

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo4.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.326


#Path 3
Startpoint: addr[2].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1190$lo2.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input at (19,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:7412 side:TOP (19,0))                                    0.000     0.078
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                      0.120     0.198
| (CHANY:1208790 L4 length:2 (22,1)->(22,3))                     0.120     0.318
| (IPIN:36875 side:RIGHT (22,1))                                 0.164     0.482
| (intra 'clb' routing)                                          0.343     0.825
$abc$1190$lo2.D[0] (dffsre at (22,1))                            0.000     0.825
data arrival time                                                          0.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo2.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.282


#Path 4
Startpoint: addr[6].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1190$lo6.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input at (21,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:8206 side:TOP (21,0))                                    0.000     0.078
| (CHANX:719824 L4 length:3 (21,0)->(24,0))                      0.120     0.198
| (CHANY:1208710 L4 length:2 (22,1)->(22,3))                     0.120     0.318
| (CHANX:725585 L1 length:0 (22,1)->(22,1))                      0.108     0.426
| (IPIN:36855 side:TOP (22,1))                                   0.164     0.590
| (intra 'clb' routing)                                          0.253     0.843
$abc$1190$lo6.D[0] (dffsre at (22,1))                            0.000     0.843
data arrival time                                                          0.843

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo6.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.843
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 5
Startpoint: addr[9].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : $abc$1190$lo9.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input at (22,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:8626 side:TOP (22,0))                                    0.000     0.078
| (CHANX:719869 L1 length:0 (22,0)->(22,0))                      0.108     0.186
| (CHANY:1203814 L1 length:0 (21,1)->(21,1))                     0.108     0.294
| (CHANX:725606 L4 length:3 (22,1)->(25,1))                      0.120     0.414
| (IPIN:36857 side:TOP (22,1))                                   0.164     0.578
| (intra 'clb' routing)                                          0.343     0.921
$abc$1190$lo9.D[0] (dffsre at (22,1))                            0.000     0.921
data arrival time                                                          0.921

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo9.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.186


#Path 6
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1190$lo7.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input at (21,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:8222 side:TOP (21,0))                                    0.000     0.078
| (CHANX:719828 L4 length:3 (21,0)->(24,0))                      0.120     0.198
| (CHANX:719840 L1 length:0 (22,0)->(22,0))                      0.108     0.306
| (CHANY:1208648 L1 length:0 (22,1)->(22,1))                     0.108     0.414
| (IPIN:36870 side:RIGHT (22,1))                                 0.164     0.578
| (intra 'clb' routing)                                          0.343     0.921
$abc$1190$lo7.D[0] (dffsre at (22,1))                            0.000     0.921
data arrival time                                                          0.921

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo7.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.186


#Path 7
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1190$lo1.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input at (18,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:7030 side:TOP (18,0))                                    0.000     0.078
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                      0.120     0.198
| (CHANY:1203902 L4 length:0 (21,1)->(21,1))                     0.120     0.318
| (CHANX:725578 L1 length:0 (22,1)->(22,1))                      0.108     0.426
| (CHANY:1208661 L1 length:0 (22,1)->(22,1))                     0.108     0.534
| (IPIN:36876 side:RIGHT (22,1))                                 0.164     0.698
| (intra 'clb' routing)                                          0.293     0.991
$abc$1190$lo1.D[0] (dffsre at (22,1))                            0.000     0.991
data arrival time                                                          0.991

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo1.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          0.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.116


#Path 8
Startpoint: addr[0].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1190$lo0.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input at (18,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:7014 side:TOP (18,0))                                    0.000     0.078
| (CHANX:719614 L4 length:3 (18,0)->(21,0))                      0.120     0.198
| (CHANY:1203906 L4 length:2 (21,1)->(21,3))                     0.120     0.318
| (CHANX:725626 L4 length:3 (22,1)->(25,1))                      0.120     0.438
| (CHANY:1208655 L1 length:0 (22,1)->(22,1))                     0.108     0.546
| (IPIN:36873 side:RIGHT (22,1))                                 0.164     0.710
| (intra 'clb' routing)                                          0.293     1.003
$abc$1190$lo0.D[0] (dffsre at (22,1))                            0.000     1.003
data arrival time                                                          1.003

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo0.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.104


#Path 9
Startpoint: addr[8].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : $abc$1190$lo8.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input at (22,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:8608 side:TOP (22,0))                                    0.000     0.078
| (CHANX:719910 L4 length:3 (22,0)->(25,0))                      0.120     0.198
| (CHANY:1208750 L4 length:2 (22,1)->(22,3))                     0.120     0.318
| (CHANX:725399 L4 length:3 (22,1)->(19,1))                      0.120     0.438
| (IPIN:36849 side:TOP (22,1))                                   0.164     0.602
| (intra 'clb' routing)                                          0.403     1.005
$abc$1190$lo8.D[0] (dffsre at (22,1))                            0.000     1.005
data arrival time                                                          1.005

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo8.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.102


#Path 10
Startpoint: addr[5].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1190$lo5.D[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input at (20,0))                              0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:7838 side:TOP (20,0))                                    0.000     0.078
| (CHANX:719700 L1 length:0 (20,0)->(20,0))                      0.108     0.186
| (CHANY:1199104 L4 length:1 (20,1)->(20,2))                     0.120     0.306
| (CHANX:731286 L4 length:3 (21,2)->(24,2))                      0.120     0.426
| (CHANY:1203999 L1 length:0 (21,2)->(21,2))                     0.108     0.534
| (CHANX:725596 L1 length:0 (22,1)->(22,1))                      0.108     0.642
| (CHANY:1208679 L1 length:0 (22,1)->(22,1))                     0.108     0.750
| (IPIN:36885 side:RIGHT (22,1))                                 0.164     0.914
| (intra 'clb' routing)                                          0.203     1.117
$abc$1190$lo5.D[0] (dffsre at (22,1))                            0.000     1.117
data arrival time                                                          1.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo5.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.990


#Path 11
Startpoint: di[27].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$lo07.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[27].inpad[0] (.input at (15,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:5826 side:TOP (15,0))                                    0.000     0.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                      0.120     0.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                     0.120     0.318
| (CHANX:736860 L4 length:3 (19,3)->(22,3))                      0.120     0.438
| (CHANY:1204128 L1 length:0 (21,4)->(21,4))                     0.108     0.546
| (CHANX:742788 L4 length:3 (22,4)->(25,4))                      0.120     0.666
| (CHANY:1223327 L4 length:3 (25,4)->(25,1))                     0.120     0.786
| (CHANX:725898 L4 length:3 (26,1)->(29,1))                      0.120     0.906
| (IPIN:38530 side:TOP (29,1))                                   0.164     1.070
| (intra 'clb' routing)                                          0.203     1.273
$abc$1058$lo07.D[0] (dffsre at (29,1))                           0.000     1.273
data arrival time                                                          1.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo07.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.834


#Path 12
Startpoint: di[28].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$lo08.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[28].inpad[0] (.input at (16,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:6206 side:TOP (16,0))                                    0.000     0.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                      0.120     0.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                     0.120     0.318
| (CHANX:736848 L4 length:3 (19,3)->(22,3))                      0.120     0.438
| (CHANX:737064 L4 length:3 (22,3)->(25,3))                      0.120     0.558
| (CHANX:737280 L4 length:3 (25,3)->(28,3))                      0.120     0.678
| (CHANY:1228185 L4 length:2 (26,3)->(26,1))                     0.120     0.798
| (CHANX:725968 L4 length:3 (27,1)->(30,1))                      0.120     0.918
| (IPIN:38525 side:TOP (29,1))                                   0.164     1.082
| (intra 'clb' routing)                                          0.203     1.285
$abc$1058$lo08.D[0] (dffsre at (29,1))                          -0.000     1.285
data arrival time                                                          1.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo08.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.822


#Path 13
Startpoint: di[12].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$lo29.D[0] (dffsre at (23,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[12].inpad[0] (.input at (8,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:3014 side:TOP (8,0))                                     0.000     0.078
| (CHANX:718884 L4 length:3 (8,0)->(11,0))                       0.120     0.198
| (CHANX:719100 L4 length:3 (11,0)->(14,0))                      0.120     0.318
| (CHANX:719316 L4 length:3 (14,0)->(17,0))                      0.120     0.438
| (CHANX:719532 L4 length:3 (17,0)->(20,0))                      0.120     0.558
| (CHANY:1199056 L4 length:1 (20,1)->(20,2))                     0.120     0.678
| (CHANX:725562 L4 length:3 (21,1)->(24,1))                      0.120     0.798
| (CHANX:725668 L1 length:0 (23,1)->(23,1))                      0.108     0.906
| (IPIN:36981 side:TOP (23,1))                                   0.164     1.070
| (intra 'clb' routing)                                          0.253     1.323
$abc$1058$lo29.D[0] (dffsre at (23,1))                          -0.000     1.323
data arrival time                                                          1.323

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo29.C[0] (dffsre at (23,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.784


#Path 14
Startpoint: di[21].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$lo01.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[21].inpad[0] (.input at (12,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:4622 side:TOP (12,0))                                    0.000     0.078
| (CHANX:719190 L4 length:3 (12,0)->(15,0))                      0.120     0.198
| (CHANY:1174738 L4 length:2 (15,1)->(15,3))                     0.120     0.318
| (CHANX:725188 L4 length:3 (16,1)->(19,1))                      0.120     0.438
| (CHANX:725412 L4 length:3 (19,1)->(22,1))                      0.120     0.558
| (CHANY:1203984 L1 length:0 (21,2)->(21,2))                     0.108     0.666
| (CHANX:731340 L4 length:3 (22,2)->(25,2))                      0.120     0.786
| (CHANY:1223323 L4 length:1 (25,2)->(25,1))                     0.120     0.906
| (IPIN:37927 side:RIGHT (25,1))                                 0.164     1.070
| (intra 'clb' routing)                                          0.343     1.413
$abc$1058$lo01.D[0] (dffsre at (25,1))                          -0.000     1.413
data arrival time                                                          1.413

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo01.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.694


#Path 15
Startpoint: di[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$lo31.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[17].inpad[0] (.input at (10,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:3826 side:TOP (10,0))                                    0.000     0.078
| (CHANX:719028 L4 length:3 (10,0)->(13,0))                      0.120     0.198
| (CHANX:719244 L4 length:3 (13,0)->(16,0))                      0.120     0.318
| (CHANX:719460 L4 length:3 (16,0)->(19,0))                      0.120     0.438
| (CHANX:719676 L4 length:3 (19,0)->(22,0))                      0.120     0.558
| (CHANX:719892 L4 length:3 (22,0)->(25,0))                      0.120     0.678
| (CHANY:1218420 L4 length:3 (24,1)->(24,4))                     0.120     0.798
| (CHANX:725792 L1 length:0 (25,1)->(25,1))                      0.108     0.906
| (IPIN:37903 side:TOP (25,1))                                   0.164     1.070
| (intra 'clb' routing)                                          0.403     1.473
$abc$1058$lo31.D[0] (dffsre at (25,1))                          -0.000     1.473
data arrival time                                                          1.473

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo31.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.634


#Path 16
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo7.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo7.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo7.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 17
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo6.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo6.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo6.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 18
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo5.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo5.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo5.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 19
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo4.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo4.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo4.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 20
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo3.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo3.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo3.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 21
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo2.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo2.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo2.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 22
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo1.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo1.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo1.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 23
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo0.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo0.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo0.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 24
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo9.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo9.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo9.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 25
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1190$lo8.E[0] (dffsre at (22,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (IPIN:36868 side:TOP (22,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.038     1.480
$abc$1190$lo8.E[0] (dffsre at (22,1))                            0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1190$lo8.C[0] (dffsre at (22,1))                            0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.011     2.089
data required time                                                         2.089
--------------------------------------------------------------------------------
data required time                                                        -2.089
data arrival time                                                          1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.609


#Path 26
Startpoint: di[30].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$lo10.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[30].inpad[0] (.input at (17,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:6610 side:TOP (17,0))                                    0.000     0.078
| (CHANX:719540 L4 length:3 (17,0)->(20,0))                      0.120     0.198
| (CHANY:1194144 L4 length:3 (19,1)->(19,4))                     0.120     0.318
| (CHANX:742614 L1 length:0 (20,4)->(20,4))                      0.108     0.426
| (CHANY:1199374 L4 length:3 (20,5)->(20,8))                     0.120     0.546
| (CHANX:754156 L4 length:3 (21,6)->(24,6))                      0.120     0.666
| (CHANY:1218663 L4 length:3 (24,6)->(24,3))                     0.120     0.786
| (CHANX:731548 L4 length:3 (25,2)->(28,2))                      0.120     0.906
| (CHANY:1237871 L4 length:1 (28,2)->(28,1))                     0.120     1.026
| (CHANX:726086 L1 length:0 (29,1)->(29,1))                      0.108     1.134
| (IPIN:38532 side:TOP (29,1))                                   0.164     1.298
| (intra 'clb' routing)                                          0.203     1.501
$abc$1058$lo10.D[0] (dffsre at (29,1))                           0.000     1.501
data arrival time                                                          1.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo10.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.606


#Path 27
Startpoint: di[18].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$lo26.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[18].inpad[0] (.input at (11,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:4208 side:TOP (11,0))                                    0.000     0.078
| (CHANX:719106 L4 length:3 (11,0)->(14,0))                      0.120     0.198
| (CHANX:719334 L4 length:3 (14,0)->(17,0))                      0.120     0.318
| (CHANY:1184458 L4 length:2 (17,1)->(17,3))                     0.120     0.438
| (CHANX:731058 L4 length:3 (18,2)->(21,2))                      0.120     0.558
| (CHANY:1204054 L1 length:0 (21,3)->(21,3))                     0.108     0.666
| (CHANX:737066 L4 length:3 (22,3)->(25,3))                      0.120     0.786
| (CHANX:737138 L4 length:3 (23,3)->(26,3))                      0.120     0.906
| (CHANY:1228193 L4 length:2 (26,3)->(26,1))                     0.120     1.026
| (IPIN:38044 side:RIGHT (26,1))                                 0.164     1.190
| (intra 'clb' routing)                                          0.343     1.533
$abc$1058$lo26.D[0] (dffsre at (26,1))                           0.000     1.533
data arrival time                                                          1.533

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo26.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.574


#Path 28
Startpoint: di[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$lo22.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[3].inpad[0] (.input at (3,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:1038 side:TOP (3,0))                                     0.000     0.078
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                        0.120     0.198
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                        0.120     0.318
| (CHANX:718956 L4 length:3 (9,0)->(12,0))                       0.120     0.438
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                      0.120     0.558
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                      0.120     0.678
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                      0.120     0.798
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                      0.120     0.918
| (CHANY:1218496 L4 length:1 (24,1)->(24,2))                     0.120     1.038
| (CHANX:725850 L4 length:3 (25,1)->(28,1))                      0.120     1.158
| (IPIN:38030 side:TOP (26,1))                                   0.164     1.322
| (intra 'clb' routing)                                          0.253     1.575
$abc$1058$lo22.D[0] (dffsre at (26,1))                           0.000     1.575
data arrival time                                                          1.575

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo22.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.575
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.532


#Path 29
Startpoint: di[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$lo30.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[15].inpad[0] (.input at (9,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:3434 side:TOP (9,0))                                     0.000     0.078
| (CHANX:718964 L4 length:3 (9,0)->(12,0))                       0.120     0.198
| (CHANY:1160168 L4 length:1 (12,1)->(12,2))                     0.120     0.318
| (CHANX:724980 L4 length:3 (13,1)->(16,1))                      0.120     0.438
| (CHANY:1179629 L4 length:0 (16,1)->(16,1))                     0.120     0.558
| (CHANX:719550 L4 length:3 (17,0)->(20,0))                      0.120     0.678
| (CHANY:1199038 L4 length:2 (20,1)->(20,3))                     0.120     0.798
| (CHANX:725548 L4 length:3 (21,1)->(24,1))                      0.120     0.918
| (CHANX:725772 L4 length:3 (24,1)->(27,1))                      0.120     1.038
| (IPIN:38019 side:TOP (26,1))                                   0.164     1.202
| (intra 'clb' routing)                                          0.403     1.605
$abc$1058$lo30.D[0] (dffsre at (26,1))                           0.000     1.605
data arrival time                                                          1.605

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo30.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.605
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.502


#Path 30
Startpoint: di[24].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$lo04.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[24].inpad[0] (.input at (14,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:5404 side:TOP (14,0))                                    0.000     0.078
| (CHANX:719330 L4 length:3 (14,0)->(17,0))                      0.120     0.198
| (CHANY:1179582 L4 length:2 (16,1)->(16,3))                     0.120     0.318
| (CHANX:730974 L4 length:3 (17,2)->(20,2))                      0.120     0.438
| (CHANY:1199206 L1 length:0 (20,3)->(20,3))                     0.108     0.546
| (CHANX:736982 L4 length:3 (21,3)->(24,3))                      0.120     0.666
| (CHANY:1208992 L1 length:0 (22,4)->(22,4))                     0.108     0.774
| (CHANX:742856 L4 length:3 (23,4)->(26,4))                      0.120     0.894
| (CHANX:743064 L4 length:3 (26,4)->(29,4))                      0.120     1.014
| (CHANY:1242719 L4 length:3 (29,4)->(29,1))                     0.120     1.134
| (CHANX:726079 L1 length:0 (29,1)->(29,1))                      0.108     1.242
| (IPIN:38528 side:TOP (29,1))                                   0.164     1.406
| (intra 'clb' routing)                                          0.203     1.609
$abc$1058$lo04.D[0] (dffsre at (29,1))                           0.000     1.609
data arrival time                                                          1.609

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo04.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.498


#Path 31
Startpoint: di[25].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$lo05.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[25].inpad[0] (.input at (14,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:5424 side:TOP (14,0))                                    0.000     0.078
| (CHANX:719302 L4 length:3 (14,0)->(17,0))                      0.120     0.198
| (CHANY:1179498 L1 length:0 (16,1)->(16,1))                     0.108     0.306
| (CHANX:725262 L4 length:3 (17,1)->(20,1))                      0.120     0.426
| (CHANY:1199122 L1 length:0 (20,2)->(20,2))                     0.108     0.534
| (CHANX:731270 L4 length:3 (21,2)->(24,2))                      0.120     0.654
| (CHANX:731342 L4 length:3 (22,2)->(25,2))                      0.120     0.774
| (CHANY:1223498 L1 length:0 (25,3)->(25,3))                     0.108     0.882
| (CHANX:737350 L4 length:3 (26,3)->(29,3))                      0.120     1.002
| (CHANY:1242757 L4 length:2 (29,3)->(29,1))                     0.120     1.122
| (IPIN:38556 side:RIGHT (29,1))                                 0.164     1.286
| (intra 'clb' routing)                                          0.343     1.629
$abc$1058$lo05.D[0] (dffsre at (29,1))                          -0.000     1.629
data arrival time                                                          1.629

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo05.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.478


#Path 32
Startpoint: di[20].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$lo00.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[20].inpad[0] (.input at (12,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:4604 side:TOP (12,0))                                    0.000     0.078
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                      0.120     0.198
| (CHANY:1174744 L4 length:3 (15,1)->(15,4))                     0.120     0.318
| (CHANX:730918 L4 length:3 (16,2)->(19,2))                      0.120     0.438
| (CHANY:1189470 L1 length:0 (18,3)->(18,3))                     0.108     0.546
| (CHANX:736854 L4 length:3 (19,3)->(22,3))                      0.120     0.666
| (CHANX:737008 L4 length:3 (21,3)->(24,3))                      0.120     0.786
| (CHANY:1213789 L1 length:0 (23,3)->(23,3))                     0.108     0.894
| (CHANX:731462 L1 length:0 (24,2)->(24,2))                      0.108     1.002
| (CHANY:1218577 L1 length:0 (24,2)->(24,2))                     0.108     1.110
| (CHANX:725810 L1 length:0 (25,1)->(25,1))                      0.108     1.218
| (IPIN:37912 side:TOP (25,1))                                   0.164     1.382
| (intra 'clb' routing)                                          0.253     1.635
$abc$1058$lo00.D[0] (dffsre at (25,1))                           0.000     1.635
data arrival time                                                          1.635

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo00.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.472


#Path 33
Startpoint: di[29].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$lo09.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[29].inpad[0] (.input at (16,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:6222 side:TOP (16,0))                                    0.000     0.078
| (CHANX:719456 L4 length:3 (16,0)->(19,0))                      0.120     0.198
| (CHANY:1194200 L4 length:3 (19,1)->(19,4))                     0.120     0.318
| (CHANX:725420 L1 length:0 (20,1)->(20,1))                      0.108     0.426
| (CHANY:1199108 L1 length:0 (20,2)->(20,2))                     0.108     0.534
| (CHANX:731284 L4 length:3 (21,2)->(24,2))                      0.120     0.654
| (CHANY:1218624 L1 length:0 (24,3)->(24,3))                     0.108     0.762
| (CHANX:737292 L4 length:3 (25,3)->(28,3))                      0.120     0.882
| (CHANY:1237953 L4 length:2 (28,3)->(28,1))                     0.120     1.002
| (CHANX:720346 L1 length:0 (29,0)->(29,0))                      0.108     1.110
| (CHANY:1242846 L4 length:0 (29,1)->(29,1))                     0.120     1.230
| (IPIN:38563 side:RIGHT (29,1))                                 0.164     1.394
| (intra 'clb' routing)                                          0.253     1.647
$abc$1058$lo09.D[0] (dffsre at (29,1))                          -0.000     1.647
data arrival time                                                          1.647

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo09.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.647
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.460


#Path 34
Startpoint: di[31].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$lo11.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[31].inpad[0] (.input at (17,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:6634 side:TOP (17,0))                                    0.000     0.078
| (CHANX:719480 L1 length:0 (17,0)->(17,0))                      0.108     0.186
| (CHANY:1184348 L1 length:0 (17,1)->(17,1))                     0.108     0.294
| (CHANX:725344 L4 length:3 (18,1)->(21,1))                      0.120     0.414
| (CHANY:1199136 L1 length:0 (20,2)->(20,2))                     0.108     0.522
| (CHANX:731256 L4 length:3 (21,2)->(24,2))                      0.120     0.642
| (CHANY:1218652 L1 length:0 (24,3)->(24,3))                     0.108     0.750
| (CHANX:737264 L4 length:3 (25,3)->(28,3))                      0.120     0.870
| (CHANY:1233205 L1 length:0 (27,3)->(27,3))                     0.108     0.978
| (CHANX:731726 L1 length:0 (28,2)->(28,2))                      0.108     1.086
| (CHANY:1237993 L1 length:0 (28,2)->(28,2))                     0.108     1.194
| (CHANX:726074 L1 length:0 (29,1)->(29,1))                      0.108     1.302
| (IPIN:38526 side:TOP (29,1))                                   0.164     1.466
| (intra 'clb' routing)                                          0.203     1.669
$abc$1058$lo11.D[0] (dffsre at (29,1))                           0.000     1.669
data arrival time                                                          1.669

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo11.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.669
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.438


#Path 35
Startpoint: di[23].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$lo03.D[0] (dffsre at (23,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[23].inpad[0] (.input at (13,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:5026 side:TOP (13,0))                                    0.000     0.078
| (CHANX:719221 L1 length:0 (13,0)->(13,0))                      0.108     0.186
| (CHANY:1160074 L1 length:0 (12,1)->(12,1))                     0.108     0.294
| (CHANX:724958 L4 length:3 (13,1)->(16,1))                      0.120     0.414
| (CHANY:1179698 L1 length:0 (16,2)->(16,2))                     0.108     0.522
| (CHANX:730966 L4 length:3 (17,2)->(20,2))                      0.120     0.642
| (CHANY:1194330 L1 length:0 (19,3)->(19,3))                     0.108     0.750
| (CHANX:736926 L4 length:3 (20,3)->(23,3))                      0.120     0.870
| (CHANY:1208825 L4 length:2 (22,3)->(22,1))                     0.120     0.990
| (CHANX:719946 L1 length:0 (23,0)->(23,0))                      0.108     1.098
| (CHANY:1213654 L4 length:0 (23,1)->(23,1))                     0.120     1.218
| (IPIN:36997 side:RIGHT (23,1))                                 0.164     1.382
| (intra 'clb' routing)                                          0.293     1.675
$abc$1058$lo03.D[0] (dffsre at (23,1))                           0.000     1.675
data arrival time                                                          1.675

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo03.C[0] (dffsre at (23,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.675
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.432


#Path 36
Startpoint: di[4].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$lo21.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[4].inpad[0] (.input at (4,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:1406 side:TOP (4,0))                                     0.000     0.078
| (CHANX:718600 L4 length:3 (4,0)->(7,0))                        0.120     0.198
| (CHANX:718824 L4 length:3 (7,0)->(10,0))                       0.120     0.318
| (CHANY:1150444 L4 length:3 (10,1)->(10,4))                     0.120     0.438
| (CHANX:724832 L4 length:3 (11,1)->(14,1))                      0.120     0.558
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                     0.120     0.678
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                      0.120     0.798
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                      0.120     0.918
| (CHANX:719764 L4 length:3 (20,0)->(23,0))                      0.120     1.038
| (CHANY:1208748 L4 length:3 (22,1)->(22,4))                     0.120     1.158
| (CHANX:725684 L4 length:3 (23,1)->(26,1))                      0.120     1.278
| (IPIN:38028 side:TOP (26,1))                                   0.164     1.442
| (intra 'clb' routing)                                          0.253     1.695
$abc$1058$lo21.D[0] (dffsre at (26,1))                           0.000     1.695
data arrival time                                                          1.695

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo21.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.412


#Path 37
Startpoint: di[16].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$lo32.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[16].inpad[0] (.input at (10,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:3806 side:TOP (10,0))                                    0.000     0.078
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                      0.120     0.198
| (CHANY:1165020 L4 length:1 (13,1)->(13,2))                     0.120     0.318
| (CHANX:725046 L4 length:3 (14,1)->(17,1))                      0.120     0.438
| (CHANY:1184542 L1 length:0 (17,2)->(17,2))                     0.108     0.546
| (CHANX:731054 L4 length:3 (18,2)->(21,2))                      0.120     0.666
| (CHANX:731126 L4 length:3 (19,2)->(22,2))                      0.120     0.786
| (CHANX:731272 L4 length:3 (21,2)->(24,2))                      0.120     0.906
| (CHANY:1218479 L4 length:1 (24,2)->(24,1))                     0.120     1.026
| (CHANX:720096 L4 length:3 (25,0)->(28,0))                      0.120     1.146
| (CHANY:1232964 L1 length:0 (27,1)->(27,1))                     0.108     1.254
| (CHANX:726048 L4 length:3 (28,1)->(31,1))                      0.120     1.374
| (IPIN:38524 side:TOP (29,1))                                   0.164     1.538
| (intra 'clb' routing)                                          0.203     1.741
$abc$1058$lo32.D[0] (dffsre at (29,1))                           0.000     1.741
data arrival time                                                          1.741

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo32.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.741
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.366


#Path 38
Startpoint: di[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$lo28.D[0] (dffsre at (23,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[13].inpad[0] (.input at (8,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:3032 side:TOP (8,0))                                     0.000     0.078
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                       0.120     0.198
| (CHANX:719118 L4 length:3 (11,0)->(14,0))                      0.120     0.318
| (CHANY:1169878 L4 length:2 (14,1)->(14,3))                     0.120     0.438
| (CHANX:725116 L4 length:3 (15,1)->(18,1))                      0.120     0.558
| (CHANY:1189404 L1 length:0 (18,2)->(18,2))                     0.108     0.666
| (CHANX:731124 L4 length:3 (19,2)->(22,2))                      0.120     0.786
| (CHANY:1199023 L4 length:1 (20,2)->(20,1))                     0.120     0.906
| (CHANX:725534 L4 length:3 (21,1)->(24,1))                      0.120     1.026
| (CHANX:725656 L1 length:0 (23,1)->(23,1))                      0.108     1.134
| (CHANY:1213527 L1 length:0 (23,1)->(23,1))                     0.108     1.242
| (IPIN:36999 side:RIGHT (23,1))                                 0.164     1.406
| (intra 'clb' routing)                                          0.343     1.749
$abc$1058$lo28.D[0] (dffsre at (23,1))                           0.000     1.749
data arrival time                                                          1.749

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo28.C[0] (dffsre at (23,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.358


#Path 39
Startpoint: di[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$lo25.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[19].inpad[0] (.input at (11,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:4228 side:TOP (11,0))                                    0.000     0.078
| (CHANX:719114 L4 length:3 (11,0)->(14,0))                      0.120     0.198
| (CHANY:1165002 L4 length:2 (13,1)->(13,3))                     0.120     0.318
| (CHANX:730758 L4 length:3 (14,2)->(17,2))                      0.120     0.438
| (CHANY:1184626 L1 length:0 (17,3)->(17,3))                     0.108     0.546
| (CHANX:736766 L4 length:3 (18,3)->(21,3))                      0.120     0.666
| (CHANY:1204142 L1 length:0 (21,4)->(21,4))                     0.108     0.774
| (CHANX:742774 L4 length:3 (22,4)->(25,4))                      0.120     0.894
| (CHANY:1223271 L4 length:3 (25,4)->(25,1))                     0.120     1.014
| (CHANX:731578 L1 length:0 (26,2)->(26,2))                      0.108     1.122
| (CHANY:1228269 L1 length:0 (26,2)->(26,2))                     0.108     1.230
| (CHANX:725853 L1 length:0 (26,1)->(26,1))                      0.108     1.338
| (IPIN:38035 side:TOP (26,1))                                   0.164     1.502
| (intra 'clb' routing)                                          0.253     1.755
$abc$1058$lo25.D[0] (dffsre at (26,1))                           0.000     1.755
data arrival time                                                          1.755

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo25.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.352


#Path 40
Startpoint: di[22].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$lo02.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[22].inpad[0] (.input at (13,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:5002 side:TOP (13,0))                                    0.000     0.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                      0.120     0.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                     0.120     0.318
| (CHANY:1179822 L1 length:0 (16,4)->(16,4))                     0.108     0.426
| (CHANX:742434 L4 length:3 (17,4)->(20,4))                      0.120     0.546
| (CHANY:1199338 L1 length:0 (20,5)->(20,5))                     0.108     0.654
| (CHANX:748442 L4 length:3 (21,5)->(24,5))                      0.120     0.774
| (CHANY:1204310 L4 length:3 (21,6)->(21,9))                     0.120     0.894
| (CHANX:754238 L4 length:3 (22,6)->(25,6))                      0.120     1.014
| (CHANY:1218679 L4 length:3 (24,6)->(24,3))                     0.120     1.134
| (CHANY:1218539 L4 length:3 (24,4)->(24,1))                     0.120     1.254
| (CHANX:725808 L1 length:0 (25,1)->(25,1))                      0.108     1.362
| (IPIN:37911 side:TOP (25,1))                                   0.164     1.526
| (intra 'clb' routing)                                          0.253     1.779
$abc$1058$lo02.D[0] (dffsre at (25,1))                           0.000     1.779
data arrival time                                                          1.779

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo02.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.328


#Path 41
Startpoint: di[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : $abc$1058$lo16.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[9].inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:2238 side:TOP (6,0))                                     0.000     0.078
| (CHANX:718750 L4 length:3 (6,0)->(9,0))                        0.120     0.198
| (CHANY:1145586 L4 length:2 (9,1)->(9,3))                       0.120     0.318
| (CHANX:724762 L4 length:3 (10,1)->(13,1))                      0.120     0.438
| (CHANY:1165041 L4 length:0 (13,1)->(13,1))                     0.120     0.558
| (CHANX:719326 L4 length:3 (14,0)->(17,0))                      0.120     0.678
| (CHANY:1184466 L4 length:2 (17,1)->(17,3))                     0.120     0.798
| (CHANX:725338 L4 length:3 (18,1)->(21,1))                      0.120     0.918
| (CHANY:1203978 L1 length:0 (21,2)->(21,2))                     0.108     1.026
| (CHANX:731346 L4 length:3 (22,2)->(25,2))                      0.120     1.146
| (CHANY:1223347 L4 length:1 (25,2)->(25,1))                     0.120     1.266
| (CHANX:725625 L4 length:3 (25,1)->(22,1))                      0.120     1.386
| (IPIN:37913 side:TOP (25,1))                                   0.164     1.550
| (intra 'clb' routing)                                          0.253     1.803
$abc$1058$lo16.D[0] (dffsre at (25,1))                           0.000     1.803
data arrival time                                                          1.803

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo16.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.803
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.304


#Path 42
Startpoint: di[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$lo20.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[5].inpad[0] (.input at (4,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:1426 side:TOP (4,0))                                     0.000     0.078
| (CHANX:718608 L4 length:3 (4,0)->(7,0))                        0.120     0.198
| (CHANY:1135864 L4 length:3 (7,1)->(7,4))                       0.120     0.318
| (CHANX:724616 L4 length:3 (8,1)->(11,1))                       0.120     0.438
| (CHANY:1155313 L4 length:0 (11,1)->(11,1))                     0.120     0.558
| (CHANX:719174 L4 length:3 (12,0)->(15,0))                      0.120     0.678
| (CHANX:719394 L4 length:3 (15,0)->(18,0))                      0.120     0.798
| (CHANX:719622 L4 length:3 (18,0)->(21,0))                      0.120     0.918
| (CHANY:1203898 L4 length:2 (21,1)->(21,3))                     0.120     1.038
| (CHANX:725620 L4 length:3 (22,1)->(25,1))                      0.120     1.158
| (CHANX:725770 L4 length:3 (24,1)->(27,1))                      0.120     1.278
| (CHANY:1228099 L1 length:0 (26,1)->(26,1))                     0.108     1.386
| (IPIN:38047 side:RIGHT (26,1))                                 0.164     1.550
| (intra 'clb' routing)                                          0.343     1.893
$abc$1058$lo20.D[0] (dffsre at (26,1))                           0.000     1.893
data arrival time                                                          1.893

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo20.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.214


#Path 43
Startpoint: di[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : $abc$1058$lo18.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[7].inpad[0] (.input at (5,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:1836 side:TOP (5,0))                                     0.000     0.078
| (CHANX:718678 L4 length:3 (5,0)->(8,0))                        0.120     0.198
| (CHANY:1140726 L4 length:2 (8,1)->(8,3))                       0.120     0.318
| (CHANX:724690 L4 length:3 (9,1)->(12,1))                       0.120     0.438
| (CHANY:1160181 L4 length:0 (12,1)->(12,1))                     0.120     0.558
| (CHANX:719254 L4 length:3 (13,0)->(16,0))                      0.120     0.678
| (CHANY:1179606 L4 length:2 (16,1)->(16,3))                     0.120     0.798
| (CHANX:725266 L4 length:3 (17,1)->(20,1))                      0.120     0.918
| (CHANY:1194258 L1 length:0 (19,2)->(19,2))                     0.108     1.026
| (CHANX:731202 L4 length:3 (20,2)->(23,2))                      0.120     1.146
| (CHANX:731430 L4 length:3 (23,2)->(26,2))                      0.120     1.266
| (CHANY:1218581 L1 length:0 (24,2)->(24,2))                     0.108     1.374
| (CHANX:725814 L1 length:0 (25,1)->(25,1))                      0.108     1.482
| (IPIN:37914 side:TOP (25,1))                                   0.164     1.646
| (intra 'clb' routing)                                          0.253     1.899
$abc$1058$lo18.D[0] (dffsre at (25,1))                           0.000     1.899
data arrival time                                                          1.899

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo18.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.899
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.208


#Path 44
Startpoint: di[14].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$lo27.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[14].inpad[0] (.input at (9,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:3402 side:TOP (9,0))                                     0.000     0.078
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                       0.120     0.198
| (CHANY:1160164 L4 length:3 (12,1)->(12,4))                     0.120     0.318
| (CHANX:730702 L4 length:3 (13,2)->(16,2))                      0.120     0.438
| (CHANY:1179623 L4 length:1 (16,2)->(16,1))                     0.120     0.558
| (CHANX:719544 L4 length:3 (17,0)->(20,0))                      0.120     0.678
| (CHANY:1199044 L4 length:3 (20,1)->(20,4))                     0.120     0.798
| (CHANX:731278 L4 length:3 (21,2)->(24,2))                      0.120     0.918
| (CHANY:1218503 L4 length:1 (24,2)->(24,1))                     0.120     1.038
| (CHANX:720120 L4 length:3 (25,0)->(28,0))                      0.120     1.158
| (CHANX:720140 L1 length:0 (26,0)->(26,0))                      0.108     1.266
| (CHANY:1228256 L4 length:1 (26,1)->(26,2))                     0.120     1.386
| (CHANX:725881 L1 length:0 (26,1)->(26,1))                      0.108     1.494
| (IPIN:38031 side:TOP (26,1))                                   0.164     1.658
| (intra 'clb' routing)                                          0.253     1.911
$abc$1058$lo27.D[0] (dffsre at (26,1))                           0.000     1.911
data arrival time                                                          1.911

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo27.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.196


#Path 45
Startpoint: di[10].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$lo24.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[10].inpad[0] (.input at (7,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:2604 side:TOP (7,0))                                     0.000     0.078
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                       0.120     0.198
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                      0.120     0.318
| (CHANX:719262 L4 length:3 (13,0)->(16,0))                      0.120     0.438
| (CHANY:1179598 L4 length:2 (16,1)->(16,3))                     0.120     0.558
| (CHANX:725260 L4 length:3 (17,1)->(20,1))                      0.120     0.678
| (CHANY:1199037 L4 length:0 (20,1)->(20,1))                     0.120     0.798
| (CHANX:719806 L4 length:3 (21,0)->(24,0))                      0.120     0.918
| (CHANY:1218510 L4 length:2 (24,1)->(24,3))                     0.120     1.038
| (CHANX:731514 L1 length:0 (25,2)->(25,2))                      0.108     1.146
| (CHANY:1223417 L1 length:0 (25,2)->(25,2))                     0.108     1.254
| (CHANX:725862 L1 length:0 (26,1)->(26,1))                      0.108     1.362
| (IPIN:38022 side:TOP (26,1))                                   0.164     1.526
| (intra 'clb' routing)                                          0.403     1.929
$abc$1058$lo24.D[0] (dffsre at (26,1))                           0.000     1.929
data arrival time                                                          1.929

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo24.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.178


#Path 46
Startpoint: di[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$lo23.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[11].inpad[0] (.input at (7,0))                                0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:2624 side:TOP (7,0))                                     0.000     0.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                       0.120     0.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                     0.120     0.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                      0.120     0.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                     0.120     0.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                      0.120     0.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                     0.120     0.798
| (CHANX:725410 L4 length:3 (19,1)->(22,1))                      0.120     0.918
| (CHANY:1208781 L4 length:0 (22,1)->(22,1))                     0.120     1.038
| (CHANX:719974 L4 length:3 (23,0)->(26,0))                      0.120     1.158
| (CHANY:1228206 L4 length:2 (26,1)->(26,3))                     0.120     1.278
| (CHANX:725699 L4 length:3 (26,1)->(23,1))                      0.120     1.398
| (IPIN:38021 side:TOP (26,1))                                   0.164     1.562
| (intra 'clb' routing)                                          0.403     1.965
$abc$1058$lo23.D[0] (dffsre at (26,1))                           0.000     1.965
data arrival time                                                          1.965

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo23.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.965
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 47
Startpoint: di[26].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$lo06.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[26].inpad[0] (.input at (15,0))                               0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:5808 side:TOP (15,0))                                    0.000     0.078
| (CHANX:719382 L4 length:3 (15,0)->(18,0))                      0.120     0.198
| (CHANX:719512 L1 length:0 (17,0)->(17,0))                      0.108     0.306
| (CHANY:1184496 L4 length:3 (17,1)->(17,4))                     0.120     0.426
| (CHANY:1184688 L1 length:0 (17,4)->(17,4))                     0.108     0.534
| (CHANX:742500 L4 length:3 (18,4)->(21,4))                      0.120     0.654
| (CHANY:1199376 L4 length:3 (20,5)->(20,8))                     0.120     0.774
| (CHANX:754162 L4 length:3 (21,6)->(24,6))                      0.120     0.894
| (CHANY:1218669 L4 length:3 (24,6)->(24,3))                     0.120     1.014
| (CHANX:742990 L4 length:3 (25,4)->(28,4))                      0.120     1.134
| (CHANY:1237851 L4 length:3 (28,4)->(28,1))                     0.120     1.254
| (CHANX:726072 L1 length:0 (29,1)->(29,1))                      0.108     1.362
| (CHANY:1242671 L1 length:0 (29,1)->(29,1))                     0.108     1.470
| (IPIN:38549 side:RIGHT (29,1))                                 0.164     1.634
| (intra 'clb' routing)                                          0.343     1.977
$abc$1058$lo06.D[0] (dffsre at (29,1))                          -0.000     1.977
data arrival time                                                          1.977

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo06.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          1.977
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.130


#Path 48
Startpoint: di[2].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$lo13.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[2].inpad[0] (.input at (3,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:1002 side:TOP (3,0))                                     0.000     0.078
| (CHANX:718536 L4 length:3 (3,0)->(6,0))                        0.120     0.198
| (CHANY:1131004 L4 length:3 (6,1)->(6,4))                       0.120     0.318
| (CHANX:724544 L4 length:3 (7,1)->(10,1))                       0.120     0.438
| (CHANY:1150453 L4 length:0 (10,1)->(10,1))                     0.120     0.558
| (CHANX:719102 L4 length:3 (11,0)->(14,0))                      0.120     0.678
| (CHANX:719248 L4 length:3 (13,0)->(16,0))                      0.120     0.798
| (CHANX:719472 L4 length:3 (16,0)->(19,0))                      0.120     0.918
| (CHANY:1184434 L4 length:2 (17,1)->(17,3))                     0.120     1.038
| (CHANX:725314 L4 length:3 (18,1)->(21,1))                      0.120     1.158
| (CHANY:1203825 L4 length:0 (21,1)->(21,1))                     0.120     1.278
| (CHANX:719878 L4 length:3 (22,0)->(25,0))                      0.120     1.398
| (CHANY:1208654 L1 length:0 (22,1)->(22,1))                     0.108     1.506
| (CHANX:725698 L4 length:3 (23,1)->(26,1))                      0.120     1.626
| (IPIN:37915 side:TOP (25,1))                                   0.164     1.790
| (intra 'clb' routing)                                          0.253     2.043
$abc$1058$lo13.D[0] (dffsre at (25,1))                           0.000     2.043
data arrival time                                                          2.043

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo13.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.064


#Path 49
Startpoint: di[0].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : $abc$1058$lo15.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[0].inpad[0] (.input at (2,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:604 side:TOP (2,0))                                      0.000     0.078
| (CHANX:718454 L4 length:3 (2,0)->(5,0))                        0.120     0.198
| (CHANX:718674 L4 length:3 (5,0)->(8,0))                        0.120     0.318
| (CHANX:718902 L4 length:3 (8,0)->(11,0))                       0.120     0.438
| (CHANY:1155298 L4 length:2 (11,1)->(11,3))                     0.120     0.558
| (CHANX:730626 L4 length:3 (12,2)->(15,2))                      0.120     0.678
| (CHANY:1174747 L4 length:1 (15,2)->(15,1))                     0.120     0.798
| (CHANX:725192 L4 length:3 (16,1)->(19,1))                      0.120     0.918
| (CHANY:1194260 L1 length:0 (19,2)->(19,2))                     0.108     1.026
| (CHANX:731200 L4 length:3 (20,2)->(23,2))                      0.120     1.146
| (CHANX:731424 L4 length:3 (23,2)->(26,2))                      0.120     1.266
| (CHANY:1218563 L1 length:0 (24,2)->(24,2))                     0.108     1.374
| (CHANX:725796 L1 length:0 (25,1)->(25,1))                      0.108     1.482
| (IPIN:37905 side:TOP (25,1))                                   0.164     1.646
| (intra 'clb' routing)                                          0.403     2.049
$abc$1058$lo15.D[0] (dffsre at (25,1))                           0.000     2.049
data arrival time                                                          2.049

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo15.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.049
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.058


#Path 50
Startpoint: di[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : $abc$1058$lo14.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[1].inpad[0] (.input at (2,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:624 side:TOP (2,0))                                      0.000     0.078
| (CHANX:718363 L4 length:1 (2,0)->(1,0))                        0.120     0.198
| (CHANY:1101868 L4 length:3 (0,1)->(0,4))                       0.120     0.318
| (CHANX:741230 L4 length:0 (1,4)->(1,4))                        0.120     0.438
| (CHANY:1106695 L4 length:3 (1,4)->(1,1))                       0.120     0.558
| (CHANX:724176 L4 length:3 (2,1)->(5,1))                        0.120     0.678
| (CHANX:724392 L4 length:3 (5,1)->(8,1))                        0.120     0.798
| (CHANX:724608 L4 length:3 (8,1)->(11,1))                       0.120     0.918
| (CHANX:724824 L4 length:3 (11,1)->(14,1))                      0.120     1.038
| (CHANX:725040 L4 length:3 (14,1)->(17,1))                      0.120     1.158
| (CHANX:725256 L4 length:3 (17,1)->(20,1))                      0.120     1.278
| (CHANX:725398 L4 length:3 (19,1)->(22,1))                      0.120     1.398
| (CHANX:725610 L4 length:3 (22,1)->(25,1))                      0.120     1.518
| (IPIN:37904 side:TOP (25,1))                                   0.164     1.682
| (intra 'clb' routing)                                          0.403     2.085
$abc$1058$lo14.D[0] (dffsre at (25,1))                           0.000     2.085
data arrival time                                                          2.085

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo14.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.022


#Path 51
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[7].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8222 side:TOP (21,0))                                                                                0.000     0.078
| (CHANX:719816 L4 length:3 (21,0)->(24,0))                                                                  0.120     0.198
| (CHANY:1218500 L4 length:3 (24,1)->(24,4))                                                                 0.120     0.318
| (CHANY:1218548 L1 length:0 (24,2)->(24,2))                                                                 0.108     0.426
| (IPIN:37741 side:RIGHT (24,2))                                                                             0.164     0.590
| (intra 'bram' routing)                                                                                     0.000     0.590
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[12] (TDP36K at (24,1))                       0.000     0.590
data arrival time                                                                                                      0.590

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.590
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.012


#Path 52
Startpoint: di[6].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : $abc$1058$lo19.D[0] (dffsre at (26,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[6].inpad[0] (.input at (5,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:1812 side:TOP (5,0))                                     0.000     0.078
| (CHANX:718666 L4 length:3 (5,0)->(8,0))                        0.120     0.198
| (CHANX:718878 L4 length:3 (8,0)->(11,0))                       0.120     0.318
| (CHANY:1155322 L4 length:2 (11,1)->(11,3))                     0.120     0.438
| (CHANX:724846 L1 length:0 (12,1)->(12,1))                      0.108     0.546
| (CHANY:1160298 L4 length:3 (12,2)->(12,5))                     0.120     0.666
| (CHANX:747882 L4 length:3 (13,5)->(16,5))                      0.120     0.786
| (CHANY:1179737 L4 length:3 (16,5)->(16,2))                     0.120     0.906
| (CHANX:725274 L4 length:3 (17,1)->(20,1))                      0.120     1.026
| (CHANY:1199110 L1 length:0 (20,2)->(20,2))                     0.108     1.134
| (CHANX:731282 L4 length:3 (21,2)->(24,2))                      0.120     1.254
| (CHANY:1218519 L4 length:1 (24,2)->(24,1))                     0.120     1.374
| (CHANX:720064 L1 length:0 (25,0)->(25,0))                      0.108     1.482
| (CHANY:1223400 L4 length:3 (25,1)->(25,4))                     0.120     1.602
| (CHANX:725882 L1 length:0 (26,1)->(26,1))                      0.108     1.710
| (IPIN:38032 side:TOP (26,1))                                   0.164     1.874
| (intra 'clb' routing)                                          0.253     2.127
$abc$1058$lo19.D[0] (dffsre at (26,1))                           0.000     2.127
data arrival time                                                          2.127

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo19.C[0] (dffsre at (26,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.127
--------------------------------------------------------------------------------
slack (MET)                                                                0.020


#Path 53
Startpoint: addr[6].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[6].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8206 side:TOP (21,0))                                                                                0.000     0.078
| (CHANX:719824 L4 length:3 (21,0)->(24,0))                                                                  0.120     0.198
| (CHANX:720048 L4 length:3 (24,0)->(27,0))                                                                  0.120     0.318
| (CHANY:1218452 L4 length:3 (24,1)->(24,4))                                                                 0.120     0.438
| (IPIN:37740 side:RIGHT (24,2))                                                                             0.164     0.602
| (intra 'bram' routing)                                                                                     0.000     0.602
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[11] (TDP36K at (24,1))                       0.000     0.602
data arrival time                                                                                                      0.602

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.602
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.024


#Path 54
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$lo12.D[0] (dffsre at (29,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:232 side:TOP (1,0))                                      0.000     0.078
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                        0.120     0.198
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                       0.120     0.318
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                        0.120     0.438
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                        0.120     0.558
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                       0.120     0.678
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                      0.120     0.798
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     0.918
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                      0.120     1.038
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                     0.120     1.158
| (CHANX:725530 L4 length:3 (21,1)->(24,1))                      0.120     1.278
| (CHANY:1218405 L4 length:0 (24,1)->(24,1))                     0.120     1.398
| (CHANX:720094 L4 length:3 (25,0)->(28,0))                      0.120     1.518
| (CHANY:1232958 L1 length:0 (27,1)->(27,1))                     0.108     1.626
| (CHANX:726054 L4 length:3 (28,1)->(31,1))                      0.120     1.746
| (IPIN:38536 side:TOP (29,1))                                   0.164     1.910
| (intra 'clb' routing)                                          0.253     2.163
$abc$1058$lo12.D[0] (dffsre at (29,1))                           0.000     2.163
data arrival time                                                          2.163

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.163
--------------------------------------------------------------------------------
slack (MET)                                                                0.056


#Path 55
Startpoint: di[8].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : $abc$1058$lo17.D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
di[8].inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (OPIN:2210 side:TOP (6,0))                                     0.000     0.078
| (CHANX:718746 L4 length:3 (6,0)->(9,0))                        0.120     0.198
| (CHANX:718974 L4 length:3 (9,0)->(12,0))                       0.120     0.318
| (CHANY:1160158 L4 length:2 (12,1)->(12,3))                     0.120     0.438
| (CHANX:730698 L4 length:3 (13,2)->(16,2))                      0.120     0.558
| (CHANX:730926 L4 length:3 (16,2)->(19,2))                      0.120     0.678
| (CHANY:1194322 L1 length:0 (19,3)->(19,3))                     0.108     0.786
| (CHANX:736934 L4 length:3 (20,3)->(23,3))                      0.120     0.906
| (CHANY:1208923 L1 length:0 (22,3)->(22,3))                     0.108     1.014
| (CHANX:731384 L1 length:0 (23,2)->(23,2))                      0.108     1.122
| (CHANY:1213711 L1 length:0 (23,2)->(23,2))                     0.108     1.230
| (CHANX:725732 L1 length:0 (24,1)->(24,1))                      0.108     1.338
| (CHANY:1218391 L1 length:0 (24,1)->(24,1))                     0.108     1.446
| (CHANX:720080 L1 length:0 (25,0)->(25,0))                      0.108     1.554
| (CHANY:1223384 L4 length:3 (25,1)->(25,4))                     0.120     1.674
| (IPIN:37926 side:RIGHT (25,1))                                 0.164     1.838
| (intra 'clb' routing)                                          0.343     2.181
$abc$1058$lo17.D[0] (dffsre at (25,1))                          -0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
$abc$1058$lo17.C[0] (dffsre at (25,1))                           0.000     2.078
clock uncertainty                                                0.000     2.078
cell hold time                                                   0.029     2.107
data required time                                                         2.107
--------------------------------------------------------------------------------
data required time                                                        -2.107
data arrival time                                                          2.181
--------------------------------------------------------------------------------
slack (MET)                                                                0.074


#Path 56
Startpoint: addr[9].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[14] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[9].inpad[0] (.input at (22,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8626 side:TOP (22,0))                                                                                0.000     0.078
| (CHANX:719880 L4 length:3 (22,0)->(25,0))                                                                  0.120     0.198
| (CHANY:1223368 L4 length:3 (25,1)->(25,4))                                                                 0.120     0.318
| (CHANX:725787 L1 length:0 (25,1)->(25,1))                                                                  0.108     0.426
| (CHANY:1218552 L1 length:0 (24,2)->(24,2))                                                                 0.108     0.534
| (IPIN:37743 side:RIGHT (24,2))                                                                             0.164     0.698
| (intra 'bram' routing)                                                                                     0.000     0.698
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[14] (TDP36K at (24,1))                       0.000     0.698
data arrival time                                                                                                      0.698

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.698
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.120


#Path 57
Startpoint: addr[5].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[5].inpad[0] (.input at (20,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:7838 side:TOP (20,0))                                                                                0.000     0.078
| (CHANX:719700 L1 length:0 (20,0)->(20,0))                                                                  0.108     0.186
| (CHANY:1199104 L4 length:1 (20,1)->(20,2))                                                                 0.120     0.306
| (CHANX:731286 L4 length:3 (21,2)->(24,2))                                                                  0.120     0.426
| (CHANY:1218535 L4 length:1 (24,2)->(24,1))                                                                 0.120     0.546
| (IPIN:37739 side:RIGHT (24,2))                                                                             0.164     0.710
| (intra 'bram' routing)                                                                                     0.000     0.710
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[10] (TDP36K at (24,1))                       0.000     0.710
data arrival time                                                                                                      0.710

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.710
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.132


#Path 58
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[7].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8222 side:TOP (21,0))                                                                                0.000     0.078
| (CHANX:719828 L4 length:3 (21,0)->(24,0))                                                                  0.120     0.198
| (CHANY:1213584 L4 length:3 (23,1)->(23,4))                                                                 0.120     0.318
| (CHANX:731464 L1 length:0 (24,2)->(24,2))                                                                  0.108     0.426
| (CHANY:1218660 L4 length:3 (24,3)->(24,6))                                                                 0.120     0.546
| (IPIN:37808 side:RIGHT (24,5))                                                                             0.164     0.710
| (intra 'bram' routing)                                                                                     0.000     0.710
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[12] (TDP36K at (24,1))                       0.000     0.710
data arrival time                                                                                                      0.710

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.710
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.132


#Path 59
Startpoint: addr[8].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[8].inpad[0] (.input at (22,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8608 side:TOP (22,0))                                                                                0.000     0.078
| (CHANX:719910 L4 length:3 (22,0)->(25,0))                                                                  0.120     0.198
| (CHANY:1208750 L4 length:2 (22,1)->(22,3))                                                                 0.120     0.318
| (CHANX:731412 L4 length:3 (23,2)->(26,2))                                                                  0.120     0.438
| (CHANY:1218463 L4 length:1 (24,2)->(24,1))                                                                 0.120     0.558
| (IPIN:37742 side:RIGHT (24,2))                                                                             0.164     0.722
| (intra 'bram' routing)                                                                                     0.000     0.722
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[13] (TDP36K at (24,1))                      -0.000     0.722
data arrival time                                                                                                      0.722

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.722
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.144


#Path 60
Startpoint: addr[6].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[6].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8206 side:TOP (21,0))                                                                                0.000     0.078
| (CHANX:719824 L4 length:3 (21,0)->(24,0))                                                                  0.120     0.198
| (CHANX:720048 L4 length:3 (24,0)->(27,0))                                                                  0.120     0.318
| (CHANY:1218452 L4 length:3 (24,1)->(24,4))                                                                 0.120     0.438
| (CHANY:1218732 L4 length:3 (24,4)->(24,7))                                                                 0.120     0.558
| (IPIN:37807 side:RIGHT (24,5))                                                                             0.164     0.722
| (intra 'bram' routing)                                                                                     0.000     0.722
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[11] (TDP36K at (24,1))                      -0.000     0.722
data arrival time                                                                                                      0.722

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.722
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.144


#Path 61
Startpoint: addr[0].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[0].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7014 side:TOP (18,0))                                                                               0.000     0.078
| (CHANX:719590 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.198
| (CHANY:1198938 L1 length:0 (20,1)->(20,1))                                                                0.108     0.306
| (CHANX:725550 L4 length:3 (21,1)->(24,1))                                                                 0.120     0.426
| (CHANX:725630 L4 length:3 (22,1)->(25,1))                                                                 0.120     0.546
| (CHANY:1218570 L1 length:0 (24,2)->(24,2))                                                                0.108     0.654
| (IPIN:37734 side:RIGHT (24,2))                                                                            0.164     0.818
| (intra 'bram' routing)                                                                                    0.000     0.818
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[5] (TDP36K at (24,1))                       0.000     0.818
data arrival time                                                                                                     0.818

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     0.818
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.240


#Path 62
Startpoint: addr[8].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[8].inpad[0] (.input at (22,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:8608 side:TOP (22,0))                                                                                0.000     0.078
| (CHANX:719910 L4 length:3 (22,0)->(25,0))                                                                  0.120     0.198
| (CHANX:719942 L1 length:0 (23,0)->(23,0))                                                                  0.108     0.306
| (CHANY:1213658 L4 length:2 (23,1)->(23,3))                                                                 0.120     0.426
| (CHANX:725722 L1 length:0 (24,1)->(24,1))                                                                  0.108     0.534
| (CHANY:1218606 L4 length:3 (24,2)->(24,5))                                                                 0.120     0.654
| (IPIN:37809 side:RIGHT (24,5))                                                                             0.164     0.818
| (intra 'bram' routing)                                                                                     0.000     0.818
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[13] (TDP36K at (24,1))                      -0.000     0.818
data arrival time                                                                                                      0.818

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.818
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.240


#Path 63
Startpoint: addr[3].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[3].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7430 side:TOP (19,0))                                                                               0.000     0.078
| (CHANX:719680 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.198
| (CHANY:1208772 L4 length:3 (22,1)->(22,4))                                                                0.120     0.318
| (CHANX:725702 L4 length:3 (23,1)->(26,1))                                                                 0.120     0.438
| (CHANX:725726 L1 length:0 (24,1)->(24,1))                                                                 0.108     0.546
| (CHANY:1218602 L4 length:3 (24,2)->(24,5))                                                                0.120     0.666
| (IPIN:37804 side:RIGHT (24,5))                                                                            0.164     0.830
| (intra 'bram' routing)                                                                                    0.000     0.830
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[8] (TDP36K at (24,1))                       0.000     0.830
data arrival time                                                                                                     0.830

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     0.830
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.252


#Path 64
Startpoint: addr[3].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[3].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7430 side:TOP (19,0))                                                                               0.000     0.078
| (CHANX:719680 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.198
| (CHANX:719904 L4 length:3 (22,0)->(25,0))                                                                 0.120     0.318
| (CHANY:1223344 L4 length:3 (25,1)->(25,4))                                                                0.120     0.438
| (CHANX:742795 L4 length:3 (25,4)->(22,4))                                                                 0.120     0.558
| (CHANY:1218531 L4 length:3 (24,4)->(24,1))                                                                0.120     0.678
| (IPIN:37737 side:RIGHT (24,2))                                                                            0.164     0.842
| (intra 'bram' routing)                                                                                    0.000     0.842
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K at (24,1))                      -0.000     0.842
data arrival time                                                                                                     0.842

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     0.842
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.264


#Path 65
Startpoint: di[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[17].inpad[0] (.input at (10,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:3826 side:TOP (10,0))                                                                                 0.000     0.078
| (CHANX:719028 L4 length:3 (10,0)->(13,0))                                                                   0.120     0.198
| (CHANX:719244 L4 length:3 (13,0)->(16,0))                                                                   0.120     0.318
| (CHANX:719460 L4 length:3 (16,0)->(19,0))                                                                   0.120     0.438
| (CHANX:719676 L4 length:3 (19,0)->(22,0))                                                                   0.120     0.558
| (CHANX:719892 L4 length:3 (22,0)->(25,0))                                                                   0.120     0.678
| (IPIN:37695 side:BOTTOM (24,1))                                                                             0.164     0.842
| (intra 'bram' routing)                                                                                      0.000     0.842
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K at (24,1))                      -0.000     0.842
data arrival time                                                                                                       0.842

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       0.842
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.264


#Path 66
Startpoint: di[28].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[28].inpad[0] (.input at (16,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:6206 side:TOP (16,0))                                                                                 0.000     0.078
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                                                                   0.120     0.198
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                                                                  0.120     0.318
| (CHANX:736848 L4 length:3 (19,3)->(22,3))                                                                   0.120     0.438
| (CHANX:737064 L4 length:3 (22,3)->(25,3))                                                                   0.120     0.558
| (CHANY:1218744 L4 length:3 (24,4)->(24,7))                                                                  0.120     0.678
| (IPIN:37821 side:RIGHT (24,6))                                                                              0.164     0.842
| (intra 'bram' routing)                                                                                      0.000     0.842
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K at (24,1))                      -0.000     0.842
data arrival time                                                                                                       0.842

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       0.842
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.264


#Path 67
Startpoint: addr[2].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[2].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7412 side:TOP (19,0))                                                                               0.000     0.078
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.198
| (CHANY:1208790 L4 length:2 (22,1)->(22,3))                                                                0.120     0.318
| (CHANX:737090 L1 length:0 (23,3)->(23,3))                                                                 0.108     0.426
| (CHANY:1213765 L1 length:0 (23,3)->(23,3))                                                                0.108     0.534
| (CHANX:731438 L1 length:0 (24,2)->(24,2))                                                                 0.108     0.642
| (CHANY:1218686 L4 length:3 (24,3)->(24,6))                                                                0.120     0.762
| (IPIN:37803 side:RIGHT (24,5))                                                                            0.164     0.926
| (intra 'bram' routing)                                                                                    0.000     0.926
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[7] (TDP36K at (24,1))                       0.000     0.926
data arrival time                                                                                                     0.926

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     0.926
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.348


#Path 68
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[1].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7030 side:TOP (18,0))                                                                               0.000     0.078
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.198
| (CHANY:1199022 L4 length:2 (20,1)->(20,3))                                                                0.120     0.318
| (CHANX:731262 L4 length:3 (21,2)->(24,2))                                                                 0.120     0.438
| (CHANY:1213794 L1 length:0 (23,3)->(23,3))                                                                0.108     0.546
| (CHANX:737190 L1 length:0 (24,3)->(24,3))                                                                 0.108     0.654
| (CHANY:1218730 L4 length:3 (24,4)->(24,7))                                                                0.120     0.774
| (IPIN:37802 side:RIGHT (24,5))                                                                            0.164     0.938
| (intra 'bram' routing)                                                                                    0.000     0.938
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K at (24,1))                       0.000     0.938
data arrival time                                                                                                     0.938

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     0.938
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.360


#Path 69
Startpoint: di[27].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[27].inpad[0] (.input at (15,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:5826 side:TOP (15,0))                                                                                0.000     0.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.198
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                                                                 0.120     0.318
| (CHANX:736860 L4 length:3 (19,3)->(22,3))                                                                  0.120     0.438
| (CHANY:1204128 L1 length:0 (21,4)->(21,4))                                                                 0.108     0.546
| (CHANX:742788 L4 length:3 (22,4)->(25,4))                                                                  0.120     0.666
| (CHANY:1218816 L4 length:3 (24,5)->(24,8))                                                                 0.120     0.786
| (IPIN:37820 side:RIGHT (24,6))                                                                             0.164     0.950
| (intra 'bram' routing)                                                                                     0.000     0.950
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K at (24,1))                       0.000     0.950
data arrival time                                                                                                      0.950

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.950
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.372


#Path 70
Startpoint: addr[5].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[5].inpad[0] (.input at (20,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:7838 side:TOP (20,0))                                                                                0.000     0.078
| (CHANX:719545 L4 length:3 (20,0)->(17,0))                                                                  0.120     0.198
| (CHANY:1194152 L4 length:3 (19,1)->(19,4))                                                                 0.120     0.318
| (CHANX:731182 L4 length:3 (20,2)->(23,2))                                                                  0.120     0.438
| (CHANY:1208910 L1 length:0 (22,3)->(22,3))                                                                 0.108     0.546
| (CHANX:737142 L4 length:3 (23,3)->(26,3))                                                                  0.120     0.666
| (CHANY:1218760 L4 length:3 (24,4)->(24,7))                                                                 0.120     0.786
| (IPIN:37806 side:RIGHT (24,5))                                                                             0.164     0.950
| (intra 'bram' routing)                                                                                     0.000     0.950
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K at (24,1))                       0.000     0.950
data arrival time                                                                                                      0.950

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      0.950
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.372


#Path 71
Startpoint: di[30].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[30].inpad[0] (.input at (17,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:6610 side:TOP (17,0))                                                                                 0.000     0.078
| (CHANX:719540 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.198
| (CHANY:1194144 L4 length:3 (19,1)->(19,4))                                                                  0.120     0.318
| (CHANX:742614 L1 length:0 (20,4)->(20,4))                                                                   0.108     0.426
| (CHANY:1199374 L4 length:3 (20,5)->(20,8))                                                                  0.120     0.546
| (CHANX:754156 L4 length:3 (21,6)->(24,6))                                                                   0.120     0.666
| (CHANY:1218663 L4 length:3 (24,6)->(24,3))                                                                  0.120     0.786
| (IPIN:37823 side:RIGHT (24,6))                                                                              0.164     0.950
| (intra 'bram' routing)                                                                                      0.000     0.950
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K at (24,1))                       0.000     0.950
data arrival time                                                                                                       0.950

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       0.950
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.372


#Path 72
Startpoint: addr[2].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[2].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7412 side:TOP (19,0))                                                                               0.000     0.078
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.198
| (CHANY:1203798 L1 length:0 (21,1)->(21,1))                                                                0.108     0.306
| (CHANX:725505 L1 length:0 (21,1)->(21,1))                                                                 0.108     0.414
| (CHANY:1199118 L1 length:0 (20,2)->(20,2))                                                                0.108     0.522
| (CHANX:731274 L4 length:3 (21,2)->(24,2))                                                                 0.120     0.642
| (CHANX:731428 L4 length:3 (23,2)->(26,2))                                                                 0.120     0.762
| (CHANY:1218575 L1 length:0 (24,2)->(24,2))                                                                0.108     0.870
| (IPIN:37736 side:RIGHT (24,2))                                                                            0.164     1.034
| (intra 'bram' routing)                                                                                    0.000     1.034
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K at (24,1))                       0.000     1.034
data arrival time                                                                                                     1.034

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.034
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.456


#Path 73
Startpoint: di[29].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[29].inpad[0] (.input at (16,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:6222 side:TOP (16,0))                                                                                 0.000     0.078
| (CHANX:719456 L4 length:3 (16,0)->(19,0))                                                                   0.120     0.198
| (CHANY:1194200 L4 length:3 (19,1)->(19,4))                                                                  0.120     0.318
| (CHANX:725420 L1 length:0 (20,1)->(20,1))                                                                   0.108     0.426
| (CHANY:1199108 L1 length:0 (20,2)->(20,2))                                                                  0.108     0.534
| (CHANX:731284 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.654
| (CHANX:731460 L1 length:0 (24,2)->(24,2))                                                                   0.108     0.762
| (CHANY:1218664 L4 length:3 (24,3)->(24,6))                                                                  0.120     0.882
| (IPIN:37822 side:RIGHT (24,6))                                                                              0.164     1.046
| (intra 'bram' routing)                                                                                      0.000     1.046
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K at (24,1))                      -0.000     1.046
data arrival time                                                                                                       1.046

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.046
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.468


#Path 74
Startpoint: addr[4].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[4].inpad[0] (.input at (20,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7802 side:TOP (20,0))                                                                               0.000     0.078
| (CHANX:719736 L4 length:3 (20,0)->(23,0))                                                                 0.120     0.198
| (CHANY:1213648 L4 length:3 (23,1)->(23,4))                                                                0.120     0.318
| (CHANY:1213842 L1 length:0 (23,4)->(23,4))                                                                0.108     0.426
| (CHANX:742821 L1 length:0 (23,4)->(23,4))                                                                 0.108     0.534
| (CHANY:1209054 L1 length:0 (22,5)->(22,5))                                                                0.108     0.642
| (CHANX:748590 L4 length:3 (23,5)->(26,5))                                                                 0.120     0.762
| (CHANY:1218617 L4 length:3 (24,5)->(24,2))                                                                0.120     0.882
| (IPIN:37805 side:RIGHT (24,5))                                                                            0.164     1.046
| (intra 'bram' routing)                                                                                    0.000     1.046
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[9] (TDP36K at (24,1))                       0.000     1.046
data arrival time                                                                                                     1.046

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.046
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.468


#Path 75
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[1].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7030 side:TOP (18,0))                                                                               0.000     0.078
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.198
| (CHANY:1199022 L4 length:2 (20,1)->(20,3))                                                                0.120     0.318
| (CHANX:725536 L4 length:3 (21,1)->(24,1))                                                                 0.120     0.438
| (CHANY:1203992 L1 length:0 (21,2)->(21,2))                                                                0.108     0.546
| (CHANX:731332 L4 length:3 (22,2)->(25,2))                                                                 0.120     0.666
| (CHANX:731458 L1 length:0 (24,2)->(24,2))                                                                 0.108     0.774
| (CHANY:1218573 L1 length:0 (24,2)->(24,2))                                                                0.108     0.882
| (IPIN:37735 side:RIGHT (24,2))                                                                            0.164     1.046
| (intra 'bram' routing)                                                                                    0.000     1.046
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K at (24,1))                       0.000     1.046
data arrival time                                                                                                     1.046

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.046
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.468


#Path 76
Startpoint: di[24].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[24].inpad[0] (.input at (14,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:5404 side:TOP (14,0))                                                                                0.000     0.078
| (CHANX:719330 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.198
| (CHANY:1179582 L4 length:2 (16,1)->(16,3))                                                                 0.120     0.318
| (CHANX:730974 L4 length:3 (17,2)->(20,2))                                                                  0.120     0.438
| (CHANY:1199206 L1 length:0 (20,3)->(20,3))                                                                 0.108     0.546
| (CHANX:736982 L4 length:3 (21,3)->(24,3))                                                                  0.120     0.666
| (CHANX:737178 L1 length:0 (24,3)->(24,3))                                                                  0.108     0.774
| (CHANY:1218742 L4 length:3 (24,4)->(24,7))                                                                 0.120     0.894
| (IPIN:37817 side:RIGHT (24,6))                                                                             0.164     1.058
| (intra 'bram' routing)                                                                                     0.000     1.058
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K at (24,1))                       0.000     1.058
data arrival time                                                                                                      1.058

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.058
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.480


#Path 77
Startpoint: di[25].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[25].inpad[0] (.input at (14,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:5424 side:TOP (14,0))                                                                                0.000     0.078
| (CHANX:719302 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.198
| (CHANY:1179498 L1 length:0 (16,1)->(16,1))                                                                 0.108     0.306
| (CHANX:725262 L4 length:3 (17,1)->(20,1))                                                                  0.120     0.426
| (CHANY:1199122 L1 length:0 (20,2)->(20,2))                                                                 0.108     0.534
| (CHANX:731270 L4 length:3 (21,2)->(24,2))                                                                  0.120     0.654
| (CHANX:731342 L4 length:3 (22,2)->(25,2))                                                                  0.120     0.774
| (CHANY:1218678 L4 length:3 (24,3)->(24,6))                                                                 0.120     0.894
| (IPIN:37818 side:RIGHT (24,6))                                                                             0.164     1.058
| (intra 'bram' routing)                                                                                     0.000     1.058
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K at (24,1))                       0.000     1.058
data arrival time                                                                                                      1.058

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.058
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.480


#Path 78
Startpoint: addr[0].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[0].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7014 side:TOP (18,0))                                                                               0.000     0.078
| (CHANX:719614 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.198
| (CHANY:1203906 L4 length:2 (21,1)->(21,3))                                                                0.120     0.318
| (CHANX:725626 L4 length:3 (22,1)->(25,1))                                                                 0.120     0.438
| (CHANX:725642 L1 length:0 (23,1)->(23,1))                                                                 0.108     0.546
| (CHANY:1213754 L4 length:3 (23,2)->(23,5))                                                                0.120     0.666
| (CHANX:742902 L1 length:0 (24,4)->(24,4))                                                                 0.108     0.774
| (CHANY:1218814 L4 length:3 (24,5)->(24,8))                                                                0.120     0.894
| (IPIN:37801 side:RIGHT (24,5))                                                                            0.164     1.058
| (intra 'bram' routing)                                                                                    0.000     1.058
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K at (24,1))                       0.000     1.058
data arrival time                                                                                                     1.058

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.058
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.480


#Path 79
Startpoint: di[21].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[21].inpad[0] (.input at (12,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:4622 side:TOP (12,0))                                                                                0.000     0.078
| (CHANX:719190 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.198
| (CHANY:1174738 L4 length:2 (15,1)->(15,3))                                                                 0.120     0.318
| (CHANX:725188 L4 length:3 (16,1)->(19,1))                                                                  0.120     0.438
| (CHANX:725412 L4 length:3 (19,1)->(22,1))                                                                  0.120     0.558
| (CHANY:1203984 L1 length:0 (21,2)->(21,2))                                                                 0.108     0.666
| (CHANX:731340 L4 length:3 (22,2)->(25,2))                                                                  0.120     0.786
| (CHANY:1218672 L4 length:3 (24,3)->(24,6))                                                                 0.120     0.906
| (IPIN:37814 side:RIGHT (24,6))                                                                             0.164     1.070
| (intra 'bram' routing)                                                                                     0.000     1.070
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K at (24,1))                      -0.000     1.070
data arrival time                                                                                                      1.070

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.070
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.492


#Path 80
Startpoint: di[18].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[18].inpad[0] (.input at (11,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:4208 side:TOP (11,0))                                                                                0.000     0.078
| (CHANX:719106 L4 length:3 (11,0)->(14,0))                                                                  0.120     0.198
| (CHANX:719334 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.318
| (CHANY:1184458 L4 length:2 (17,1)->(17,3))                                                                 0.120     0.438
| (CHANX:731058 L4 length:3 (18,2)->(21,2))                                                                  0.120     0.558
| (CHANY:1199250 L4 length:3 (20,3)->(20,6))                                                                 0.120     0.678
| (CHANX:754182 L4 length:3 (21,6)->(24,6))                                                                  0.120     0.798
| (CHANY:1218689 L4 length:3 (24,6)->(24,3))                                                                 0.120     0.918
| (IPIN:37811 side:RIGHT (24,6))                                                                             0.164     1.082
| (intra 'bram' routing)                                                                                     0.000     1.082
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K at (24,1))                      -0.000     1.082
data arrival time                                                                                                      1.082

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.082
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.504


#Path 81
Startpoint: di[12].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[12].inpad[0] (.input at (8,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:3014 side:TOP (8,0))                                                                                  0.000     0.078
| (CHANX:718884 L4 length:3 (8,0)->(11,0))                                                                    0.120     0.198
| (CHANX:719100 L4 length:3 (11,0)->(14,0))                                                                   0.120     0.318
| (CHANX:719316 L4 length:3 (14,0)->(17,0))                                                                   0.120     0.438
| (CHANX:719532 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.558
| (CHANX:719748 L4 length:3 (20,0)->(23,0))                                                                   0.120     0.678
| (CHANX:719964 L4 length:3 (23,0)->(26,0))                                                                   0.120     0.798
| (CHANY:1218418 L4 length:0 (24,1)->(24,1))                                                                  0.120     0.918
| (IPIN:37673 side:RIGHT (24,1))                                                                              0.164     1.082
| (intra 'bram' routing)                                                                                      0.000     1.082
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K at (24,1))                      -0.000     1.082
data arrival time                                                                                                       1.082

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.082
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.504


#Path 82
Startpoint: addr[4].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[4].inpad[0] (.input at (20,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (OPIN:7802 side:TOP (20,0))                                                                               0.000     0.078
| (CHANX:719736 L4 length:3 (20,0)->(23,0))                                                                 0.120     0.198
| (CHANY:1213648 L4 length:3 (23,1)->(23,4))                                                                0.120     0.318
| (CHANX:725714 L1 length:0 (24,1)->(24,1))                                                                 0.108     0.426
| (CHANY:1218373 L1 length:0 (24,1)->(24,1))                                                                0.108     0.534
| (CHANX:720062 L1 length:0 (25,0)->(25,0))                                                                 0.108     0.642
| (CHANY:1223402 L4 length:2 (25,1)->(25,3))                                                                0.120     0.762
| (CHANX:725813 L1 length:0 (25,1)->(25,1))                                                                 0.108     0.870
| (CHANY:1218578 L1 length:0 (24,2)->(24,2))                                                                0.108     0.978
| (IPIN:37738 side:RIGHT (24,2))                                                                            0.164     1.142
| (intra 'bram' routing)                                                                                    0.000     1.142
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[9] (TDP36K at (24,1))                       0.000     1.142
data arrival time                                                                                                     1.142

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.078     0.078
| (inter-block routing:global net)                                                                          0.000     0.078
| (intra 'bram' routing)                                                                                    0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.078
clock uncertainty                                                                                           0.000     0.078
cell hold time                                                                                              0.500     0.578
data required time                                                                                                    0.578
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.578
data arrival time                                                                                                     1.142
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.564


#Path 83
Startpoint: di[31].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[31].inpad[0] (.input at (17,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:6634 side:TOP (17,0))                                                                                 0.000     0.078
| (CHANX:719480 L1 length:0 (17,0)->(17,0))                                                                   0.108     0.186
| (CHANY:1184348 L1 length:0 (17,1)->(17,1))                                                                  0.108     0.294
| (CHANX:725344 L4 length:3 (18,1)->(21,1))                                                                   0.120     0.414
| (CHANY:1199136 L1 length:0 (20,2)->(20,2))                                                                  0.108     0.522
| (CHANX:731256 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.642
| (CHANX:731448 L1 length:0 (24,2)->(24,2))                                                                   0.108     0.750
| (CHANY:1218676 L4 length:3 (24,3)->(24,6))                                                                  0.120     0.870
| (CHANY:1218826 L4 length:3 (24,5)->(24,8))                                                                  0.120     0.990
| (IPIN:37824 side:RIGHT (24,6))                                                                              0.164     1.154
| (intra 'bram' routing)                                                                                      0.000     1.154
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K at (24,1))                       0.000     1.154
data arrival time                                                                                                       1.154

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.154
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.576


#Path 84
Startpoint: di[26].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[26].inpad[0] (.input at (15,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:5808 side:TOP (15,0))                                                                                0.000     0.078
| (CHANX:719382 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.198
| (CHANX:719512 L1 length:0 (17,0)->(17,0))                                                                  0.108     0.306
| (CHANY:1184496 L4 length:3 (17,1)->(17,4))                                                                 0.120     0.426
| (CHANY:1184688 L1 length:0 (17,4)->(17,4))                                                                 0.108     0.534
| (CHANX:742500 L4 length:3 (18,4)->(21,4))                                                                  0.120     0.654
| (CHANY:1199376 L4 length:3 (20,5)->(20,8))                                                                 0.120     0.774
| (CHANX:754162 L4 length:3 (21,6)->(24,6))                                                                  0.120     0.894
| (CHANY:1218669 L4 length:3 (24,6)->(24,3))                                                                 0.120     1.014
| (IPIN:37819 side:RIGHT (24,6))                                                                             0.164     1.178
| (intra 'bram' routing)                                                                                     0.000     1.178
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K at (24,1))                      -0.000     1.178
data arrival time                                                                                                      1.178

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.178
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.600


#Path 85
Startpoint: di[20].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[20].inpad[0] (.input at (12,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:4604 side:TOP (12,0))                                                                                0.000     0.078
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.198
| (CHANY:1174744 L4 length:3 (15,1)->(15,4))                                                                 0.120     0.318
| (CHANX:730918 L4 length:3 (16,2)->(19,2))                                                                  0.120     0.438
| (CHANY:1189470 L1 length:0 (18,3)->(18,3))                                                                 0.108     0.546
| (CHANX:736854 L4 length:3 (19,3)->(22,3))                                                                  0.120     0.666
| (CHANX:737008 L4 length:3 (21,3)->(24,3))                                                                  0.120     0.786
| (CHANX:737184 L1 length:0 (24,3)->(24,3))                                                                  0.108     0.894
| (CHANY:1218736 L4 length:3 (24,4)->(24,7))                                                                 0.120     1.014
| (IPIN:37813 side:RIGHT (24,6))                                                                             0.164     1.178
| (intra 'bram' routing)                                                                                     0.000     1.178
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K at (24,1))                       0.000     1.178
data arrival time                                                                                                      1.178

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.178
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.600


#Path 86
Startpoint: di[16].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[16].inpad[0] (.input at (10,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:3806 side:TOP (10,0))                                                                                 0.000     0.078
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                                                                   0.120     0.198
| (CHANY:1165020 L4 length:1 (13,1)->(13,2))                                                                  0.120     0.318
| (CHANX:725046 L4 length:3 (14,1)->(17,1))                                                                   0.120     0.438
| (CHANY:1184542 L1 length:0 (17,2)->(17,2))                                                                  0.108     0.546
| (CHANX:731054 L4 length:3 (18,2)->(21,2))                                                                   0.120     0.666
| (CHANX:731126 L4 length:3 (19,2)->(22,2))                                                                   0.120     0.786
| (CHANX:731272 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.906
| (CHANY:1218479 L4 length:1 (24,2)->(24,1))                                                                  0.120     1.026
| (IPIN:37677 side:RIGHT (24,1))                                                                              0.164     1.190
| (intra 'bram' routing)                                                                                      0.000     1.190
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K at (24,1))                       0.000     1.190
data arrival time                                                                                                       1.190

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.190
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.612


#Path 87
Startpoint: di[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[15].inpad[0] (.input at (9,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:3434 side:TOP (9,0))                                                                                  0.000     0.078
| (CHANX:718964 L4 length:3 (9,0)->(12,0))                                                                    0.120     0.198
| (CHANY:1160168 L4 length:1 (12,1)->(12,2))                                                                  0.120     0.318
| (CHANX:724980 L4 length:3 (13,1)->(16,1))                                                                   0.120     0.438
| (CHANY:1179629 L4 length:0 (16,1)->(16,1))                                                                  0.120     0.558
| (CHANX:719550 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.678
| (CHANY:1199038 L4 length:2 (20,1)->(20,3))                                                                  0.120     0.798
| (CHANX:725548 L4 length:3 (21,1)->(24,1))                                                                   0.120     0.918
| (CHANY:1218477 L4 length:0 (24,1)->(24,1))                                                                  0.120     1.038
| (IPIN:37676 side:RIGHT (24,1))                                                                              0.164     1.202
| (intra 'bram' routing)                                                                                      0.000     1.202
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K at (24,1))                       0.000     1.202
data arrival time                                                                                                       1.202

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.202
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.624


#Path 88
Startpoint: di[14].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[14].inpad[0] (.input at (9,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:3402 side:TOP (9,0))                                                                                  0.000     0.078
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                                                                    0.120     0.198
| (CHANY:1160164 L4 length:3 (12,1)->(12,4))                                                                  0.120     0.318
| (CHANX:730702 L4 length:3 (13,2)->(16,2))                                                                   0.120     0.438
| (CHANY:1179623 L4 length:1 (16,2)->(16,1))                                                                  0.120     0.558
| (CHANX:719544 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.678
| (CHANY:1199044 L4 length:3 (20,1)->(20,4))                                                                  0.120     0.798
| (CHANX:731278 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.918
| (CHANY:1218503 L4 length:1 (24,2)->(24,1))                                                                  0.120     1.038
| (IPIN:37675 side:RIGHT (24,1))                                                                              0.164     1.202
| (intra 'bram' routing)                                                                                      0.000     1.202
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K at (24,1))                       0.000     1.202
data arrival time                                                                                                       1.202

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.202
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.624


#Path 89
Startpoint: di[10].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[10].inpad[0] (.input at (7,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:2604 side:TOP (7,0))                                                                                  0.000     0.078
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                                                                    0.120     0.198
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                                                                   0.120     0.318
| (CHANX:719262 L4 length:3 (13,0)->(16,0))                                                                   0.120     0.438
| (CHANY:1179598 L4 length:2 (16,1)->(16,3))                                                                  0.120     0.558
| (CHANX:725260 L4 length:3 (17,1)->(20,1))                                                                   0.120     0.678
| (CHANY:1199037 L4 length:0 (20,1)->(20,1))                                                                  0.120     0.798
| (CHANX:719806 L4 length:3 (21,0)->(24,0))                                                                   0.120     0.918
| (CHANY:1218510 L4 length:2 (24,1)->(24,3))                                                                  0.120     1.038
| (IPIN:37671 side:RIGHT (24,1))                                                                              0.164     1.202
| (intra 'bram' routing)                                                                                      0.000     1.202
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K at (24,1))                       0.000     1.202
data arrival time                                                                                                       1.202

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.202
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.624


#Path 90
Startpoint: di[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[3] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[3].inpad[0] (.input at (3,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:1038 side:TOP (3,0))                                                                                 0.000     0.078
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                                                                    0.120     0.198
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                                                                    0.120     0.318
| (CHANX:718956 L4 length:3 (9,0)->(12,0))                                                                   0.120     0.438
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.558
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.678
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                                                                  0.120     0.798
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                                                                  0.120     0.918
| (CHANY:1218496 L4 length:1 (24,1)->(24,2))                                                                 0.120     1.038
| (IPIN:37664 side:RIGHT (24,1))                                                                             0.164     1.202
| (intra 'bram' routing)                                                                                     0.000     1.202
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[3] (TDP36K at (24,1))                       0.000     1.202
data arrival time                                                                                                      1.202

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.202
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.624


#Path 91
Startpoint: di[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[19].inpad[0] (.input at (11,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:4228 side:TOP (11,0))                                                                                0.000     0.078
| (CHANX:719114 L4 length:3 (11,0)->(14,0))                                                                  0.120     0.198
| (CHANY:1165002 L4 length:2 (13,1)->(13,3))                                                                 0.120     0.318
| (CHANX:730758 L4 length:3 (14,2)->(17,2))                                                                  0.120     0.438
| (CHANY:1184626 L1 length:0 (17,3)->(17,3))                                                                 0.108     0.546
| (CHANX:736766 L4 length:3 (18,3)->(21,3))                                                                  0.120     0.666
| (CHANY:1204142 L1 length:0 (21,4)->(21,4))                                                                 0.108     0.774
| (CHANX:742774 L4 length:3 (22,4)->(25,4))                                                                  0.120     0.894
| (CHANX:742888 L1 length:0 (24,4)->(24,4))                                                                  0.108     1.002
| (CHANY:1218828 L4 length:3 (24,5)->(24,8))                                                                 0.120     1.122
| (IPIN:37812 side:RIGHT (24,6))                                                                             0.164     1.286
| (intra 'bram' routing)                                                                                     0.000     1.286
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K at (24,1))                       0.000     1.286
data arrival time                                                                                                      1.286

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.286
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.708


#Path 92
Startpoint: di[22].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[22].inpad[0] (.input at (13,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:5002 side:TOP (13,0))                                                                                0.000     0.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                                                                  0.120     0.198
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                                                                 0.120     0.318
| (CHANY:1179822 L1 length:0 (16,4)->(16,4))                                                                 0.108     0.426
| (CHANX:742434 L4 length:3 (17,4)->(20,4))                                                                  0.120     0.546
| (CHANY:1199338 L1 length:0 (20,5)->(20,5))                                                                 0.108     0.654
| (CHANX:748442 L4 length:3 (21,5)->(24,5))                                                                  0.120     0.774
| (CHANY:1204310 L4 length:3 (21,6)->(21,9))                                                                 0.120     0.894
| (CHANX:754238 L4 length:3 (22,6)->(25,6))                                                                  0.120     1.014
| (CHANY:1218679 L4 length:3 (24,6)->(24,3))                                                                 0.120     1.134
| (IPIN:37815 side:RIGHT (24,6))                                                                             0.164     1.298
| (intra 'bram' routing)                                                                                     0.000     1.298
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K at (24,1))                       0.000     1.298
data arrival time                                                                                                      1.298

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.298
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.720


#Path 93
Startpoint: di[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[13].inpad[0] (.input at (8,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:3032 side:TOP (8,0))                                                                                  0.000     0.078
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                                                                    0.120     0.198
| (CHANX:719118 L4 length:3 (11,0)->(14,0))                                                                   0.120     0.318
| (CHANY:1169878 L4 length:2 (14,1)->(14,3))                                                                  0.120     0.438
| (CHANX:725116 L4 length:3 (15,1)->(18,1))                                                                   0.120     0.558
| (CHANY:1189404 L1 length:0 (18,2)->(18,2))                                                                  0.108     0.666
| (CHANX:731124 L4 length:3 (19,2)->(22,2))                                                                   0.120     0.786
| (CHANY:1199023 L4 length:1 (20,2)->(20,1))                                                                  0.120     0.906
| (CHANX:725534 L4 length:3 (21,1)->(24,1))                                                                   0.120     1.026
| (CHANY:1218421 L4 length:0 (24,1)->(24,1))                                                                  0.120     1.146
| (IPIN:37674 side:RIGHT (24,1))                                                                              0.164     1.310
| (intra 'bram' routing)                                                                                      0.000     1.310
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K at (24,1))                       0.000     1.310
data arrival time                                                                                                       1.310

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.310
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.732


#Path 94
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
addr[7].inpad[0] (.input at (21,0))                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.078     0.078
| (OPIN:8222 side:TOP (21,0))                                                                                                                                                    0.000     0.078
| (CHANX:719828 L4 length:3 (21,0)->(24,0))                                                                                                                                      0.120     0.198
| (CHANY:1213584 L4 length:3 (23,1)->(23,4))                                                                                                                                     0.120     0.318
| (IPIN:37002 side:RIGHT (23,1))                                                                                                                                                 0.164     0.482
| (intra 'clb' routing)                                                                                                                                                          0.143     0.625
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[1] (.names at (23,1))                        0.000     0.625
| (primitive '.names' combinational delay)                                                                                                                                       0.060     0.685
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names at (23,1))                       0.000     0.685
| (intra 'clb' routing)                                                                                                                                                          0.141     0.826
| (OPIN:36949 side:TOP (23,1))                                                                                                                                                   0.000     0.826
| (CHANX:725688 L4 length:3 (23,1)->(26,1))                                                                                                                                      0.120     0.946
| (CHANX:725756 L4 length:3 (24,1)->(27,1))                                                                                                                                      0.120     1.066
| (CHANY:1218584 L4 length:3 (24,2)->(24,5))                                                                                                                                     0.120     1.186
| (IPIN:37764 side:RIGHT (24,3))                                                                                                                                                 0.164     1.350
| (intra 'bram' routing)                                                                                                                                                         0.000     1.350
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K at (24,1))                                                                                           0.000     1.350
data arrival time                                                                                                                                                                          1.350

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.078     0.078
| (inter-block routing:global net)                                                                                                                                               0.000     0.078
| (intra 'bram' routing)                                                                                                                                                         0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.078
clock uncertainty                                                                                                                                                                0.000     0.078
cell hold time                                                                                                                                                                   0.500     0.578
data required time                                                                                                                                                                         0.578
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.578
data arrival time                                                                                                                                                                          1.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                0.772


#Path 95
Startpoint: di[23].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[23].inpad[0] (.input at (13,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:5026 side:TOP (13,0))                                                                                0.000     0.078
| (CHANX:719221 L1 length:0 (13,0)->(13,0))                                                                  0.108     0.186
| (CHANY:1160074 L1 length:0 (12,1)->(12,1))                                                                 0.108     0.294
| (CHANX:724958 L4 length:3 (13,1)->(16,1))                                                                  0.120     0.414
| (CHANY:1179698 L1 length:0 (16,2)->(16,2))                                                                 0.108     0.522
| (CHANX:730966 L4 length:3 (17,2)->(20,2))                                                                  0.120     0.642
| (CHANY:1194330 L1 length:0 (19,3)->(19,3))                                                                 0.108     0.750
| (CHANX:736926 L4 length:3 (20,3)->(23,3))                                                                  0.120     0.870
| (CHANY:1213846 L1 length:0 (23,4)->(23,4))                                                                 0.108     0.978
| (CHANX:742934 L4 length:3 (24,4)->(27,4))                                                                  0.120     1.098
| (CHANY:1218818 L4 length:3 (24,5)->(24,8))                                                                 0.120     1.218
| (IPIN:37816 side:RIGHT (24,6))                                                                             0.164     1.382
| (intra 'bram' routing)                                                                                     0.000     1.382
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K at (24,1))                       0.000     1.382
data arrival time                                                                                                      1.382

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.382
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.804


#Path 96
Startpoint: addr[6].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
addr[6].inpad[0] (.input at (21,0))                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.078     0.078
| (OPIN:8206 side:TOP (21,0))                                                                                                                                                    0.000     0.078
| (CHANX:719824 L4 length:3 (21,0)->(24,0))                                                                                                                                      0.120     0.198
| (CHANY:1213572 L4 length:1 (23,1)->(23,2))                                                                                                                                     0.120     0.318
| (IPIN:36996 side:RIGHT (23,1))                                                                                                                                                 0.164     0.482
| (intra 'clb' routing)                                                                                                                                                          0.143     0.625
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[1] (.names at (23,1))                        0.000     0.625
| (primitive '.names' combinational delay)                                                                                                                                       0.150     0.775
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names at (23,1))                       0.000     0.775
| (intra 'clb' routing)                                                                                                                                                          0.141     0.916
| (OPIN:36959 side:RIGHT (23,1))                                                                                                                                                 0.000     0.916
| (CHANY:1213601 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     1.036
| (CHANX:720006 L1 length:0 (24,0)->(24,0))                                                                                                                                      0.108     1.144
| (CHANY:1218526 L4 length:2 (24,1)->(24,3))                                                                                                                                     0.120     1.264
| (IPIN:37763 side:RIGHT (24,3))                                                                                                                                                 0.164     1.428
| (intra 'bram' routing)                                                                                                                                                         0.000     1.428
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K at (24,1))                                                                                           0.000     1.428
data arrival time                                                                                                                                                                          1.428

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.078     0.078
| (inter-block routing:global net)                                                                                                                                               0.000     0.078
| (intra 'bram' routing)                                                                                                                                                         0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.078
clock uncertainty                                                                                                                                                                0.000     0.078
cell hold time                                                                                                                                                                   0.500     0.578
data required time                                                                                                                                                                         0.578
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.578
data arrival time                                                                                                                                                                          1.428
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                0.850


#Path 97
Startpoint: di[4].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[4] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[4].inpad[0] (.input at (4,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:1406 side:TOP (4,0))                                                                                 0.000     0.078
| (CHANX:718600 L4 length:3 (4,0)->(7,0))                                                                    0.120     0.198
| (CHANX:718824 L4 length:3 (7,0)->(10,0))                                                                   0.120     0.318
| (CHANY:1150444 L4 length:3 (10,1)->(10,4))                                                                 0.120     0.438
| (CHANX:724832 L4 length:3 (11,1)->(14,1))                                                                  0.120     0.558
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                                                                 0.120     0.678
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.798
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                                                                  0.120     0.918
| (CHANX:719838 L4 length:3 (21,0)->(24,0))                                                                  0.120     1.038
| (CHANX:720018 L1 length:0 (24,0)->(24,0))                                                                  0.108     1.146
| (CHANY:1218514 L4 length:0 (24,1)->(24,1))                                                                 0.120     1.266
| (IPIN:37665 side:RIGHT (24,1))                                                                             0.164     1.430
| (intra 'bram' routing)                                                                                     0.000     1.430
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[4] (TDP36K at (24,1))                       0.000     1.430
data arrival time                                                                                                      1.430

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.430
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.852


#Path 98
Startpoint: di[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[11].inpad[0] (.input at (7,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (OPIN:2624 side:TOP (7,0))                                                                                  0.000     0.078
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                    0.120     0.198
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                                                                  0.120     0.318
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                                                                   0.120     0.438
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                                                                  0.120     0.558
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                                                                   0.120     0.678
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                                                                  0.120     0.798
| (CHANX:725410 L4 length:3 (19,1)->(22,1))                                                                   0.120     0.918
| (CHANY:1208781 L4 length:0 (22,1)->(22,1))                                                                  0.120     1.038
| (CHANX:719974 L4 length:3 (23,0)->(26,0))                                                                   0.120     1.158
| (CHANY:1218448 L4 length:1 (24,1)->(24,2))                                                                  0.120     1.278
| (IPIN:37672 side:RIGHT (24,1))                                                                              0.164     1.442
| (intra 'bram' routing)                                                                                      0.000     1.442
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K at (24,1))                       0.000     1.442
data arrival time                                                                                                       1.442

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.078     0.078
| (inter-block routing:global net)                                                                            0.000     0.078
| (intra 'bram' routing)                                                                                      0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.078
clock uncertainty                                                                                             0.000     0.078
cell hold time                                                                                                0.500     0.578
data required time                                                                                                      0.578
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.578
data arrival time                                                                                                       1.442
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.864


#Path 99
Startpoint: di[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[5].inpad[0] (.input at (4,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (OPIN:1426 side:TOP (4,0))                                                                                 0.000     0.078
| (CHANX:718608 L4 length:3 (4,0)->(7,0))                                                                    0.120     0.198
| (CHANY:1135864 L4 length:3 (7,1)->(7,4))                                                                   0.120     0.318
| (CHANX:724616 L4 length:3 (8,1)->(11,1))                                                                   0.120     0.438
| (CHANY:1155313 L4 length:0 (11,1)->(11,1))                                                                 0.120     0.558
| (CHANX:719174 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.678
| (CHANX:719394 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.798
| (CHANX:719622 L4 length:3 (18,0)->(21,0))                                                                  0.120     0.918
| (CHANY:1203898 L4 length:2 (21,1)->(21,3))                                                                 0.120     1.038
| (CHANX:725620 L4 length:3 (22,1)->(25,1))                                                                  0.120     1.158
| (CHANY:1218517 L4 length:0 (24,1)->(24,1))                                                                 0.120     1.278
| (IPIN:37666 side:RIGHT (24,1))                                                                             0.164     1.442
| (intra 'bram' routing)                                                                                     0.000     1.442
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[5] (TDP36K at (24,1))                       0.000     1.442
data arrival time                                                                                                      1.442

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.078     0.078
| (inter-block routing:global net)                                                                           0.000     0.078
| (intra 'bram' routing)                                                                                     0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.078
clock uncertainty                                                                                            0.000     0.078
cell hold time                                                                                               0.500     0.578
data required time                                                                                                     0.578
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.578
data arrival time                                                                                                      1.442
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.864


#Path 100
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : hold

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
addr[7].inpad[0] (.input at (21,0))                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.078     0.078
| (OPIN:8222 side:TOP (21,0))                                                                                                                                                    0.000     0.078
| (CHANX:719828 L4 length:3 (21,0)->(24,0))                                                                                                                                      0.120     0.198
| (CHANY:1213584 L4 length:3 (23,1)->(23,4))                                                                                                                                     0.120     0.318
| (IPIN:37002 side:RIGHT (23,1))                                                                                                                                                 0.164     0.482
| (intra 'clb' routing)                                                                                                                                                          0.143     0.625
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[1] (.names at (23,1))                        0.000     0.625
| (primitive '.names' combinational delay)                                                                                                                                       0.060     0.685
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names at (23,1))                       0.000     0.685
| (intra 'clb' routing)                                                                                                                                                          0.141     0.826
| (OPIN:36949 side:TOP (23,1))                                                                                                                                                   0.000     0.826
| (CHANX:725461 L4 length:3 (23,1)->(20,1))                                                                                                                                      0.120     0.946
| (CHANX:725577 L1 length:0 (22,1)->(22,1))                                                                                                                                      0.108     1.054
| (CHANY:1203905 L4 length:0 (21,1)->(21,1))                                                                                                                                     0.120     1.174
| (CHANX:719886 L4 length:3 (22,0)->(25,0))                                                                                                                                      0.120     1.294
| (IPIN:37692 side:BOTTOM (24,1))                                                                                                                                                0.164     1.458
| (intra 'bram' routing)                                                                                                                                                         0.000     1.458
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K at (24,1))                                                                                           0.000     1.458
data arrival time                                                                                                                                                                          1.458

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.078     0.078
| (inter-block routing:global net)                                                                                                                                               0.000     0.078
| (intra 'bram' routing)                                                                                                                                                         0.000     0.078
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.078
clock uncertainty                                                                                                                                                                0.000     0.078
cell hold time                                                                                                                                                                   0.500     0.578
data required time                                                                                                                                                                         0.578
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.578
data arrival time                                                                                                                                                                          1.458
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                0.880


#End of timing report
