Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6f253c6ae77044e89ab66a57a80bedfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/namso/Desktop/school/ecen 248/lab_11/lab_11.srcs/sources_1/new/tlc_fsm.v" Line 8. Module tlc_fsm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
