{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 15:22:58 2018 " "Info: Processing started: Mon Dec 31 15:22:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/CODES/Quartus/experiment/CPU_FINAL/OUTPUT.vhd " "Warning: Can't analyze file -- file D:/CODES/Quartus/experiment/CPU_FINAL/OUTPUT.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "SM_GENERATOR.vhd 2 1 " "Warning: Using design file SM_GENERATOR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM_GENERATOR-bhv " "Info: Found design unit 1: SM_GENERATOR-bhv" {  } { { "SM_GENERATOR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/SM_GENERATOR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM_GENERATOR " "Info: Found entity 1: SM_GENERATOR" {  } { { "SM_GENERATOR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/SM_GENERATOR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_GENERATOR SM_GENERATOR:inst10 " "Info: Elaborating entity \"SM_GENERATOR\" for hierarchy \"SM_GENERATOR:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 344 1088 1184 440 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CONTROLLER.vhd 2 1 " "Warning: Using design file CONTROLLER.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-bhv " "Info: Found design unit 1: CONTROLLER-bhv" {  } { { "CONTROLLER.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Info: Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/CONTROLLER.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:inst1 " "Info: Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 128 1528 1672 480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ID.vhd 2 1 " "Warning: Using design file ID.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-main " "Info: Found design unit 1: ID-main" {  } { { "ID.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ID.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Info: Found entity 1: ID" {  } { { "ID.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ID.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst3 " "Info: Elaborating entity \"ID\" for hierarchy \"ID:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 144 1280 1440 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "IR.vhd 2 1 " "Warning: Using design file IR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-main " "Info: Found design unit 1: IR-main" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/IR.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/IR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst18 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 144 1024 1184 240 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhv " "Info: Found design unit 1: ALU-bhv" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 296 576 736 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_TMP ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"ALU_TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_TMP ALU.vhd(41) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal \"ALU_TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_TMP ALU.vhd(64) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(64): signal \"ALU_TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_TMP ALU.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"ALU_TMP\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(18) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(18) " "Info (10041): Inferred latch for \"Z\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(18) " "Info (10041): Inferred latch for \"C\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[0\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[0\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[1\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[1\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[2\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[2\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[3\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[3\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[4\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[4\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[5\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[5\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[6\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[6\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[7\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[7\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TMP\[8\] ALU.vhd(18) " "Info (10041): Inferred latch for \"ALU_TMP\[8\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "GR.vhd 2 1 " "Warning: Using design file GR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GR-bhv " "Info: Found design unit 1: GR-bhv" {  } { { "GR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/GR.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GR " "Info: Found entity 1: GR" {  } { { "GR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/GR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GR GR:inst4 " "Info: Elaborating entity \"GR\" for hierarchy \"GR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 312 224 440 440 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MY_INPUT.vhd 2 1 " "Warning: Using design file MY_INPUT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_INPUT-bhv " "Info: Found design unit 1: MY_INPUT-bhv" {  } { { "MY_INPUT.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/MY_INPUT.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MY_INPUT " "Info: Found entity 1: MY_INPUT" {  } { { "MY_INPUT.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/MY_INPUT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_INPUT MY_INPUT:inst14 " "Info: Elaborating entity \"MY_INPUT\" for hierarchy \"MY_INPUT:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 552 392 624 648 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst12 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 120 800 928 248 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst12 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst12\"" {  } { { "CPU.bdf" "" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 120 800 928 248 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst12 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RAM.mif " "Info: Parameter \"LPM_FILE\" = \"RAM.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 120 800 928 248 "inst12" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst12\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst12\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 120 800 928 248 "inst12" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst12\|altram:sram LPM_RAM_IO:inst12 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst12\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst12\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 120 800 928 248 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst12\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst12\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst12\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst12 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst12\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst12\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 120 800 928 248 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_od91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_od91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_od91 " "Info: Found entity 1: altsyncram_od91" {  } { { "db/altsyncram_od91.tdf" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/db/altsyncram_od91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_od91 LPM_RAM_IO:inst12\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated " "Info: Elaborating entity \"altsyncram_od91\" for hierarchy \"LPM_RAM_IO:inst12\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MUX_3.vhd 2 1 " "Warning: Using design file MUX_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3-bhv " "Info: Found design unit 1: MUX_3-bhv" {  } { { "MUX_3.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/MUX_3.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Info: Found entity 1: MUX_3" {  } { { "MUX_3.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/MUX_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:inst8 " "Info: Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 112 576 736 240 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "PC.vhd 2 1 " "Warning: Using design file PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Info: Found design unit 1: PC-bhv" {  } { { "PC.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/PC.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/PC.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst9 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 112 224 432 240 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ZCR.vhd 2 1 " "Warning: Using design file ZCR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZCR-bhv " "Info: Found design unit 1: ZCR-bhv" {  } { { "ZCR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ZCR.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ZCR " "Info: Found entity 1: ZCR" {  } { { "ZCR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ZCR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZCR ZCR:inst11 " "Info: Elaborating entity \"ZCR\" for hierarchy \"ZCR:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 312 840 960 440 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_DATA ZCR.vhd(13) " "Info (10041): Inferred latch for \"Z_DATA\" at ZCR.vhd(13)" {  } { { "ZCR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ZCR.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_DATA ZCR.vhd(12) " "Info (10041): Inferred latch for \"C_DATA\" at ZCR.vhd(12)" {  } { { "ZCR.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/ZCR.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MY_OUTPUT.vhd 2 1 " "Warning: Using design file MY_OUTPUT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_OUTPUT-bhv " "Info: Found design unit 1: MY_OUTPUT-bhv" {  } { { "MY_OUTPUT.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/MY_OUTPUT.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MY_OUTPUT " "Info: Found entity 1: MY_OUTPUT" {  } { { "MY_OUTPUT.vhd" "" { Text "D:/CODES/Quartus/experiment/CPU_FINAL/MY_OUTPUT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_OUTPUT MY_OUTPUT:inst15 " "Info: Elaborating entity \"MY_OUTPUT\" for hierarchy \"MY_OUTPUT:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "D:/CODES/Quartus/experiment/CPU_FINAL/CPU.bdf" { { 552 1296 1504 648 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 19 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 15:23:00 2018 " "Info: Processing ended: Mon Dec 31 15:23:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
