module top_module (
    input clk,
    input reset,
    input [7:0] d,
    output reg [7:0] q
);
    always @(negedge clk) begin
        q[7:0] <= reset ? 8'h34 : d[7:0];
    end

endmodule
