
*** Running vivado
    with args -log soc_cordic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_cordic_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_cordic_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 407.523 ; gain = 98.996
INFO: [Synth 8-638] synthesizing module 'soc_cordic_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/synth/soc_cordic_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'soc_cordic_0_0' (14#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/synth/soc_cordic_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 589.941 ; gain = 281.414
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 589.941 ; gain = 281.414
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 866.500 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    94|
|2     |LUT2    |   301|
|3     |LUT3    |   317|
|4     |LUT4    |     2|
|5     |MUXCY   |   368|
|6     |SRL16E  |    32|
|7     |SRLC32E |    11|
|8     |XORCY   |   342|
|9     |FDRE    |   761|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 866.500 ; gain = 557.973
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 866.500 ; gain = 567.430
