#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014cb7e77b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014cb7e8b700 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0000014cb7ef9930_0 .var "clk", 0 0;
v0000014cb7ef8cb0_0 .net "dataadr", 31 0, v0000014cb7ee21c0_0;  1 drivers
v0000014cb7ef9570_0 .net "memwrite", 0 0, L_0000014cb7efec80;  1 drivers
v0000014cb7ef9610_0 .var "reset", 0 0;
v0000014cb7ef8b70_0 .net "writedata", 31 0, v0000014cb7ee3520_0;  1 drivers
S_0000014cb7e8b890 .scope module, "dut" "top" 3 8, 4 5 0, S_0000014cb7e8b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000014cb7ef8d50_0 .net "ALUOut", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7ef9d90_0 .net "LoadW", 0 0, L_0000014cb7eff360;  1 drivers
v0000014cb7ef8df0_0 .net "MemWrite", 0 0, L_0000014cb7efec80;  alias, 1 drivers
v0000014cb7ef96b0_0 .net "ReadData", 31 0, v0000014cb7e729e0_0;  1 drivers
v0000014cb7ef8c10_0 .net "WriteData", 31 0, v0000014cb7ee3520_0;  alias, 1 drivers
v0000014cb7ef9430_0 .net "clk", 0 0, v0000014cb7ef9930_0;  1 drivers
v0000014cb7ef8e90_0 .net "dhit", 0 0, v0000014cb7e72760_0;  1 drivers
v0000014cb7ef8f30_0 .net "ihit", 0 0, v0000014cb7e1f700_0;  1 drivers
v0000014cb7ef9b10_0 .net "instr", 31 0, v0000014cb7e2cb50_0;  1 drivers
v0000014cb7ef94d0_0 .net "pc", 31 0, v0000014cb7ef5ce0_0;  1 drivers
v0000014cb7ef9a70_0 .net "reset", 0 0, v0000014cb7ef9610_0;  1 drivers
S_0000014cb7d7f110 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_0000014cb7e8b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v0000014cb7e72620_0 .net "a", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7e71900_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7e730c0_0 .net "data", 127 0, v0000014cb7e71a40_0;  1 drivers
v0000014cb7e71c20_0 .var "data0", 127 0;
v0000014cb7e73200_0 .var "data1", 127 0;
v0000014cb7e71d60_0 .var "data2", 127 0;
v0000014cb7e72f80_0 .var "data3", 127 0;
v0000014cb7e72b20 .array "dcache", 0 3, 154 0;
v0000014cb7e72760_0 .var "hit", 0 0;
v0000014cb7e733e0_0 .net "load", 0 0, L_0000014cb7eff360;  alias, 1 drivers
v0000014cb7e729e0_0 .var "rd", 31 0;
v0000014cb7e72580_0 .var "set", 1 0;
v0000014cb7e72120_0 .var "tag0", 25 0;
v0000014cb7e71e00_0 .var "tag1", 25 0;
v0000014cb7e721c0_0 .var "tag2", 25 0;
v0000014cb7e72a80_0 .var "tag3", 25 0;
v0000014cb7e71ea0_0 .var "valid0", 0 0;
v0000014cb7e72c60_0 .var "valid1", 0 0;
v0000014cb7e73340_0 .var "valid2", 0 0;
v0000014cb7e71f40_0 .var "valid3", 0 0;
v0000014cb7e71ae0_0 .net "wd", 31 0, v0000014cb7ee3520_0;  alias, 1 drivers
v0000014cb7e72d00_0 .net "we", 0 0, L_0000014cb7efec80;  alias, 1 drivers
v0000014cb7e72b20_0 .array/port v0000014cb7e72b20, 0;
v0000014cb7e72b20_1 .array/port v0000014cb7e72b20, 1;
v0000014cb7e72b20_2 .array/port v0000014cb7e72b20, 2;
v0000014cb7e72b20_3 .array/port v0000014cb7e72b20, 3;
E_0000014cb7e521d0/0 .event anyedge, v0000014cb7e72b20_0, v0000014cb7e72b20_1, v0000014cb7e72b20_2, v0000014cb7e72b20_3;
E_0000014cb7e521d0/1 .event anyedge, v0000014cb7e72e40_0, v0000014cb7e73020_0, v0000014cb7e733e0_0, v0000014cb7e71a40_0;
E_0000014cb7e521d0/2 .event anyedge, v0000014cb7e724e0_0;
E_0000014cb7e521d0 .event/or E_0000014cb7e521d0/0, E_0000014cb7e521d0/1, E_0000014cb7e521d0/2;
S_0000014cb7d7f2a0 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_0000014cb7d7f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v0000014cb7e719a0 .array "RAM", 0 63, 31 0;
v0000014cb7e72e40_0 .net "a", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7e71b80_0 .var "add0", 31 0;
v0000014cb7e717c0_0 .var "add1", 31 0;
v0000014cb7e726c0_0 .var "add2", 31 0;
v0000014cb7e732a0_0 .var "add3", 31 0;
v0000014cb7e72bc0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7e71a40_0 .var "rd", 127 0;
v0000014cb7e724e0_0 .net "wd", 31 0, v0000014cb7ee3520_0;  alias, 1 drivers
v0000014cb7e73020_0 .net "we", 0 0, L_0000014cb7efec80;  alias, 1 drivers
E_0000014cb7e51a90 .event negedge, v0000014cb7e72bc0_0;
E_0000014cb7e52450 .event posedge, v0000014cb7e72bc0_0;
v0000014cb7e719a0_0 .array/port v0000014cb7e719a0, 0;
E_0000014cb7e524d0/0 .event anyedge, v0000014cb7e72e40_0, v0000014cb7e71b80_0, v0000014cb7e732a0_0, v0000014cb7e719a0_0;
v0000014cb7e719a0_1 .array/port v0000014cb7e719a0, 1;
v0000014cb7e719a0_2 .array/port v0000014cb7e719a0, 2;
v0000014cb7e719a0_3 .array/port v0000014cb7e719a0, 3;
v0000014cb7e719a0_4 .array/port v0000014cb7e719a0, 4;
E_0000014cb7e524d0/1 .event anyedge, v0000014cb7e719a0_1, v0000014cb7e719a0_2, v0000014cb7e719a0_3, v0000014cb7e719a0_4;
v0000014cb7e719a0_5 .array/port v0000014cb7e719a0, 5;
v0000014cb7e719a0_6 .array/port v0000014cb7e719a0, 6;
v0000014cb7e719a0_7 .array/port v0000014cb7e719a0, 7;
v0000014cb7e719a0_8 .array/port v0000014cb7e719a0, 8;
E_0000014cb7e524d0/2 .event anyedge, v0000014cb7e719a0_5, v0000014cb7e719a0_6, v0000014cb7e719a0_7, v0000014cb7e719a0_8;
v0000014cb7e719a0_9 .array/port v0000014cb7e719a0, 9;
v0000014cb7e719a0_10 .array/port v0000014cb7e719a0, 10;
v0000014cb7e719a0_11 .array/port v0000014cb7e719a0, 11;
v0000014cb7e719a0_12 .array/port v0000014cb7e719a0, 12;
E_0000014cb7e524d0/3 .event anyedge, v0000014cb7e719a0_9, v0000014cb7e719a0_10, v0000014cb7e719a0_11, v0000014cb7e719a0_12;
v0000014cb7e719a0_13 .array/port v0000014cb7e719a0, 13;
v0000014cb7e719a0_14 .array/port v0000014cb7e719a0, 14;
v0000014cb7e719a0_15 .array/port v0000014cb7e719a0, 15;
v0000014cb7e719a0_16 .array/port v0000014cb7e719a0, 16;
E_0000014cb7e524d0/4 .event anyedge, v0000014cb7e719a0_13, v0000014cb7e719a0_14, v0000014cb7e719a0_15, v0000014cb7e719a0_16;
v0000014cb7e719a0_17 .array/port v0000014cb7e719a0, 17;
v0000014cb7e719a0_18 .array/port v0000014cb7e719a0, 18;
v0000014cb7e719a0_19 .array/port v0000014cb7e719a0, 19;
v0000014cb7e719a0_20 .array/port v0000014cb7e719a0, 20;
E_0000014cb7e524d0/5 .event anyedge, v0000014cb7e719a0_17, v0000014cb7e719a0_18, v0000014cb7e719a0_19, v0000014cb7e719a0_20;
v0000014cb7e719a0_21 .array/port v0000014cb7e719a0, 21;
v0000014cb7e719a0_22 .array/port v0000014cb7e719a0, 22;
v0000014cb7e719a0_23 .array/port v0000014cb7e719a0, 23;
v0000014cb7e719a0_24 .array/port v0000014cb7e719a0, 24;
E_0000014cb7e524d0/6 .event anyedge, v0000014cb7e719a0_21, v0000014cb7e719a0_22, v0000014cb7e719a0_23, v0000014cb7e719a0_24;
v0000014cb7e719a0_25 .array/port v0000014cb7e719a0, 25;
v0000014cb7e719a0_26 .array/port v0000014cb7e719a0, 26;
v0000014cb7e719a0_27 .array/port v0000014cb7e719a0, 27;
v0000014cb7e719a0_28 .array/port v0000014cb7e719a0, 28;
E_0000014cb7e524d0/7 .event anyedge, v0000014cb7e719a0_25, v0000014cb7e719a0_26, v0000014cb7e719a0_27, v0000014cb7e719a0_28;
v0000014cb7e719a0_29 .array/port v0000014cb7e719a0, 29;
v0000014cb7e719a0_30 .array/port v0000014cb7e719a0, 30;
v0000014cb7e719a0_31 .array/port v0000014cb7e719a0, 31;
v0000014cb7e719a0_32 .array/port v0000014cb7e719a0, 32;
E_0000014cb7e524d0/8 .event anyedge, v0000014cb7e719a0_29, v0000014cb7e719a0_30, v0000014cb7e719a0_31, v0000014cb7e719a0_32;
v0000014cb7e719a0_33 .array/port v0000014cb7e719a0, 33;
v0000014cb7e719a0_34 .array/port v0000014cb7e719a0, 34;
v0000014cb7e719a0_35 .array/port v0000014cb7e719a0, 35;
v0000014cb7e719a0_36 .array/port v0000014cb7e719a0, 36;
E_0000014cb7e524d0/9 .event anyedge, v0000014cb7e719a0_33, v0000014cb7e719a0_34, v0000014cb7e719a0_35, v0000014cb7e719a0_36;
v0000014cb7e719a0_37 .array/port v0000014cb7e719a0, 37;
v0000014cb7e719a0_38 .array/port v0000014cb7e719a0, 38;
v0000014cb7e719a0_39 .array/port v0000014cb7e719a0, 39;
v0000014cb7e719a0_40 .array/port v0000014cb7e719a0, 40;
E_0000014cb7e524d0/10 .event anyedge, v0000014cb7e719a0_37, v0000014cb7e719a0_38, v0000014cb7e719a0_39, v0000014cb7e719a0_40;
v0000014cb7e719a0_41 .array/port v0000014cb7e719a0, 41;
v0000014cb7e719a0_42 .array/port v0000014cb7e719a0, 42;
v0000014cb7e719a0_43 .array/port v0000014cb7e719a0, 43;
v0000014cb7e719a0_44 .array/port v0000014cb7e719a0, 44;
E_0000014cb7e524d0/11 .event anyedge, v0000014cb7e719a0_41, v0000014cb7e719a0_42, v0000014cb7e719a0_43, v0000014cb7e719a0_44;
v0000014cb7e719a0_45 .array/port v0000014cb7e719a0, 45;
v0000014cb7e719a0_46 .array/port v0000014cb7e719a0, 46;
v0000014cb7e719a0_47 .array/port v0000014cb7e719a0, 47;
v0000014cb7e719a0_48 .array/port v0000014cb7e719a0, 48;
E_0000014cb7e524d0/12 .event anyedge, v0000014cb7e719a0_45, v0000014cb7e719a0_46, v0000014cb7e719a0_47, v0000014cb7e719a0_48;
v0000014cb7e719a0_49 .array/port v0000014cb7e719a0, 49;
v0000014cb7e719a0_50 .array/port v0000014cb7e719a0, 50;
v0000014cb7e719a0_51 .array/port v0000014cb7e719a0, 51;
v0000014cb7e719a0_52 .array/port v0000014cb7e719a0, 52;
E_0000014cb7e524d0/13 .event anyedge, v0000014cb7e719a0_49, v0000014cb7e719a0_50, v0000014cb7e719a0_51, v0000014cb7e719a0_52;
v0000014cb7e719a0_53 .array/port v0000014cb7e719a0, 53;
v0000014cb7e719a0_54 .array/port v0000014cb7e719a0, 54;
v0000014cb7e719a0_55 .array/port v0000014cb7e719a0, 55;
v0000014cb7e719a0_56 .array/port v0000014cb7e719a0, 56;
E_0000014cb7e524d0/14 .event anyedge, v0000014cb7e719a0_53, v0000014cb7e719a0_54, v0000014cb7e719a0_55, v0000014cb7e719a0_56;
v0000014cb7e719a0_57 .array/port v0000014cb7e719a0, 57;
v0000014cb7e719a0_58 .array/port v0000014cb7e719a0, 58;
v0000014cb7e719a0_59 .array/port v0000014cb7e719a0, 59;
v0000014cb7e719a0_60 .array/port v0000014cb7e719a0, 60;
E_0000014cb7e524d0/15 .event anyedge, v0000014cb7e719a0_57, v0000014cb7e719a0_58, v0000014cb7e719a0_59, v0000014cb7e719a0_60;
v0000014cb7e719a0_61 .array/port v0000014cb7e719a0, 61;
v0000014cb7e719a0_62 .array/port v0000014cb7e719a0, 62;
v0000014cb7e719a0_63 .array/port v0000014cb7e719a0, 63;
E_0000014cb7e524d0/16 .event anyedge, v0000014cb7e719a0_61, v0000014cb7e719a0_62, v0000014cb7e719a0_63, v0000014cb7e726c0_0;
E_0000014cb7e524d0/17 .event anyedge, v0000014cb7e717c0_0;
E_0000014cb7e524d0 .event/or E_0000014cb7e524d0/0, E_0000014cb7e524d0/1, E_0000014cb7e524d0/2, E_0000014cb7e524d0/3, E_0000014cb7e524d0/4, E_0000014cb7e524d0/5, E_0000014cb7e524d0/6, E_0000014cb7e524d0/7, E_0000014cb7e524d0/8, E_0000014cb7e524d0/9, E_0000014cb7e524d0/10, E_0000014cb7e524d0/11, E_0000014cb7e524d0/12, E_0000014cb7e524d0/13, E_0000014cb7e524d0/14, E_0000014cb7e524d0/15, E_0000014cb7e524d0/16, E_0000014cb7e524d0/17;
S_0000014cb7d7f430 .scope module, "icache" "icache" 4 13, 7 9 0, S_0000014cb7e8b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v0000014cb7e723a0_0 .net "a", 31 0, v0000014cb7ef5ce0_0;  alias, 1 drivers
v0000014cb7e72440_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7e4cc50_0 .var "data0", 127 0;
v0000014cb7e4bdf0_0 .var "data1", 127 0;
v0000014cb7e4d3d0_0 .var "data2", 127 0;
v0000014cb7e4bfd0_0 .var "data3", 127 0;
v0000014cb7e1f700_0 .var "hit", 0 0;
v0000014cb7e1f160 .array "icache", 0 3, 154 0;
v0000014cb7e1f5c0_0 .net "instr", 127 0, v0000014cb7e72080_0;  1 drivers
v0000014cb7e2cb50_0 .var "rd", 31 0;
v0000014cb7e2c0b0_0 .var "set", 1 0;
v0000014cb7e2b2f0_0 .var "tag0", 25 0;
v0000014cb7db6680_0 .var "tag1", 25 0;
v0000014cb7db6cc0_0 .var "tag2", 25 0;
v0000014cb7edc180_0 .var "tag3", 25 0;
v0000014cb7edbfa0_0 .var "valid0", 0 0;
v0000014cb7edc5e0_0 .var "valid1", 0 0;
v0000014cb7edccc0_0 .var "valid2", 0 0;
v0000014cb7edcb80_0 .var "valid3", 0 0;
v0000014cb7e1f160_0 .array/port v0000014cb7e1f160, 0;
v0000014cb7e1f160_1 .array/port v0000014cb7e1f160, 1;
v0000014cb7e1f160_2 .array/port v0000014cb7e1f160, 2;
v0000014cb7e1f160_3 .array/port v0000014cb7e1f160, 3;
E_0000014cb7e51910/0 .event anyedge, v0000014cb7e1f160_0, v0000014cb7e1f160_1, v0000014cb7e1f160_2, v0000014cb7e1f160_3;
E_0000014cb7e51910/1 .event anyedge, v0000014cb7e735c0_0, v0000014cb7e72080_0;
E_0000014cb7e51910 .event/or E_0000014cb7e51910/0, E_0000014cb7e51910/1;
S_0000014cb7d66f60 .scope module, "imem" "imem" 7 21, 8 1 0, S_0000014cb7d7f430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v0000014cb7e72da0 .array "RAM", 0 63, 31 0;
v0000014cb7e735c0_0 .net "a", 31 0, v0000014cb7ef5ce0_0;  alias, 1 drivers
v0000014cb7e71fe0_0 .var "add0", 31 0;
v0000014cb7e72ee0_0 .var "add1", 31 0;
v0000014cb7e72260_0 .var "add2", 31 0;
v0000014cb7e71720_0 .var "add3", 31 0;
v0000014cb7e72080_0 .var "rd", 127 0;
v0000014cb7e72da0_0 .array/port v0000014cb7e72da0, 0;
E_0000014cb7e51b50/0 .event anyedge, v0000014cb7e735c0_0, v0000014cb7e71fe0_0, v0000014cb7e71720_0, v0000014cb7e72da0_0;
v0000014cb7e72da0_1 .array/port v0000014cb7e72da0, 1;
v0000014cb7e72da0_2 .array/port v0000014cb7e72da0, 2;
v0000014cb7e72da0_3 .array/port v0000014cb7e72da0, 3;
v0000014cb7e72da0_4 .array/port v0000014cb7e72da0, 4;
E_0000014cb7e51b50/1 .event anyedge, v0000014cb7e72da0_1, v0000014cb7e72da0_2, v0000014cb7e72da0_3, v0000014cb7e72da0_4;
v0000014cb7e72da0_5 .array/port v0000014cb7e72da0, 5;
v0000014cb7e72da0_6 .array/port v0000014cb7e72da0, 6;
v0000014cb7e72da0_7 .array/port v0000014cb7e72da0, 7;
v0000014cb7e72da0_8 .array/port v0000014cb7e72da0, 8;
E_0000014cb7e51b50/2 .event anyedge, v0000014cb7e72da0_5, v0000014cb7e72da0_6, v0000014cb7e72da0_7, v0000014cb7e72da0_8;
v0000014cb7e72da0_9 .array/port v0000014cb7e72da0, 9;
v0000014cb7e72da0_10 .array/port v0000014cb7e72da0, 10;
v0000014cb7e72da0_11 .array/port v0000014cb7e72da0, 11;
v0000014cb7e72da0_12 .array/port v0000014cb7e72da0, 12;
E_0000014cb7e51b50/3 .event anyedge, v0000014cb7e72da0_9, v0000014cb7e72da0_10, v0000014cb7e72da0_11, v0000014cb7e72da0_12;
v0000014cb7e72da0_13 .array/port v0000014cb7e72da0, 13;
v0000014cb7e72da0_14 .array/port v0000014cb7e72da0, 14;
v0000014cb7e72da0_15 .array/port v0000014cb7e72da0, 15;
v0000014cb7e72da0_16 .array/port v0000014cb7e72da0, 16;
E_0000014cb7e51b50/4 .event anyedge, v0000014cb7e72da0_13, v0000014cb7e72da0_14, v0000014cb7e72da0_15, v0000014cb7e72da0_16;
v0000014cb7e72da0_17 .array/port v0000014cb7e72da0, 17;
v0000014cb7e72da0_18 .array/port v0000014cb7e72da0, 18;
v0000014cb7e72da0_19 .array/port v0000014cb7e72da0, 19;
v0000014cb7e72da0_20 .array/port v0000014cb7e72da0, 20;
E_0000014cb7e51b50/5 .event anyedge, v0000014cb7e72da0_17, v0000014cb7e72da0_18, v0000014cb7e72da0_19, v0000014cb7e72da0_20;
v0000014cb7e72da0_21 .array/port v0000014cb7e72da0, 21;
v0000014cb7e72da0_22 .array/port v0000014cb7e72da0, 22;
v0000014cb7e72da0_23 .array/port v0000014cb7e72da0, 23;
v0000014cb7e72da0_24 .array/port v0000014cb7e72da0, 24;
E_0000014cb7e51b50/6 .event anyedge, v0000014cb7e72da0_21, v0000014cb7e72da0_22, v0000014cb7e72da0_23, v0000014cb7e72da0_24;
v0000014cb7e72da0_25 .array/port v0000014cb7e72da0, 25;
v0000014cb7e72da0_26 .array/port v0000014cb7e72da0, 26;
v0000014cb7e72da0_27 .array/port v0000014cb7e72da0, 27;
v0000014cb7e72da0_28 .array/port v0000014cb7e72da0, 28;
E_0000014cb7e51b50/7 .event anyedge, v0000014cb7e72da0_25, v0000014cb7e72da0_26, v0000014cb7e72da0_27, v0000014cb7e72da0_28;
v0000014cb7e72da0_29 .array/port v0000014cb7e72da0, 29;
v0000014cb7e72da0_30 .array/port v0000014cb7e72da0, 30;
v0000014cb7e72da0_31 .array/port v0000014cb7e72da0, 31;
v0000014cb7e72da0_32 .array/port v0000014cb7e72da0, 32;
E_0000014cb7e51b50/8 .event anyedge, v0000014cb7e72da0_29, v0000014cb7e72da0_30, v0000014cb7e72da0_31, v0000014cb7e72da0_32;
v0000014cb7e72da0_33 .array/port v0000014cb7e72da0, 33;
v0000014cb7e72da0_34 .array/port v0000014cb7e72da0, 34;
v0000014cb7e72da0_35 .array/port v0000014cb7e72da0, 35;
v0000014cb7e72da0_36 .array/port v0000014cb7e72da0, 36;
E_0000014cb7e51b50/9 .event anyedge, v0000014cb7e72da0_33, v0000014cb7e72da0_34, v0000014cb7e72da0_35, v0000014cb7e72da0_36;
v0000014cb7e72da0_37 .array/port v0000014cb7e72da0, 37;
v0000014cb7e72da0_38 .array/port v0000014cb7e72da0, 38;
v0000014cb7e72da0_39 .array/port v0000014cb7e72da0, 39;
v0000014cb7e72da0_40 .array/port v0000014cb7e72da0, 40;
E_0000014cb7e51b50/10 .event anyedge, v0000014cb7e72da0_37, v0000014cb7e72da0_38, v0000014cb7e72da0_39, v0000014cb7e72da0_40;
v0000014cb7e72da0_41 .array/port v0000014cb7e72da0, 41;
v0000014cb7e72da0_42 .array/port v0000014cb7e72da0, 42;
v0000014cb7e72da0_43 .array/port v0000014cb7e72da0, 43;
v0000014cb7e72da0_44 .array/port v0000014cb7e72da0, 44;
E_0000014cb7e51b50/11 .event anyedge, v0000014cb7e72da0_41, v0000014cb7e72da0_42, v0000014cb7e72da0_43, v0000014cb7e72da0_44;
v0000014cb7e72da0_45 .array/port v0000014cb7e72da0, 45;
v0000014cb7e72da0_46 .array/port v0000014cb7e72da0, 46;
v0000014cb7e72da0_47 .array/port v0000014cb7e72da0, 47;
v0000014cb7e72da0_48 .array/port v0000014cb7e72da0, 48;
E_0000014cb7e51b50/12 .event anyedge, v0000014cb7e72da0_45, v0000014cb7e72da0_46, v0000014cb7e72da0_47, v0000014cb7e72da0_48;
v0000014cb7e72da0_49 .array/port v0000014cb7e72da0, 49;
v0000014cb7e72da0_50 .array/port v0000014cb7e72da0, 50;
v0000014cb7e72da0_51 .array/port v0000014cb7e72da0, 51;
v0000014cb7e72da0_52 .array/port v0000014cb7e72da0, 52;
E_0000014cb7e51b50/13 .event anyedge, v0000014cb7e72da0_49, v0000014cb7e72da0_50, v0000014cb7e72da0_51, v0000014cb7e72da0_52;
v0000014cb7e72da0_53 .array/port v0000014cb7e72da0, 53;
v0000014cb7e72da0_54 .array/port v0000014cb7e72da0, 54;
v0000014cb7e72da0_55 .array/port v0000014cb7e72da0, 55;
v0000014cb7e72da0_56 .array/port v0000014cb7e72da0, 56;
E_0000014cb7e51b50/14 .event anyedge, v0000014cb7e72da0_53, v0000014cb7e72da0_54, v0000014cb7e72da0_55, v0000014cb7e72da0_56;
v0000014cb7e72da0_57 .array/port v0000014cb7e72da0, 57;
v0000014cb7e72da0_58 .array/port v0000014cb7e72da0, 58;
v0000014cb7e72da0_59 .array/port v0000014cb7e72da0, 59;
v0000014cb7e72da0_60 .array/port v0000014cb7e72da0, 60;
E_0000014cb7e51b50/15 .event anyedge, v0000014cb7e72da0_57, v0000014cb7e72da0_58, v0000014cb7e72da0_59, v0000014cb7e72da0_60;
v0000014cb7e72da0_61 .array/port v0000014cb7e72da0, 61;
v0000014cb7e72da0_62 .array/port v0000014cb7e72da0, 62;
v0000014cb7e72da0_63 .array/port v0000014cb7e72da0, 63;
E_0000014cb7e51b50/16 .event anyedge, v0000014cb7e72da0_61, v0000014cb7e72da0_62, v0000014cb7e72da0_63, v0000014cb7e72260_0;
E_0000014cb7e51b50/17 .event anyedge, v0000014cb7e72ee0_0;
E_0000014cb7e51b50 .event/or E_0000014cb7e51b50/0, E_0000014cb7e51b50/1, E_0000014cb7e51b50/2, E_0000014cb7e51b50/3, E_0000014cb7e51b50/4, E_0000014cb7e51b50/5, E_0000014cb7e51b50/6, E_0000014cb7e51b50/7, E_0000014cb7e51b50/8, E_0000014cb7e51b50/9, E_0000014cb7e51b50/10, E_0000014cb7e51b50/11, E_0000014cb7e51b50/12, E_0000014cb7e51b50/13, E_0000014cb7e51b50/14, E_0000014cb7e51b50/15, E_0000014cb7e51b50/16, E_0000014cb7e51b50/17;
S_0000014cb7d74140 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_0000014cb7e8b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v0000014cb7ef7db0_0 .net "ALUControl", 2 0, v0000014cb7edd3a0_0;  1 drivers
v0000014cb7ef85d0_0 .net "ALUOut", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7ef8670_0 .net "ALUSrcE", 0 0, L_0000014cb7f00300;  1 drivers
v0000014cb7ef6870_0 .net "BranchD", 0 0, L_0000014cb7f006c0;  1 drivers
v0000014cb7ef6410_0 .net "BranchM", 0 0, L_0000014cb7f00760;  1 drivers
v0000014cb7ef5f10_0 .net "ByteD", 0 0, L_0000014cb7efea00;  1 drivers
v0000014cb7ef74f0_0 .net "ByteW", 0 0, L_0000014cb7effc20;  1 drivers
v0000014cb7ef69b0_0 .net "JumpD", 0 0, L_0000014cb7efebe0;  1 drivers
v0000014cb7ef6ff0_0 .net "JumpM", 0 0, L_0000014cb7f00440;  1 drivers
v0000014cb7ef7630_0 .net "LoadD", 0 0, L_0000014cb7efee60;  1 drivers
v0000014cb7ef6a50_0 .net "LoadM", 0 0, L_0000014cb7eff360;  alias, 1 drivers
v0000014cb7ef6e10_0 .net "MemWrite", 0 0, L_0000014cb7efec80;  alias, 1 drivers
v0000014cb7ef6f50_0 .net "MemWriteD", 0 0, L_0000014cb7ef8990;  1 drivers
v0000014cb7ef7090_0 .net "MemtoRegW", 0 0, L_0000014cb7efedc0;  1 drivers
v0000014cb7ef71d0_0 .net "ReadData", 31 0, v0000014cb7e729e0_0;  alias, 1 drivers
v0000014cb7ef7270_0 .net "RegWrite", 0 0, L_0000014cb7efed20;  1 drivers
v0000014cb7ef7310_0 .net "RegWriteM", 0 0, L_0000014cb7f001c0;  1 drivers
v0000014cb7ef97f0_0 .net "WriteData", 31 0, v0000014cb7ee3520_0;  alias, 1 drivers
v0000014cb7ef9070_0 .net "alu_busy", 0 0, v0000014cb7ee35c0_0;  1 drivers
v0000014cb7ef8a30_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ef9cf0_0 .net "dhit", 0 0, v0000014cb7e72760_0;  alias, 1 drivers
v0000014cb7ef9c50_0 .net "instr", 31 0, v0000014cb7e2cb50_0;  alias, 1 drivers
v0000014cb7ef87b0_0 .net "pc", 31 0, v0000014cb7ef5ce0_0;  alias, 1 drivers
v0000014cb7ef99d0_0 .net "pc_en", 0 0, v0000014cb7e1f700_0;  alias, 1 drivers
v0000014cb7ef8850_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
v0000014cb7ef92f0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  1 drivers
L_0000014cb7effcc0 .part v0000014cb7e2cb50_0, 0, 7;
L_0000014cb7eff680 .part v0000014cb7e2cb50_0, 12, 3;
L_0000014cb7efe960 .part v0000014cb7e2cb50_0, 25, 7;
S_0000014cb7d739c0 .scope module, "c" "controller" 9 16, 10 4 0, S_0000014cb7d74140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /INPUT 1 "sendNop";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "RegWriteM";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemWriteD";
    .port_info 13 /OUTPUT 1 "LoadD";
    .port_info 14 /OUTPUT 1 "BranchD";
    .port_info 15 /OUTPUT 1 "JumpD";
    .port_info 16 /OUTPUT 1 "ByteD";
    .port_info 17 /OUTPUT 1 "ALUSrcE";
    .port_info 18 /OUTPUT 1 "BranchM";
    .port_info 19 /OUTPUT 1 "JumpM";
    .port_info 20 /OUTPUT 1 "LoadM";
    .port_info 21 /OUTPUT 1 "ByteW";
    .port_info 22 /OUTPUT 1 "MemtoRegW";
    .port_info 23 /OUTPUT 3 "ALUControl";
v0000014cb7ee0e30_0 .net "ALUControl", 2 0, v0000014cb7edd3a0_0;  alias, 1 drivers
v0000014cb7ee0ed0_0 .net "ALUSrcE", 0 0, L_0000014cb7f00300;  alias, 1 drivers
v0000014cb7ee1010_0 .net "BranchD", 0 0, L_0000014cb7f006c0;  alias, 1 drivers
v0000014cb7ee10b0_0 .net "BranchM", 0 0, L_0000014cb7f00760;  alias, 1 drivers
v0000014cb7ee3020_0 .net "ByteD", 0 0, L_0000014cb7efea00;  alias, 1 drivers
v0000014cb7ee3980_0 .net "ByteW", 0 0, L_0000014cb7effc20;  alias, 1 drivers
v0000014cb7ee32a0_0 .net "JumpD", 0 0, L_0000014cb7efebe0;  alias, 1 drivers
v0000014cb7ee23a0_0 .net "JumpM", 0 0, L_0000014cb7f00440;  alias, 1 drivers
v0000014cb7ee3480_0 .net "LoadD", 0 0, L_0000014cb7efee60;  alias, 1 drivers
v0000014cb7ee37a0_0 .net "LoadM", 0 0, L_0000014cb7eff360;  alias, 1 drivers
v0000014cb7ee3b60_0 .net "MemWrite", 0 0, L_0000014cb7efec80;  alias, 1 drivers
v0000014cb7ee28a0_0 .net "MemWriteD", 0 0, L_0000014cb7ef8990;  alias, 1 drivers
v0000014cb7ee2800_0 .net "MemtoRegW", 0 0, L_0000014cb7efedc0;  alias, 1 drivers
v0000014cb7ee33e0_0 .net "RegWrite", 0 0, L_0000014cb7efed20;  alias, 1 drivers
v0000014cb7ee3a20_0 .net "RegWriteM", 0 0, L_0000014cb7f001c0;  alias, 1 drivers
v0000014cb7ee2940_0 .net "alu_busy", 0 0, v0000014cb7ee35c0_0;  alias, 1 drivers
v0000014cb7ee2d00_0 .net "aluop", 1 0, L_0000014cb7ef8710;  1 drivers
v0000014cb7ee1ea0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ee2440_0 .net "dhit", 0 0, v0000014cb7e72760_0;  alias, 1 drivers
v0000014cb7ee24e0_0 .net "funct3", 2 0, L_0000014cb7eff680;  1 drivers
v0000014cb7ee3ac0_0 .net "funct7", 6 0, L_0000014cb7efe960;  1 drivers
v0000014cb7ee30c0_0 .net "ihit", 0 0, v0000014cb7e1f700_0;  alias, 1 drivers
v0000014cb7ee3c00_0 .net "opcode", 6 0, L_0000014cb7effcc0;  1 drivers
v0000014cb7ee2580_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
v0000014cb7ee3340_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7d73ce0 .scope module, "aludec" "aludec" 10 17, 11 1 0, S_0000014cb7d739c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dhit";
    .port_info 3 /INPUT 1 "alu_busy";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /INPUT 1 "sendNop";
    .port_info 7 /OUTPUT 3 "alucontrolE";
L_0000014cb7e33550 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7e336a0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7e33550, C4<1>, C4<1>;
L_0000014cb7e338d0 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7e339b0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7e338d0, C4<1>, C4<1>;
v0000014cb7eddd00_0 .net *"_ivl_0", 0 0, L_0000014cb7e33550;  1 drivers
v0000014cb7edbe60_0 .net *"_ivl_4", 0 0, L_0000014cb7e338d0;  1 drivers
v0000014cb7edd440_0 .net "alu_busy", 0 0, v0000014cb7ee35c0_0;  alias, 1 drivers
v0000014cb7edc040_0 .net "alucontrolD", 2 0, v0000014cb7edc9a0_0;  1 drivers
v0000014cb7edcea0_0 .net "alucontrolE", 2 0, v0000014cb7edd3a0_0;  alias, 1 drivers
v0000014cb7edd4e0_0 .var "alucontrolF", 2 0;
v0000014cb7edc220_0 .net "aluop", 1 0, L_0000014cb7ef8710;  alias, 1 drivers
v0000014cb7edda80_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7edcd60_0 .net "dhit", 0 0, v0000014cb7e72760_0;  alias, 1 drivers
v0000014cb7edd580_0 .net "funct7", 6 0, L_0000014cb7efe960;  alias, 1 drivers
v0000014cb7edc540_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
v0000014cb7edce00_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
E_0000014cb7e51cd0 .event anyedge, v0000014cb7edc540_0, v0000014cb7edc220_0, v0000014cb7edd580_0;
S_0000014cb7d4bad0 .scope module, "cregD" "creg" 11 23, 12 1 0, S_0000014cb7d73ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_0000014cb7e51d10 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000014cb7eddbc0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7edc9a0_0 .var "controls", 2 0;
v0000014cb7edd300_0 .net "controls_", 2 0, v0000014cb7edd4e0_0;  1 drivers
v0000014cb7eddc60_0 .net "en", 0 0, L_0000014cb7e336a0;  1 drivers
v0000014cb7edc680_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7d4bc60 .scope module, "cregE" "creg" 11 24, 12 1 0, S_0000014cb7d73ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_0000014cb7e51dd0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000014cb7edcf40_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7edd3a0_0 .var "controls", 2 0;
v0000014cb7edc720_0 .net "controls_", 2 0, v0000014cb7edc9a0_0;  alias, 1 drivers
v0000014cb7edcc20_0 .net "en", 0 0, L_0000014cb7e339b0;  1 drivers
v0000014cb7edd9e0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7d4bdf0 .scope module, "maindec" "maindec" 10 14, 13 3 0, S_0000014cb7d739c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct";
    .port_info 7 /INPUT 1 "sendNop";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 1 "RegWriteM";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemWriteD";
    .port_info 12 /OUTPUT 1 "LoadD";
    .port_info 13 /OUTPUT 1 "BranchD";
    .port_info 14 /OUTPUT 1 "JumpD";
    .port_info 15 /OUTPUT 1 "ByteD";
    .port_info 16 /OUTPUT 1 "ALUSrcE";
    .port_info 17 /OUTPUT 1 "BranchM";
    .port_info 18 /OUTPUT 1 "JumpM";
    .port_info 19 /OUTPUT 1 "LoadM";
    .port_info 20 /OUTPUT 1 "ByteW";
    .port_info 21 /OUTPUT 1 "MemtoRegW";
    .port_info 22 /OUTPUT 2 "aluop";
L_0000014cb7e32520 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7e32ec0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7e32520, C4<1>, C4<1>;
L_0000014cb7e33240 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7e32600 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7e33240, C4<1>, C4<1>;
L_0000014cb7e33400 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7e327c0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7e33400, C4<1>, C4<1>;
L_0000014cb7e32f30 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7e33390 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7e32f30, C4<1>, C4<1>;
v0000014cb7edd260_0 .net "ALUSrcD", 0 0, L_0000014cb7efe1e0;  1 drivers
v0000014cb7edd800_0 .net "ALUSrcE", 0 0, L_0000014cb7f00300;  alias, 1 drivers
v0000014cb7edc400_0 .net "ALUSrcF", 0 0, L_0000014cb7ef9110;  1 drivers
v0000014cb7ee0070_0 .net "BranchD", 0 0, L_0000014cb7f006c0;  alias, 1 drivers
v0000014cb7ee1a10_0 .net "BranchE", 0 0, L_0000014cb7eff540;  1 drivers
v0000014cb7ee0f70_0 .net "BranchF", 0 0, L_0000014cb7ef9890;  1 drivers
v0000014cb7ee1330_0 .net "BranchM", 0 0, L_0000014cb7f00760;  alias, 1 drivers
v0000014cb7ee0890_0 .net "ByteD", 0 0, L_0000014cb7efea00;  alias, 1 drivers
v0000014cb7ee0930_0 .net "ByteE", 0 0, L_0000014cb7eff180;  1 drivers
v0000014cb7ee0cf0_0 .net "ByteF", 0 0, L_0000014cb7ef9390;  1 drivers
v0000014cb7ee07f0_0 .net "ByteM", 0 0, L_0000014cb7efe5a0;  1 drivers
v0000014cb7ee0110_0 .net "ByteW", 0 0, L_0000014cb7effc20;  alias, 1 drivers
v0000014cb7ee1510_0 .net "JumpD", 0 0, L_0000014cb7efebe0;  alias, 1 drivers
v0000014cb7ee1150_0 .net "JumpE", 0 0, L_0000014cb7f00080;  1 drivers
v0000014cb7ee15b0_0 .net "JumpF", 0 0, L_0000014cb7ef8fd0;  1 drivers
v0000014cb7ee11f0_0 .net "JumpM", 0 0, L_0000014cb7f00440;  alias, 1 drivers
v0000014cb7ee18d0_0 .net "LoadD", 0 0, L_0000014cb7efee60;  alias, 1 drivers
v0000014cb7ee0610_0 .net "LoadE", 0 0, L_0000014cb7f003a0;  1 drivers
v0000014cb7ee1b50_0 .net "LoadF", 0 0, L_0000014cb7ef8ad0;  1 drivers
v0000014cb7ee09d0_0 .net "LoadM", 0 0, L_0000014cb7eff360;  alias, 1 drivers
v0000014cb7ee1650_0 .net "MemWriteD", 0 0, L_0000014cb7ef8990;  alias, 1 drivers
v0000014cb7ee01b0_0 .net "MemWriteE", 0 0, L_0000014cb7efe640;  1 drivers
v0000014cb7ee1830_0 .net "MemWriteF", 0 0, L_0000014cb7ef9bb0;  1 drivers
v0000014cb7ee16f0_0 .net "MemWriteM", 0 0, L_0000014cb7efec80;  alias, 1 drivers
v0000014cb7ee1970_0 .net "MemtoRegD", 0 0, L_0000014cb7efe280;  1 drivers
v0000014cb7ee1790_0 .net "MemtoRegE", 0 0, L_0000014cb7efe780;  1 drivers
v0000014cb7ee0250_0 .net "MemtoRegF", 0 0, L_0000014cb7ef91b0;  1 drivers
v0000014cb7ee02f0_0 .net "MemtoRegM", 0 0, L_0000014cb7eff5e0;  1 drivers
v0000014cb7ee1bf0_0 .net "MemtoRegW", 0 0, L_0000014cb7efedc0;  alias, 1 drivers
v0000014cb7edff30_0 .net "RegWriteD", 0 0, L_0000014cb7ef88f0;  1 drivers
v0000014cb7ee1ab0_0 .net "RegWriteE", 0 0, L_0000014cb7efffe0;  1 drivers
v0000014cb7ee0390_0 .net "RegWriteF", 0 0, L_0000014cb7ef9750;  1 drivers
v0000014cb7ee0430_0 .net "RegWriteM", 0 0, L_0000014cb7f001c0;  alias, 1 drivers
v0000014cb7ee1c90_0 .net "RegWriteW", 0 0, L_0000014cb7efed20;  alias, 1 drivers
v0000014cb7ee13d0_0 .net *"_ivl_11", 9 0, v0000014cb7ee04d0_0;  1 drivers
v0000014cb7ee0a70_0 .net *"_ivl_12", 0 0, L_0000014cb7e32520;  1 drivers
v0000014cb7ee1470_0 .net *"_ivl_27", 0 0, L_0000014cb7e33240;  1 drivers
v0000014cb7ee1d30_0 .net *"_ivl_42", 0 0, L_0000014cb7e33400;  1 drivers
v0000014cb7ee0b10_0 .net *"_ivl_56", 0 0, L_0000014cb7e32f30;  1 drivers
v0000014cb7ee1290_0 .net "alu_busy", 0 0, v0000014cb7ee35c0_0;  alias, 1 drivers
v0000014cb7ee0d90_0 .net "aluop", 1 0, L_0000014cb7ef8710;  alias, 1 drivers
v0000014cb7ee0bb0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ee04d0_0 .var "controls", 9 0;
v0000014cb7edfe90_0 .net "dhit", 0 0, v0000014cb7e72760_0;  alias, 1 drivers
v0000014cb7edffd0_0 .net "funct", 2 0, L_0000014cb7eff680;  alias, 1 drivers
v0000014cb7ee0570_0 .net "ihit", 0 0, v0000014cb7e1f700_0;  alias, 1 drivers
v0000014cb7ee06b0_0 .net "opcode", 6 0, L_0000014cb7effcc0;  alias, 1 drivers
v0000014cb7ee0750_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
v0000014cb7ee0c50_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
E_0000014cb7e51fd0 .event anyedge, v0000014cb7edc540_0, v0000014cb7e1f700_0, v0000014cb7ee06b0_0, v0000014cb7edffd0_0;
L_0000014cb7ef9750 .part v0000014cb7ee04d0_0, 9, 1;
L_0000014cb7ef9bb0 .part v0000014cb7ee04d0_0, 8, 1;
L_0000014cb7ef8ad0 .part v0000014cb7ee04d0_0, 7, 1;
L_0000014cb7ef9890 .part v0000014cb7ee04d0_0, 6, 1;
L_0000014cb7ef8fd0 .part v0000014cb7ee04d0_0, 5, 1;
L_0000014cb7ef9390 .part v0000014cb7ee04d0_0, 4, 1;
L_0000014cb7ef9110 .part v0000014cb7ee04d0_0, 3, 1;
L_0000014cb7ef91b0 .part v0000014cb7ee04d0_0, 2, 1;
L_0000014cb7ef8710 .part v0000014cb7ee04d0_0, 0, 2;
LS_0000014cb7ef9250_0_0 .concat [ 1 1 1 1], L_0000014cb7ef91b0, L_0000014cb7ef9110, L_0000014cb7ef9390, L_0000014cb7ef8fd0;
LS_0000014cb7ef9250_0_4 .concat [ 1 1 1 1], L_0000014cb7ef9890, L_0000014cb7ef8ad0, L_0000014cb7ef9bb0, L_0000014cb7ef9750;
L_0000014cb7ef9250 .concat [ 4 4 0 0], LS_0000014cb7ef9250_0_0, LS_0000014cb7ef9250_0_4;
L_0000014cb7ef88f0 .part v0000014cb7edd6c0_0, 7, 1;
L_0000014cb7ef8990 .part v0000014cb7edd6c0_0, 6, 1;
L_0000014cb7efee60 .part v0000014cb7edd6c0_0, 5, 1;
L_0000014cb7f006c0 .part v0000014cb7edd6c0_0, 4, 1;
L_0000014cb7efebe0 .part v0000014cb7edd6c0_0, 3, 1;
L_0000014cb7efea00 .part v0000014cb7edd6c0_0, 2, 1;
L_0000014cb7efe1e0 .part v0000014cb7edd6c0_0, 1, 1;
L_0000014cb7efe280 .part v0000014cb7edd6c0_0, 0, 1;
LS_0000014cb7efeb40_0_0 .concat [ 1 1 1 1], L_0000014cb7efe280, L_0000014cb7efe1e0, L_0000014cb7efea00, L_0000014cb7efebe0;
LS_0000014cb7efeb40_0_4 .concat [ 1 1 1 1], L_0000014cb7f006c0, L_0000014cb7efee60, L_0000014cb7ef8990, L_0000014cb7ef88f0;
L_0000014cb7efeb40 .concat [ 4 4 0 0], LS_0000014cb7efeb40_0_0, LS_0000014cb7efeb40_0_4;
L_0000014cb7efffe0 .part v0000014cb7edc860_0, 7, 1;
L_0000014cb7efe640 .part v0000014cb7edc860_0, 6, 1;
L_0000014cb7f003a0 .part v0000014cb7edc860_0, 5, 1;
L_0000014cb7eff540 .part v0000014cb7edc860_0, 4, 1;
L_0000014cb7f00080 .part v0000014cb7edc860_0, 3, 1;
L_0000014cb7eff180 .part v0000014cb7edc860_0, 2, 1;
L_0000014cb7f00300 .part v0000014cb7edc860_0, 1, 1;
L_0000014cb7efe780 .part v0000014cb7edc860_0, 0, 1;
LS_0000014cb7effa40_0_0 .concat [ 1 1 1 1], L_0000014cb7efe780, L_0000014cb7eff180, L_0000014cb7f00080, L_0000014cb7eff540;
LS_0000014cb7effa40_0_4 .concat [ 1 1 1 0], L_0000014cb7f003a0, L_0000014cb7efe640, L_0000014cb7efffe0;
L_0000014cb7effa40 .concat [ 4 3 0 0], LS_0000014cb7effa40_0_0, LS_0000014cb7effa40_0_4;
L_0000014cb7f001c0 .part v0000014cb7eddb20_0, 6, 1;
L_0000014cb7efec80 .part v0000014cb7eddb20_0, 5, 1;
L_0000014cb7eff360 .part v0000014cb7eddb20_0, 4, 1;
L_0000014cb7f00760 .part v0000014cb7eddb20_0, 3, 1;
L_0000014cb7f00440 .part v0000014cb7eddb20_0, 2, 1;
L_0000014cb7efe5a0 .part v0000014cb7eddb20_0, 1, 1;
L_0000014cb7eff5e0 .part v0000014cb7eddb20_0, 0, 1;
L_0000014cb7f00120 .concat [ 1 1 1 0], L_0000014cb7eff5e0, L_0000014cb7efe5a0, L_0000014cb7f001c0;
L_0000014cb7efed20 .part v0000014cb7edcae0_0, 2, 1;
L_0000014cb7effc20 .part v0000014cb7edcae0_0, 1, 1;
L_0000014cb7efedc0 .part v0000014cb7edcae0_0, 0, 1;
S_0000014cb7cbe860 .scope module, "cregD" "creg" 13 57, 12 1 0, S_0000014cb7d4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 8 "controls_";
    .port_info 4 /OUTPUT 8 "controls";
P_0000014cb7e52090 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v0000014cb7edca40_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7edc860_0 .var "controls", 7 0;
v0000014cb7edd080_0 .net "controls_", 7 0, L_0000014cb7efeb40;  1 drivers
v0000014cb7edc0e0_0 .net "en", 0 0, L_0000014cb7e32600;  1 drivers
v0000014cb7edd620_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7ede4b0 .scope module, "cregE" "creg" 13 58, 12 1 0, S_0000014cb7d4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 7 "controls_";
    .port_info 4 /OUTPUT 7 "controls";
P_0000014cb7e520d0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000111>;
v0000014cb7edd8a0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7eddb20_0 .var "controls", 6 0;
v0000014cb7edd760_0 .net "controls_", 6 0, L_0000014cb7effa40;  1 drivers
v0000014cb7edc2c0_0 .net "en", 0 0, L_0000014cb7e327c0;  1 drivers
v0000014cb7edc4a0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7ede960 .scope module, "cregF" "creg" 13 56, 12 1 0, S_0000014cb7d4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 8 "controls_";
    .port_info 4 /OUTPUT 8 "controls";
P_0000014cb7e52110 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v0000014cb7edc7c0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7edd6c0_0 .var "controls", 7 0;
v0000014cb7edc900_0 .net "controls_", 7 0, L_0000014cb7ef9250;  1 drivers
v0000014cb7edd940_0 .net "en", 0 0, L_0000014cb7e32ec0;  1 drivers
v0000014cb7edcfe0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7ede7d0 .scope module, "cregM" "creg" 13 59, 12 1 0, S_0000014cb7d4bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_0000014cb7e5ba10 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000014cb7edbf00_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7edcae0_0 .var "controls", 2 0;
v0000014cb7edd120_0 .net "controls_", 2 0, L_0000014cb7f00120;  1 drivers
v0000014cb7edc360_0 .net "en", 0 0, L_0000014cb7e33390;  1 drivers
v0000014cb7edd1c0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7edde70 .scope module, "dp" "datapath" 9 19, 14 22 0, S_0000014cb7d74140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "RegWriteM";
    .port_info 7 /INPUT 1 "MemWriteD";
    .port_info 8 /INPUT 1 "LoadD";
    .port_info 9 /INPUT 1 "BranchD";
    .port_info 10 /INPUT 1 "JumpD";
    .port_info 11 /INPUT 3 "AluControlE";
    .port_info 12 /INPUT 32 "ReadData";
    .port_info 13 /INPUT 1 "ByteD";
    .port_info 14 /INPUT 1 "ALUSrcE";
    .port_info 15 /INPUT 1 "BranchM";
    .port_info 16 /INPUT 1 "JumpM";
    .port_info 17 /INPUT 1 "ByteW";
    .port_info 18 /INPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 32 "pcf";
    .port_info 20 /OUTPUT 1 "alu_busy";
    .port_info 21 /OUTPUT 32 "ALUOutM";
    .port_info 22 /OUTPUT 32 "WriteDataM";
    .port_info 23 /OUTPUT 1 "sendNop";
L_0000014cb7e33a20 .functor AND 1, v0000014cb7e1f700_0, v0000014cb7e72760_0, C4<1>, C4<1>;
L_0000014cb7e32830 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7dbd7b0 .functor AND 1, L_0000014cb7e33a20, L_0000014cb7e32830, C4<1>, C4<1>;
L_0000014cb7dbd890 .functor AND 1, L_0000014cb7f00760, v0000014cb7ee5990_0, C4<1>, C4<1>;
L_0000014cb7dbde40 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7dbdcf0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7dbde40, C4<1>, C4<1>;
L_0000014cb7dbdf20 .functor AND 1, L_0000014cb7f00760, v0000014cb7ee5990_0, C4<1>, C4<1>;
L_0000014cb7dbd900 .functor OR 1, L_0000014cb7dbdf20, L_0000014cb7f00440, C4<0>, C4<0>;
L_0000014cb7f5af00 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7f5a2c0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7f5af00, C4<1>, C4<1>;
L_0000014cb7f5a3a0 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7f5ae90 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7f5a3a0, C4<1>, C4<1>;
L_0000014cb7f5a870 .functor NOT 1, v0000014cb7ee35c0_0, C4<0>, C4<0>, C4<0>;
L_0000014cb7f5afe0 .functor AND 1, v0000014cb7e72760_0, L_0000014cb7f5a870, C4<1>, C4<1>;
v0000014cb7ef3e40_0 .net "ALUOutM", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7ef3080_0 .net "ALUOutW", 31 0, v0000014cb7ef5b00_0;  1 drivers
v0000014cb7ef2680_0 .net "ALUSrcE", 0 0, L_0000014cb7f00300;  alias, 1 drivers
v0000014cb7ef3120_0 .net "AluControlE", 2 0, v0000014cb7edd3a0_0;  alias, 1 drivers
v0000014cb7ef4160_0 .net "BranchD", 0 0, L_0000014cb7f006c0;  alias, 1 drivers
v0000014cb7ef3300_0 .net "BranchM", 0 0, L_0000014cb7f00760;  alias, 1 drivers
v0000014cb7ef2900_0 .net "ByteD", 0 0, L_0000014cb7efea00;  alias, 1 drivers
v0000014cb7ef34e0_0 .net "ByteResultW", 7 0, L_0000014cb7f01c00;  1 drivers
v0000014cb7ef1f00_0 .net "ByteStoreExt", 31 0, L_0000014cb7efe500;  1 drivers
v0000014cb7ef3580_0 .net "ByteW", 0 0, L_0000014cb7effc20;  alias, 1 drivers
v0000014cb7ef29a0_0 .net "ExtByteResultW", 31 0, L_0000014cb7f00b20;  1 drivers
v0000014cb7ef22c0_0 .net "JumpD", 0 0, L_0000014cb7efebe0;  alias, 1 drivers
v0000014cb7ef33a0_0 .net "JumpM", 0 0, L_0000014cb7f00440;  alias, 1 drivers
v0000014cb7ef3760_0 .net "LoadD", 0 0, L_0000014cb7efee60;  alias, 1 drivers
v0000014cb7ef4200_0 .net "MemWriteD", 0 0, L_0000014cb7ef8990;  alias, 1 drivers
v0000014cb7ef2720_0 .net "MemtoRegW", 0 0, L_0000014cb7efedc0;  alias, 1 drivers
v0000014cb7ef2540_0 .net "ReadData", 31 0, v0000014cb7e729e0_0;  alias, 1 drivers
v0000014cb7ef3620_0 .net "ReadDataW", 31 0, v0000014cb7ef5a60_0;  1 drivers
v0000014cb7ef4660_0 .net "RegWriteM", 0 0, L_0000014cb7f001c0;  alias, 1 drivers
v0000014cb7ef1fa0_0 .net "RegWriteW", 0 0, L_0000014cb7efed20;  alias, 1 drivers
v0000014cb7ef3800_0 .net "ResultW", 31 0, L_0000014cb7f01840;  1 drivers
v0000014cb7ef39e0_0 .net "SignImmD", 31 0, v0000014cb7ef2fe0_0;  1 drivers
v0000014cb7ef3a80_0 .net "SignImmE", 31 0, v0000014cb7ee5850_0;  1 drivers
v0000014cb7ef3bc0_0 .net "SrcAE", 31 0, v0000014cb7ee5030_0;  1 drivers
v0000014cb7ef3c60_0 .net "SrcBE", 31 0, L_0000014cb7f00f80;  1 drivers
v0000014cb7ef2040_0 .net "StoreDataD", 31 0, L_0000014cb7efe820;  1 drivers
v0000014cb7ef3d00_0 .net "WriteDataE", 31 0, v0000014cb7ee4270_0;  1 drivers
v0000014cb7ef3f80_0 .net "WriteDataM", 31 0, v0000014cb7ee3520_0;  alias, 1 drivers
v0000014cb7ef27c0_0 .net "WriteDataRFW", 31 0, L_0000014cb7f013e0;  1 drivers
v0000014cb7ef4480_0 .net "WriteRegE", 4 0, v0000014cb7ee5c10_0;  1 drivers
v0000014cb7ef2220_0 .net "WriteRegM", 4 0, v0000014cb7ee4f90_0;  1 drivers
v0000014cb7ef79f0_0 .net "WriteRegW", 4 0, v0000014cb7ef5ba0_0;  1 drivers
v0000014cb7ef6d70_0 .net *"_ivl_0", 0 0, L_0000014cb7e33a20;  1 drivers
v0000014cb7ef7950_0 .net *"_ivl_12", 0 0, L_0000014cb7dbdf20;  1 drivers
v0000014cb7ef7c70_0 .net *"_ivl_15", 0 0, L_0000014cb7dbd900;  1 drivers
v0000014cb7ef7770_0 .net *"_ivl_16", 31 0, L_0000014cb7eff720;  1 drivers
L_0000014cb7f01fb8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef73b0_0 .net *"_ivl_19", 30 0, L_0000014cb7f01fb8;  1 drivers
v0000014cb7ef8170_0 .net *"_ivl_2", 0 0, L_0000014cb7e32830;  1 drivers
L_0000014cb7f02000 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef6910_0 .net/2u *"_ivl_20", 31 0, L_0000014cb7f02000;  1 drivers
v0000014cb7ef8030_0 .net *"_ivl_22", 0 0, L_0000014cb7eff7c0;  1 drivers
L_0000014cb7f02048 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef6cd0_0 .net/2s *"_ivl_24", 1 0, L_0000014cb7f02048;  1 drivers
L_0000014cb7f02090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef6230_0 .net/2s *"_ivl_26", 1 0, L_0000014cb7f02090;  1 drivers
v0000014cb7ef7590_0 .net *"_ivl_28", 1 0, L_0000014cb7f00260;  1 drivers
v0000014cb7ef8210_0 .net *"_ivl_38", 0 0, L_0000014cb7f5af00;  1 drivers
v0000014cb7ef7a90_0 .net *"_ivl_48", 0 0, L_0000014cb7f5a3a0;  1 drivers
v0000014cb7ef64b0_0 .net *"_ivl_52", 0 0, L_0000014cb7f5a870;  1 drivers
v0000014cb7ef7ef0_0 .net *"_ivl_8", 0 0, L_0000014cb7dbde40;  1 drivers
v0000014cb7ef7f90_0 .net "alu_busy", 0 0, v0000014cb7ee35c0_0;  alias, 1 drivers
v0000014cb7ef6190_0 .net "aluresult", 31 0, v0000014cb7ee2b20_0;  1 drivers
v0000014cb7ef82b0_0 .net "bMux_PC_output", 31 0, L_0000014cb7effae0;  1 drivers
v0000014cb7ef7b30_0 .net "b_alu_result", 31 0, v0000014cb7ee2080_0;  1 drivers
v0000014cb7ef5fb0_0 .net "b_alu_result_", 31 0, v0000014cb7ee3200_0;  1 drivers
v0000014cb7ef7e50_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ef6eb0_0 .net "dhit", 0 0, v0000014cb7e72760_0;  alias, 1 drivers
v0000014cb7ef62d0_0 .net "finalPC", 31 0, L_0000014cb7eff400;  1 drivers
v0000014cb7ef6c30_0 .net "forwardA", 1 0, L_0000014cb7f5b440;  1 drivers
v0000014cb7ef7810_0 .net "forwardB", 1 0, L_0000014cb7f5b750;  1 drivers
v0000014cb7ef6050_0 .net "fwAoutput", 31 0, v0000014cb7ee5170_0;  1 drivers
v0000014cb7ef80d0_0 .net "fwBoutput", 31 0, v0000014cb7ef0f20_0;  1 drivers
v0000014cb7ef6af0_0 .net "instr", 31 0, v0000014cb7ef0a20_0;  1 drivers
v0000014cb7ef65f0_0 .net "pcDE", 31 0, v0000014cb7ee4090_0;  1 drivers
v0000014cb7ef76d0_0 .net "pcEM", 31 0, v0000014cb7ee38e0_0;  1 drivers
v0000014cb7ef6370_0 .net "pcFD", 31 0, v0000014cb7ef1100_0;  1 drivers
v0000014cb7ef6690_0 .net "pc_", 31 0, v0000014cb7ef4ca0_0;  1 drivers
v0000014cb7ef8350_0 .net "pc_en", 0 0, v0000014cb7e1f700_0;  alias, 1 drivers
v0000014cb7ef6550_0 .net "pcf", 31 0, v0000014cb7ef5ce0_0;  alias, 1 drivers
v0000014cb7ef7bd0_0 .net "ra1", 4 0, L_0000014cb7eff860;  1 drivers
v0000014cb7ef8490_0 .net "ra1_out", 4 0, v0000014cb7ee5cb0_0;  1 drivers
v0000014cb7ef6730_0 .net "ra2", 4 0, L_0000014cb7f004e0;  1 drivers
v0000014cb7ef78b0_0 .net "ra2_out", 4 0, v0000014cb7ee5210_0;  1 drivers
v0000014cb7ef83f0_0 .net "rd1", 31 0, L_0000014cb7eff9a0;  1 drivers
v0000014cb7ef8530_0 .net "rd2", 31 0, L_0000014cb7efe140;  1 drivers
v0000014cb7ef67d0_0 .net "rd2E", 31 0, v0000014cb7ee3f50_0;  1 drivers
v0000014cb7ef6b90_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
v0000014cb7ef7130_0 .net "ri", 31 0, v0000014cb7e2cb50_0;  alias, 1 drivers
v0000014cb7ef60f0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
v0000014cb7ef7450_0 .net "zero_", 0 0, v0000014cb7ee5990_0;  1 drivers
v0000014cb7ef7d10_0 .net "zero_flag", 0 0, v0000014cb7ee2da0_0;  1 drivers
L_0000014cb7eff720 .concat [ 1 31 0 0], L_0000014cb7dbd900, L_0000014cb7f01fb8;
L_0000014cb7eff7c0 .cmp/eq 32, L_0000014cb7eff720, L_0000014cb7f02000;
L_0000014cb7f00260 .functor MUXZ 2, L_0000014cb7f02090, L_0000014cb7f02048, L_0000014cb7eff7c0, C4<>;
L_0000014cb7efe460 .part L_0000014cb7f00260, 0, 1;
L_0000014cb7eff860 .part v0000014cb7ef0a20_0, 15, 5;
L_0000014cb7f004e0 .part v0000014cb7ef0a20_0, 20, 5;
L_0000014cb7efe6e0 .part L_0000014cb7efe140, 0, 8;
L_0000014cb7f00a80 .part v0000014cb7ef0a20_0, 7, 5;
L_0000014cb7f01160 .part v0000014cb7ef5b00_0, 0, 2;
L_0000014cb7f015c0 .part v0000014cb7ef5a60_0, 24, 8;
L_0000014cb7f01340 .part v0000014cb7ef5a60_0, 16, 8;
L_0000014cb7f01660 .part v0000014cb7ef5a60_0, 8, 8;
L_0000014cb7f01ca0 .part v0000014cb7ef5a60_0, 0, 8;
S_0000014cb7ede190 .scope module, "alu" "alu" 14 86, 15 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 32 "Y";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "busy";
L_0000014cb7f5b520 .functor NOT 32, L_0000014cb7f00f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014cb7ee2260_0 .net "A", 31 0, v0000014cb7ee5170_0;  alias, 1 drivers
v0000014cb7ee2300_0 .net "B", 31 0, L_0000014cb7f00f80;  alias, 1 drivers
v0000014cb7ee2620_0 .net "Bout", 31 0, L_0000014cb7f00940;  1 drivers
v0000014cb7ee26c0_0 .net "F", 2 0, v0000014cb7edd3a0_0;  alias, 1 drivers
v0000014cb7ee2760_0 .net "M", 31 0, L_0000014cb7f01700;  1 drivers
v0000014cb7ee29e0_0 .net "S", 31 0, L_0000014cb7f01d40;  1 drivers
v0000014cb7ee2b20_0 .var "Y", 31 0;
v0000014cb7ee3ca0_0 .net *"_ivl_1", 0 0, L_0000014cb7f00da0;  1 drivers
v0000014cb7ee3160_0 .net *"_ivl_10", 31 0, L_0000014cb7f009e0;  1 drivers
L_0000014cb7f024c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ee3d40_0 .net *"_ivl_13", 30 0, L_0000014cb7f024c8;  1 drivers
v0000014cb7ee2a80_0 .net *"_ivl_2", 31 0, L_0000014cb7f5b520;  1 drivers
v0000014cb7ee2bc0_0 .net *"_ivl_6", 31 0, L_0000014cb7f00e40;  1 drivers
v0000014cb7ee1f40_0 .net *"_ivl_9", 0 0, L_0000014cb7f01020;  1 drivers
v0000014cb7ee35c0_0 .var "busy", 0 0;
v0000014cb7ee2c60_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ee2da0_0 .var "zero_flag", 0 0;
E_0000014cb7e5c390/0 .event anyedge, v0000014cb7edd3a0_0, v0000014cb7ee2260_0, v0000014cb7ee2620_0, v0000014cb7ee29e0_0;
E_0000014cb7e5c390/1 .event anyedge, v0000014cb7ee2300_0, v0000014cb7ee2b20_0;
E_0000014cb7e5c390 .event/or E_0000014cb7e5c390/0, E_0000014cb7e5c390/1;
L_0000014cb7f00da0 .part v0000014cb7edd3a0_0, 2, 1;
L_0000014cb7f00940 .functor MUXZ 32, L_0000014cb7f00f80, L_0000014cb7f5b520, L_0000014cb7f00da0, C4<>;
L_0000014cb7f00e40 .arith/sum 32, v0000014cb7ee5170_0, L_0000014cb7f00940;
L_0000014cb7f01020 .part v0000014cb7edd3a0_0, 2, 1;
L_0000014cb7f009e0 .concat [ 1 31 0 0], L_0000014cb7f01020, L_0000014cb7f024c8;
L_0000014cb7f01d40 .arith/sum 32, L_0000014cb7f00e40, L_0000014cb7f009e0;
L_0000014cb7f01700 .arith/mult 32, v0000014cb7ee5170_0, L_0000014cb7f00f80;
S_0000014cb7ede640 .scope module, "aluPC" "aluPC" 14 87, 16 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "b_alu_result";
v0000014cb7ee1fe0_0 .net "PC", 31 0, v0000014cb7ee4090_0;  alias, 1 drivers
v0000014cb7ee2080_0 .var "b_alu_result", 31 0;
v0000014cb7ee2120_0 .net "imm", 31 0, v0000014cb7ee5850_0;  alias, 1 drivers
E_0000014cb7e5ba50 .event anyedge, v0000014cb7ee1fe0_0, v0000014cb7ee2120_0;
S_0000014cb7ede320 .scope module, "alureg" "alureg" 14 88, 17 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "b_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /INPUT 1 "sendNop";
    .port_info 9 /OUTPUT 32 "aluout";
    .port_info 10 /OUTPUT 1 "zero_flagM";
    .port_info 11 /OUTPUT 32 "b_alu_result_";
    .port_info 12 /OUTPUT 32 "WriteDataM";
    .port_info 13 /OUTPUT 5 "writereg";
    .port_info 14 /OUTPUT 32 "pcEM";
v0000014cb7ee2e40_0 .net "WriteDataE", 31 0, v0000014cb7ee4270_0;  alias, 1 drivers
v0000014cb7ee3520_0 .var "WriteDataM", 31 0;
v0000014cb7ee21c0_0 .var "aluout", 31 0;
v0000014cb7ee2ee0_0 .net "aluresult", 31 0, v0000014cb7ee2b20_0;  alias, 1 drivers
v0000014cb7ee3660_0 .net "b_alu_result", 31 0, v0000014cb7ee2080_0;  alias, 1 drivers
v0000014cb7ee3200_0 .var "b_alu_result_", 31 0;
v0000014cb7ee2f80_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ee3700_0 .net "en", 0 0, L_0000014cb7f5ae90;  1 drivers
v0000014cb7ee3840_0 .net "pcDE", 31 0, v0000014cb7ee4090_0;  alias, 1 drivers
v0000014cb7ee38e0_0 .var "pcEM", 31 0;
v0000014cb7ee41d0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
v0000014cb7ee4f90_0 .var "writereg", 4 0;
v0000014cb7ee4ef0_0 .net "writereg_", 4 0, v0000014cb7ee5c10_0;  alias, 1 drivers
v0000014cb7ee4950_0 .net "zero_flag", 0 0, v0000014cb7ee2da0_0;  alias, 1 drivers
v0000014cb7ee5990_0 .var "zero_flagM", 0 0;
S_0000014cb7edec80 .scope module, "areg" "areg" 14 79, 18 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /INPUT 1 "sendNop";
    .port_info 8 /INPUT 5 "ra1";
    .port_info 9 /INPUT 5 "ra2";
    .port_info 10 /OUTPUT 32 "SrcAE";
    .port_info 11 /OUTPUT 32 "SrcBE";
    .port_info 12 /OUTPUT 5 "WriteRegE";
    .port_info 13 /OUTPUT 32 "WriteDataE";
    .port_info 14 /OUTPUT 32 "SignImm";
    .port_info 15 /OUTPUT 32 "pcDE";
    .port_info 16 /OUTPUT 5 "ra1_out";
    .port_info 17 /OUTPUT 5 "ra2_out";
v0000014cb7ee5850_0 .var "SignImm", 31 0;
v0000014cb7ee4810_0 .net "SignImm_", 31 0, v0000014cb7ef2fe0_0;  alias, 1 drivers
v0000014cb7ee5030_0 .var "SrcAE", 31 0;
v0000014cb7ee3f50_0 .var "SrcBE", 31 0;
v0000014cb7ee4270_0 .var "WriteDataE", 31 0;
v0000014cb7ee5c10_0 .var "WriteRegE", 4 0;
v0000014cb7ee52b0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ee57b0_0 .net "en", 0 0, L_0000014cb7f5a2c0;  1 drivers
v0000014cb7ee4090_0 .var "pcDE", 31 0;
v0000014cb7ee58f0_0 .net "pcFD", 31 0, v0000014cb7ef1100_0;  alias, 1 drivers
v0000014cb7ee3ff0_0 .net "ra1", 4 0, L_0000014cb7eff860;  alias, 1 drivers
v0000014cb7ee5cb0_0 .var "ra1_out", 4 0;
v0000014cb7ee4d10_0 .net "ra2", 4 0, L_0000014cb7f004e0;  alias, 1 drivers
v0000014cb7ee5210_0 .var "ra2_out", 4 0;
v0000014cb7ee5530_0 .net "rd", 4 0, L_0000014cb7f00a80;  1 drivers
v0000014cb7ee5350_0 .net "rd1", 31 0, L_0000014cb7eff9a0;  alias, 1 drivers
v0000014cb7ee53f0_0 .net "rd2", 31 0, L_0000014cb7efe820;  alias, 1 drivers
v0000014cb7ee55d0_0 .net "sendNop", 0 0, L_0000014cb7efe460;  alias, 1 drivers
S_0000014cb7ede000 .scope module, "extbytewrite" "signext" 14 97, 19 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000014cb7e5c550 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v0000014cb7ee4130_0 .net *"_ivl_1", 0 0, L_0000014cb7f017a0;  1 drivers
v0000014cb7ee5a30_0 .net *"_ivl_2", 7 0, L_0000014cb7f00bc0;  1 drivers
v0000014cb7ee5ad0_0 .net *"_ivl_4", 15 0, L_0000014cb7f01520;  1 drivers
L_0000014cb7f02510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ee5710_0 .net *"_ivl_9", 15 0, L_0000014cb7f02510;  1 drivers
v0000014cb7ee4310_0 .net "a", 7 0, L_0000014cb7f01c00;  alias, 1 drivers
v0000014cb7ee46d0_0 .net "y", 31 0, L_0000014cb7f00b20;  alias, 1 drivers
L_0000014cb7f017a0 .part L_0000014cb7f01c00, 7, 1;
LS_0000014cb7f00bc0_0_0 .concat [ 1 1 1 1], L_0000014cb7f017a0, L_0000014cb7f017a0, L_0000014cb7f017a0, L_0000014cb7f017a0;
LS_0000014cb7f00bc0_0_4 .concat [ 1 1 1 1], L_0000014cb7f017a0, L_0000014cb7f017a0, L_0000014cb7f017a0, L_0000014cb7f017a0;
L_0000014cb7f00bc0 .concat [ 4 4 0 0], LS_0000014cb7f00bc0_0_0, LS_0000014cb7f00bc0_0_4;
L_0000014cb7f01520 .concat [ 8 8 0 0], L_0000014cb7f01c00, L_0000014cb7f00bc0;
L_0000014cb7f00b20 .concat [ 16 16 0 0], L_0000014cb7f01520, L_0000014cb7f02510;
S_0000014cb7eef960 .scope module, "extrd2" "signext" 14 76, 19 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000014cb7e5bf10 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v0000014cb7ee43b0_0 .net *"_ivl_1", 0 0, L_0000014cb7efe320;  1 drivers
v0000014cb7ee4450_0 .net *"_ivl_2", 7 0, L_0000014cb7efe3c0;  1 drivers
v0000014cb7ee5b70_0 .net *"_ivl_4", 15 0, L_0000014cb7eff0e0;  1 drivers
L_0000014cb7f023f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ee44f0_0 .net *"_ivl_9", 15 0, L_0000014cb7f023f0;  1 drivers
v0000014cb7ee5490_0 .net "a", 7 0, L_0000014cb7efe6e0;  1 drivers
v0000014cb7ee4590_0 .net "y", 31 0, L_0000014cb7efe500;  alias, 1 drivers
L_0000014cb7efe320 .part L_0000014cb7efe6e0, 7, 1;
LS_0000014cb7efe3c0_0_0 .concat [ 1 1 1 1], L_0000014cb7efe320, L_0000014cb7efe320, L_0000014cb7efe320, L_0000014cb7efe320;
LS_0000014cb7efe3c0_0_4 .concat [ 1 1 1 1], L_0000014cb7efe320, L_0000014cb7efe320, L_0000014cb7efe320, L_0000014cb7efe320;
L_0000014cb7efe3c0 .concat [ 4 4 0 0], LS_0000014cb7efe3c0_0_0, LS_0000014cb7efe3c0_0_4;
L_0000014cb7eff0e0 .concat [ 8 8 0 0], L_0000014cb7efe6e0, L_0000014cb7efe3c0;
L_0000014cb7efe500 .concat [ 16 16 0 0], L_0000014cb7eff0e0, L_0000014cb7f023f0;
S_0000014cb7eeee70 .scope module, "forwardUnit" "forwardUnit" 14 90, 20 2 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r1A";
    .port_info 1 /INPUT 5 "r1B";
    .port_info 2 /INPUT 1 "regWriteM";
    .port_info 3 /INPUT 1 "regWriteW";
    .port_info 4 /INPUT 5 "rd_M";
    .port_info 5 /INPUT 5 "rd_W";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
L_0000014cb7f5b440 .functor BUFZ 2, v0000014cb7ee4bd0_0, C4<00>, C4<00>, C4<00>;
L_0000014cb7f5b750 .functor BUFZ 2, v0000014cb7ee4a90_0, C4<00>, C4<00>, C4<00>;
v0000014cb7ee4770_0 .net "ForwardA", 1 0, L_0000014cb7f5b440;  alias, 1 drivers
v0000014cb7ee4db0_0 .net "ForwardB", 1 0, L_0000014cb7f5b750;  alias, 1 drivers
v0000014cb7ee50d0_0 .net "r1A", 4 0, v0000014cb7ee5cb0_0;  alias, 1 drivers
v0000014cb7ee49f0_0 .net "r1B", 4 0, v0000014cb7ee5210_0;  alias, 1 drivers
v0000014cb7ee5d50_0 .net "rd_M", 4 0, v0000014cb7ee4f90_0;  alias, 1 drivers
v0000014cb7ee48b0_0 .net "rd_W", 4 0, v0000014cb7ef5ba0_0;  alias, 1 drivers
v0000014cb7ee5670_0 .net "regWriteM", 0 0, L_0000014cb7f001c0;  alias, 1 drivers
v0000014cb7ee3eb0_0 .net "regWriteW", 0 0, L_0000014cb7efed20;  alias, 1 drivers
v0000014cb7ee4bd0_0 .var "solA", 1 0;
v0000014cb7ee4a90_0 .var "solB", 1 0;
E_0000014cb7e5b750/0 .event anyedge, v0000014cb7ee0430_0, v0000014cb7ee4f90_0, v0000014cb7ee5cb0_0, v0000014cb7ee1c90_0;
E_0000014cb7e5b750/1 .event anyedge, v0000014cb7ee48b0_0, v0000014cb7ee5210_0;
E_0000014cb7e5b750 .event/or E_0000014cb7e5b750/0, E_0000014cb7e5b750/1;
S_0000014cb7eef640 .scope module, "fwA" "mux4Full" 14 83, 21 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 32 "d3";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d1";
    .port_info 4 /INPUT 32 "d0";
    .port_info 5 /OUTPUT 32 "Y";
P_0000014cb7e5ba90 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000014cb7ee5170_0 .var "Y", 31 0;
v0000014cb7ee4b30_0 .net "d0", 31 0, v0000014cb7ee5030_0;  alias, 1 drivers
v0000014cb7ee4c70_0 .net "d1", 31 0, L_0000014cb7f01840;  alias, 1 drivers
v0000014cb7ee4e50_0 .net "d2", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
L_0000014cb7f02438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef1560_0 .net "d3", 31 0, L_0000014cb7f02438;  1 drivers
v0000014cb7ef0ca0_0 .net "s", 1 0, L_0000014cb7f5b440;  alias, 1 drivers
E_0000014cb7e5c450/0 .event anyedge, v0000014cb7ee4770_0, v0000014cb7ee5030_0, v0000014cb7ee4c70_0, v0000014cb7e72e40_0;
E_0000014cb7e5c450/1 .event anyedge, v0000014cb7ef1560_0;
E_0000014cb7e5c450 .event/or E_0000014cb7e5c450/0, E_0000014cb7e5c450/1;
S_0000014cb7eef7d0 .scope module, "fwB" "mux4Full" 14 84, 21 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 32 "d3";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d1";
    .port_info 4 /INPUT 32 "d0";
    .port_info 5 /OUTPUT 32 "Y";
P_0000014cb7e5bc50 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef0f20_0 .var "Y", 31 0;
v0000014cb7ef0200_0 .net "d0", 31 0, v0000014cb7ee3f50_0;  alias, 1 drivers
v0000014cb7ef0480_0 .net "d1", 31 0, L_0000014cb7f01840;  alias, 1 drivers
v0000014cb7ef1060_0 .net "d2", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
L_0000014cb7f02480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef08e0_0 .net "d3", 31 0, L_0000014cb7f02480;  1 drivers
v0000014cb7ef0660_0 .net "s", 1 0, L_0000014cb7f5b750;  alias, 1 drivers
E_0000014cb7e5c0d0/0 .event anyedge, v0000014cb7ee4db0_0, v0000014cb7ee3f50_0, v0000014cb7ee4c70_0, v0000014cb7e72e40_0;
E_0000014cb7e5c0d0/1 .event anyedge, v0000014cb7ef08e0_0;
E_0000014cb7e5c0d0 .event/or E_0000014cb7e5c0d0/0, E_0000014cb7e5c0d0/1;
S_0000014cb7eeece0 .scope module, "instreg" "instreg" 14 69, 22 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v0000014cb7ef07a0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ef0de0_0 .net "dhit", 0 0, L_0000014cb7dbdcf0;  1 drivers
v0000014cb7ef0a20_0 .var "instr", 31 0;
v0000014cb7ef0fc0_0 .net "pc", 31 0, v0000014cb7ef5ce0_0;  alias, 1 drivers
v0000014cb7ef1100_0 .var "pcFD", 31 0;
v0000014cb7ef0d40_0 .net "rd", 31 0, v0000014cb7e2cb50_0;  alias, 1 drivers
S_0000014cb7eefc80 .scope module, "muxALUSrcBE" "mux2" 14 85, 23 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000014cb7e5bb90 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef05c0_0 .net "d0", 31 0, v0000014cb7ef0f20_0;  alias, 1 drivers
v0000014cb7ef16a0_0 .net "d1", 31 0, v0000014cb7ee5850_0;  alias, 1 drivers
v0000014cb7ef14c0_0 .net "s", 0 0, L_0000014cb7f00300;  alias, 1 drivers
v0000014cb7ef0520_0 .net "y", 31 0, L_0000014cb7f00f80;  alias, 1 drivers
L_0000014cb7f00f80 .functor MUXZ 32, v0000014cb7ef0f20_0, v0000014cb7ee5850_0, L_0000014cb7f00300, C4<>;
S_0000014cb7eefaf0 .scope module, "muxMemToReg" "mux2" 14 100, 23 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000014cb7e5be90 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef11a0_0 .net "d0", 31 0, v0000014cb7ef5b00_0;  alias, 1 drivers
v0000014cb7ef02a0_0 .net "d1", 31 0, v0000014cb7ef5a60_0;  alias, 1 drivers
v0000014cb7ef0700_0 .net "s", 0 0, L_0000014cb7efedc0;  alias, 1 drivers
v0000014cb7ef1240_0 .net "y", 31 0, L_0000014cb7f01840;  alias, 1 drivers
L_0000014cb7f01840 .functor MUXZ 32, v0000014cb7ef5b00_0, v0000014cb7ef5a60_0, L_0000014cb7efedc0, C4<>;
S_0000014cb7eee6a0 .scope module, "muxPCBranch" "mux2" 14 66, 23 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000014cb7e5c190 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef0020_0 .net "d0", 31 0, v0000014cb7ef4ca0_0;  alias, 1 drivers
v0000014cb7ef1920_0 .net "d1", 31 0, v0000014cb7ee3200_0;  alias, 1 drivers
v0000014cb7ef0e80_0 .net "s", 0 0, L_0000014cb7dbd890;  1 drivers
v0000014cb7ef0ac0_0 .net "y", 31 0, L_0000014cb7effae0;  alias, 1 drivers
L_0000014cb7effae0 .functor MUXZ 32, v0000014cb7ef4ca0_0, v0000014cb7ee3200_0, L_0000014cb7dbd890, C4<>;
S_0000014cb7eef190 .scope module, "muxPCJump" "mux2" 14 67, 23 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000014cb7e5bbd0 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef12e0_0 .net "d0", 31 0, L_0000014cb7effae0;  alias, 1 drivers
v0000014cb7ef0340_0 .net "d1", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7ef1600_0 .net "s", 0 0, L_0000014cb7f00440;  alias, 1 drivers
v0000014cb7ef0840_0 .net "y", 31 0, L_0000014cb7eff400;  alias, 1 drivers
L_0000014cb7eff400 .functor MUXZ 32, L_0000014cb7effae0, v0000014cb7ee21c0_0, L_0000014cb7f00440, C4<>;
S_0000014cb7eee830 .scope module, "muxStoreData" "mux2" 14 77, 23 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000014cb7e5c210 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef1740_0 .net "d0", 31 0, L_0000014cb7efe140;  alias, 1 drivers
v0000014cb7ef17e0_0 .net "d1", 31 0, L_0000014cb7efe500;  alias, 1 drivers
v0000014cb7ef03e0_0 .net "s", 0 0, L_0000014cb7efea00;  alias, 1 drivers
v0000014cb7ef1880_0 .net "y", 31 0, L_0000014cb7efe820;  alias, 1 drivers
L_0000014cb7efe820 .functor MUXZ 32, L_0000014cb7efe140, L_0000014cb7efe500, L_0000014cb7efea00, C4<>;
S_0000014cb7eeded0 .scope module, "muxbyte" "mux4" 14 96, 24 8 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_0000014cb7e5b910 .param/l "WIDTH" 0 24 8, +C4<00000000000000000000000000001000>;
v0000014cb7eefee0_0 .net "d0", 7 0, L_0000014cb7f01ca0;  1 drivers
v0000014cb7eeff80_0 .net "d1", 7 0, L_0000014cb7f01660;  1 drivers
v0000014cb7ef00c0_0 .net "d2", 7 0, L_0000014cb7f01340;  1 drivers
v0000014cb7ef0160_0 .net "d3", 7 0, L_0000014cb7f015c0;  1 drivers
v0000014cb7ef4840_0 .net "i0", 7 0, L_0000014cb7f018e0;  1 drivers
v0000014cb7ef59c0_0 .net "i1", 7 0, L_0000014cb7f00ee0;  1 drivers
v0000014cb7ef5060_0 .net "s", 1 0, L_0000014cb7f01160;  1 drivers
v0000014cb7ef5380_0 .net "y", 7 0, L_0000014cb7f01c00;  alias, 1 drivers
E_0000014cb7e5b950/0 .event anyedge, v0000014cb7ef1380_0, v0000014cb7ef1420_0, v0000014cb7ef19c0_0, v0000014cb7ef0b60_0;
E_0000014cb7e5b950/1 .event anyedge, v0000014cb7ee4310_0, v0000014cb7ef5060_0;
E_0000014cb7e5b950 .event/or E_0000014cb7e5b950/0, E_0000014cb7e5b950/1;
L_0000014cb7f010c0 .part L_0000014cb7f01160, 1, 1;
L_0000014cb7f01b60 .part L_0000014cb7f01160, 1, 1;
L_0000014cb7f01200 .part L_0000014cb7f01160, 0, 1;
S_0000014cb7eee9c0 .scope module, "mux0" "mux2" 24 15, 23 6 0, S_0000014cb7eeded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000014cb7e5c490 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000001000>;
v0000014cb7ef1380_0 .net "d0", 7 0, L_0000014cb7f01ca0;  alias, 1 drivers
v0000014cb7ef19c0_0 .net "d1", 7 0, L_0000014cb7f01340;  alias, 1 drivers
v0000014cb7ef1a60_0 .net "s", 0 0, L_0000014cb7f010c0;  1 drivers
v0000014cb7ef0980_0 .net "y", 7 0, L_0000014cb7f018e0;  alias, 1 drivers
L_0000014cb7f018e0 .functor MUXZ 8, L_0000014cb7f01ca0, L_0000014cb7f01340, L_0000014cb7f010c0, C4<>;
S_0000014cb7eee060 .scope module, "mux1" "mux2" 24 16, 23 6 0, S_0000014cb7eeded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000014cb7e5b810 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000001000>;
v0000014cb7ef1420_0 .net "d0", 7 0, L_0000014cb7f01660;  alias, 1 drivers
v0000014cb7ef0b60_0 .net "d1", 7 0, L_0000014cb7f015c0;  alias, 1 drivers
v0000014cb7ef1b00_0 .net "s", 0 0, L_0000014cb7f01b60;  1 drivers
v0000014cb7ef1ba0_0 .net "y", 7 0, L_0000014cb7f00ee0;  alias, 1 drivers
L_0000014cb7f00ee0 .functor MUXZ 8, L_0000014cb7f01660, L_0000014cb7f015c0, L_0000014cb7f01b60, C4<>;
S_0000014cb7eef000 .scope module, "mux2" "mux2" 24 17, 23 6 0, S_0000014cb7eeded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000014cb7e5b690 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000001000>;
v0000014cb7ef1c40_0 .net "d0", 7 0, L_0000014cb7f018e0;  alias, 1 drivers
v0000014cb7ef0c00_0 .net "d1", 7 0, L_0000014cb7f00ee0;  alias, 1 drivers
v0000014cb7ef1ce0_0 .net "s", 0 0, L_0000014cb7f01200;  1 drivers
v0000014cb7ef1d80_0 .net "y", 7 0, L_0000014cb7f01c00;  alias, 1 drivers
L_0000014cb7f01c00 .functor MUXZ 8, L_0000014cb7f018e0, L_0000014cb7f00ee0, L_0000014cb7f01200, C4<>;
S_0000014cb7eee510 .scope module, "muxbytewrite" "mux2" 14 98, 23 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000014cb7e5c3d0 .param/l "WIDTH" 0 23 6, +C4<00000000000000000000000000100000>;
v0000014cb7ef4fc0_0 .net "d0", 31 0, L_0000014cb7f01840;  alias, 1 drivers
v0000014cb7ef5d80_0 .net "d1", 31 0, L_0000014cb7f00b20;  alias, 1 drivers
v0000014cb7ef5c40_0 .net "s", 0 0, L_0000014cb7effc20;  alias, 1 drivers
v0000014cb7ef4980_0 .net "y", 31 0, L_0000014cb7f013e0;  alias, 1 drivers
L_0000014cb7f013e0 .functor MUXZ 32, L_0000014cb7f01840, L_0000014cb7f00b20, L_0000014cb7effc20, C4<>;
S_0000014cb7eee1f0 .scope module, "pc" "pc" 14 65, 25 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v0000014cb7ef4f20_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ef4a20_0 .net "en", 0 0, L_0000014cb7dbd7b0;  1 drivers
v0000014cb7ef5ce0_0 .var "pc", 31 0;
v0000014cb7ef54c0_0 .net "pc_", 31 0, L_0000014cb7eff400;  alias, 1 drivers
v0000014cb7ef51a0_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
E_0000014cb7e5bdd0 .event posedge, v0000014cb7edc540_0, v0000014cb7e72bc0_0;
S_0000014cb7eee380 .scope module, "pc_plus4" "pc_plus4" 14 68, 26 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v0000014cb7ef4b60_0 .net "pc", 31 0, v0000014cb7ef5ce0_0;  alias, 1 drivers
v0000014cb7ef4ca0_0 .var "pc_", 31 0;
E_0000014cb7e5c290 .event anyedge, v0000014cb7e735c0_0;
S_0000014cb7eef4b0 .scope module, "rdreg" "rdreg" 14 94, 27 1 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v0000014cb7ef5420_0 .net "ALUOutM", 31 0, v0000014cb7ee21c0_0;  alias, 1 drivers
v0000014cb7ef5b00_0 .var "ALUOutW", 31 0;
v0000014cb7ef4ac0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ef4c00_0 .net "en", 0 0, L_0000014cb7f5afe0;  1 drivers
v0000014cb7ef4700_0 .net "rd", 31 0, v0000014cb7e729e0_0;  alias, 1 drivers
v0000014cb7ef5a60_0 .var "result", 31 0;
v0000014cb7ef5560_0 .net "wrE", 4 0, v0000014cb7ee4f90_0;  alias, 1 drivers
v0000014cb7ef5ba0_0 .var "wrW", 4 0;
S_0000014cb7eeeb50 .scope module, "regfile" "regfile" 14 75, 28 7 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0000014cb7ef52e0_0 .net *"_ivl_0", 31 0, L_0000014cb7efe0a0;  1 drivers
v0000014cb7ef47a0_0 .net *"_ivl_10", 6 0, L_0000014cb7eff4a0;  1 drivers
L_0000014cb7f02168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef48e0_0 .net *"_ivl_13", 1 0, L_0000014cb7f02168;  1 drivers
L_0000014cb7f021b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef4de0_0 .net/2u *"_ivl_14", 31 0, L_0000014cb7f021b0;  1 drivers
v0000014cb7ef5100_0 .net *"_ivl_18", 31 0, L_0000014cb7f00620;  1 drivers
L_0000014cb7f021f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef4e80_0 .net *"_ivl_21", 26 0, L_0000014cb7f021f8;  1 drivers
L_0000014cb7f02240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef5600_0 .net/2u *"_ivl_22", 31 0, L_0000014cb7f02240;  1 drivers
v0000014cb7ef56a0_0 .net *"_ivl_24", 0 0, L_0000014cb7effd60;  1 drivers
v0000014cb7ef5240_0 .net *"_ivl_26", 31 0, L_0000014cb7effb80;  1 drivers
L_0000014cb7f02288 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef5740_0 .net *"_ivl_29", 26 0, L_0000014cb7f02288;  1 drivers
L_0000014cb7f020d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef57e0_0 .net *"_ivl_3", 26 0, L_0000014cb7f020d8;  1 drivers
L_0000014cb7f022d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef5880_0 .net/2u *"_ivl_30", 31 0, L_0000014cb7f022d0;  1 drivers
v0000014cb7ef5920_0 .net *"_ivl_32", 0 0, L_0000014cb7effe00;  1 drivers
v0000014cb7ef2c20_0 .net *"_ivl_34", 31 0, L_0000014cb7effea0;  1 drivers
v0000014cb7ef24a0_0 .net *"_ivl_36", 6 0, L_0000014cb7efe000;  1 drivers
L_0000014cb7f02318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef2cc0_0 .net *"_ivl_39", 1 0, L_0000014cb7f02318;  1 drivers
L_0000014cb7f02120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef3440_0 .net/2u *"_ivl_4", 31 0, L_0000014cb7f02120;  1 drivers
L_0000014cb7f02360 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef2d60_0 .net/2u *"_ivl_40", 31 0, L_0000014cb7f02360;  1 drivers
v0000014cb7ef3ee0_0 .net *"_ivl_42", 31 0, L_0000014cb7efff40;  1 drivers
L_0000014cb7f023a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014cb7ef3940_0 .net/2u *"_ivl_44", 31 0, L_0000014cb7f023a8;  1 drivers
v0000014cb7ef36c0_0 .net *"_ivl_6", 0 0, L_0000014cb7eff900;  1 drivers
v0000014cb7ef2360_0 .net *"_ivl_8", 31 0, L_0000014cb7f00580;  1 drivers
v0000014cb7ef20e0_0 .net "clk", 0 0, v0000014cb7ef9930_0;  alias, 1 drivers
v0000014cb7ef25e0_0 .net "ra1", 4 0, L_0000014cb7eff860;  alias, 1 drivers
v0000014cb7ef42a0_0 .net "ra2", 4 0, L_0000014cb7f004e0;  alias, 1 drivers
v0000014cb7ef2400_0 .net "rd1", 31 0, L_0000014cb7eff9a0;  alias, 1 drivers
v0000014cb7ef31c0_0 .net "rd2", 31 0, L_0000014cb7efe140;  alias, 1 drivers
v0000014cb7ef4520_0 .net "reset", 0 0, v0000014cb7ef9610_0;  alias, 1 drivers
v0000014cb7ef4020 .array "rf", 0 31, 31 0;
v0000014cb7ef4340_0 .net "wa3", 4 0, v0000014cb7ef5ba0_0;  alias, 1 drivers
v0000014cb7ef2e00_0 .net "wd3", 31 0, L_0000014cb7f01840;  alias, 1 drivers
v0000014cb7ef2b80_0 .net "we3", 0 0, L_0000014cb7efed20;  alias, 1 drivers
E_0000014cb7e5bad0/0 .event anyedge, v0000014cb7edc540_0;
E_0000014cb7e5bad0/1 .event posedge, v0000014cb7e72bc0_0;
E_0000014cb7e5bad0 .event/or E_0000014cb7e5bad0/0, E_0000014cb7e5bad0/1;
L_0000014cb7efe0a0 .concat [ 5 27 0 0], L_0000014cb7eff860, L_0000014cb7f020d8;
L_0000014cb7eff900 .cmp/ne 32, L_0000014cb7efe0a0, L_0000014cb7f02120;
L_0000014cb7f00580 .array/port v0000014cb7ef4020, L_0000014cb7eff4a0;
L_0000014cb7eff4a0 .concat [ 5 2 0 0], L_0000014cb7eff860, L_0000014cb7f02168;
L_0000014cb7eff9a0 .functor MUXZ 32, L_0000014cb7f021b0, L_0000014cb7f00580, L_0000014cb7eff900, C4<>;
L_0000014cb7f00620 .concat [ 5 27 0 0], L_0000014cb7f004e0, L_0000014cb7f021f8;
L_0000014cb7effd60 .cmp/ne 32, L_0000014cb7f00620, L_0000014cb7f02240;
L_0000014cb7effb80 .concat [ 5 27 0 0], L_0000014cb7f004e0, L_0000014cb7f02288;
L_0000014cb7effe00 .cmp/ne 32, L_0000014cb7effb80, L_0000014cb7f022d0;
L_0000014cb7effea0 .array/port v0000014cb7ef4020, L_0000014cb7efe000;
L_0000014cb7efe000 .concat [ 5 2 0 0], L_0000014cb7f004e0, L_0000014cb7f02318;
L_0000014cb7efff40 .functor MUXZ 32, L_0000014cb7f02360, L_0000014cb7effea0, L_0000014cb7effe00, C4<>;
L_0000014cb7efe140 .functor MUXZ 32, L_0000014cb7f023a8, L_0000014cb7efff40, L_0000014cb7effd60, C4<>;
S_0000014cb7eef320 .scope module, "signImm" "signextD" 14 78, 29 6 0, S_0000014cb7edde70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v0000014cb7ef2860_0 .net *"_ivl_1", 0 0, L_0000014cb7eff220;  1 drivers
v0000014cb7ef3da0_0 .net *"_ivl_11", 6 0, L_0000014cb7eff040;  1 drivers
v0000014cb7ef3b20_0 .net *"_ivl_13", 4 0, L_0000014cb7eff2c0;  1 drivers
v0000014cb7ef2a40_0 .net *"_ivl_3", 0 0, L_0000014cb7efefa0;  1 drivers
v0000014cb7ef3260_0 .net *"_ivl_5", 5 0, L_0000014cb7efe8c0;  1 drivers
v0000014cb7ef2ea0_0 .net *"_ivl_7", 3 0, L_0000014cb7efeaa0;  1 drivers
v0000014cb7ef43e0_0 .net "instr", 31 0, v0000014cb7ef0a20_0;  alias, 1 drivers
v0000014cb7ef2f40_0 .net "isBranch", 0 0, L_0000014cb7f006c0;  alias, 1 drivers
v0000014cb7ef2180_0 .net "isJump", 0 0, L_0000014cb7efebe0;  alias, 1 drivers
v0000014cb7ef40c0_0 .net "isLoad", 0 0, L_0000014cb7efee60;  alias, 1 drivers
v0000014cb7ef38a0_0 .net "isStore", 0 0, L_0000014cb7ef8990;  alias, 1 drivers
v0000014cb7ef45c0_0 .net "tempBranch", 11 0, L_0000014cb7efef00;  1 drivers
v0000014cb7ef2ae0_0 .net "tempStore", 11 0, L_0000014cb7f01480;  1 drivers
v0000014cb7ef2fe0_0 .var "y", 31 0;
E_0000014cb7e5c410/0 .event anyedge, v0000014cb7ee18d0_0, v0000014cb7ef0a20_0, v0000014cb7ee1650_0, v0000014cb7ef2ae0_0;
E_0000014cb7e5c410/1 .event anyedge, v0000014cb7ee0070_0, v0000014cb7ef45c0_0, v0000014cb7ee1510_0;
E_0000014cb7e5c410 .event/or E_0000014cb7e5c410/0, E_0000014cb7e5c410/1;
L_0000014cb7eff220 .part v0000014cb7ef0a20_0, 31, 1;
L_0000014cb7efefa0 .part v0000014cb7ef0a20_0, 7, 1;
L_0000014cb7efe8c0 .part v0000014cb7ef0a20_0, 25, 6;
L_0000014cb7efeaa0 .part v0000014cb7ef0a20_0, 8, 4;
L_0000014cb7efef00 .concat [ 4 6 1 1], L_0000014cb7efeaa0, L_0000014cb7efe8c0, L_0000014cb7efefa0, L_0000014cb7eff220;
L_0000014cb7eff040 .part v0000014cb7ef0a20_0, 25, 7;
L_0000014cb7eff2c0 .part v0000014cb7ef0a20_0, 7, 5;
L_0000014cb7f01480 .concat [ 5 7 0 0], L_0000014cb7eff2c0, L_0000014cb7eff040;
    .scope S_0000014cb7ede960;
T_0 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7edd940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000014cb7edcfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014cb7edd6c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000014cb7edc900_0;
    %assign/vec4 v0000014cb7edd6c0_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014cb7cbe860;
T_1 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7edc0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000014cb7edd620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014cb7edc860_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000014cb7edd080_0;
    %assign/vec4 v0000014cb7edc860_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014cb7ede4b0;
T_2 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7edc2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000014cb7edc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000014cb7eddb20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000014cb7edd760_0;
    %assign/vec4 v0000014cb7eddb20_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014cb7ede7d0;
T_3 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7edc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000014cb7edd1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cb7edcae0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000014cb7edd120_0;
    %assign/vec4 v0000014cb7edcae0_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014cb7d4bdf0;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %end;
    .thread T_4;
    .scope S_0000014cb7d4bdf0;
T_5 ;
    %wait E_0000014cb7e51fd0;
    %load/vec4 v0000014cb7ee0750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000014cb7ee0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000014cb7ee06b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0000014cb7edffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0000014cb7edffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000014cb7edffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000014cb7edffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 40, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000014cb7edffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000014cb7ee04d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000014cb7d4bad0;
T_6 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7eddc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000014cb7edc680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cb7edc9a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000014cb7edd300_0;
    %assign/vec4 v0000014cb7edc9a0_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000014cb7d4bc60;
T_7 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7edcc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014cb7edd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014cb7edd3a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000014cb7edc720_0;
    %assign/vec4 v0000014cb7edd3a0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014cb7d73ce0;
T_8 ;
    %wait E_0000014cb7e51cd0;
    %load/vec4 v0000014cb7edc540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000014cb7edc220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0000014cb7edd580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000014cb7edd4e0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014cb7edd4e0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000014cb7edd4e0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014cb7edd4e0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014cb7edd4e0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000014cb7edd4e0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000014cb7d739c0;
T_9 ;
    %wait E_0000014cb7e51a90;
    %vpi_call/w 10 22 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 23 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v0000014cb7ee24e0_0, v0000014cb7ee3ac0_0, v0000014cb7ee3c00_0, v0000014cb7ee33e0_0, v0000014cb7ee3b60_0, v0000014cb7ee3480_0, v0000014cb7ee3020_0, v0000014cb7ee0ed0_0, v0000014cb7ee3980_0, v0000014cb7ee2800_0, v0000014cb7ee2d00_0, v0000014cb7ee0e30_0 {0 0 0};
    %vpi_call/w 10 25 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0000014cb7eee1f0;
T_10 ;
    %wait E_0000014cb7e5bdd0;
    %load/vec4 v0000014cb7ef51a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ef5ce0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014cb7ef4a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000014cb7ef54c0_0;
    %assign/vec4 v0000014cb7ef5ce0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014cb7eee380;
T_11 ;
    %wait E_0000014cb7e5c290;
    %load/vec4 v0000014cb7ef4b60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000014cb7ef4ca0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000014cb7eeece0;
T_12 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7ef0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000014cb7ef0d40_0;
    %assign/vec4 v0000014cb7ef0a20_0, 0;
    %load/vec4 v0000014cb7ef0fc0_0;
    %assign/vec4 v0000014cb7ef1100_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014cb7eeeb50;
T_13 ;
    %wait E_0000014cb7e5bad0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %vpi_call/w 28 25 "$display", "Reg x5 value=%d and reg x9 value=%d", &A<v0000014cb7ef4020, 5>, &A<v0000014cb7ef4020, 9> {0 0 0};
    %load/vec4 v0000014cb7ef4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
T_13.0 ;
    %load/vec4 v0000014cb7ef4520_0;
    %nor/r;
    %load/vec4 v0000014cb7ef2b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000014cb7ef2e00_0;
    %load/vec4 v0000014cb7ef4340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7ef4020, 0, 4;
    %vpi_call/w 28 44 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v0000014cb7ef4340_0, v0000014cb7ef2e00_0 {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000014cb7eef320;
T_14 ;
    %wait E_0000014cb7e5c410;
    %load/vec4 v0000014cb7ef40c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000014cb7ef43e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000014cb7ef43e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014cb7ef2fe0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000014cb7ef38a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000014cb7ef43e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000014cb7ef2ae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014cb7ef2fe0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000014cb7ef2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000014cb7ef43e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000014cb7ef45c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014cb7ef2fe0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000014cb7ef2180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000014cb7ef43e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000014cb7ef43e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014cb7ef2fe0_0, 0;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000014cb7edec80;
T_15 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7ee57b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000014cb7ee55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ee5030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ee3f50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014cb7ee5c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ee4270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ee5850_0, 0;
    %load/vec4 v0000014cb7ee58f0_0;
    %assign/vec4 v0000014cb7ee4090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014cb7ee5cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014cb7ee5210_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000014cb7ee5350_0;
    %assign/vec4 v0000014cb7ee5030_0, 0;
    %load/vec4 v0000014cb7ee53f0_0;
    %assign/vec4 v0000014cb7ee3f50_0, 0;
    %load/vec4 v0000014cb7ee5530_0;
    %assign/vec4 v0000014cb7ee5c10_0, 0;
    %load/vec4 v0000014cb7ee53f0_0;
    %assign/vec4 v0000014cb7ee4270_0, 0;
    %load/vec4 v0000014cb7ee4810_0;
    %assign/vec4 v0000014cb7ee5850_0, 0;
    %load/vec4 v0000014cb7ee58f0_0;
    %assign/vec4 v0000014cb7ee4090_0, 0;
    %load/vec4 v0000014cb7ee3ff0_0;
    %assign/vec4 v0000014cb7ee5cb0_0, 0;
    %load/vec4 v0000014cb7ee4d10_0;
    %assign/vec4 v0000014cb7ee5210_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000014cb7eef640;
T_16 ;
    %wait E_0000014cb7e5c450;
    %load/vec4 v0000014cb7ef0ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %load/vec4 v0000014cb7ef1560_0;
    %assign/vec4 v0000014cb7ee5170_0, 0;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0000014cb7ee4b30_0;
    %assign/vec4 v0000014cb7ee5170_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0000014cb7ee4c70_0;
    %assign/vec4 v0000014cb7ee5170_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0000014cb7ee4e50_0;
    %assign/vec4 v0000014cb7ee5170_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000014cb7eef7d0;
T_17 ;
    %wait E_0000014cb7e5c0d0;
    %load/vec4 v0000014cb7ef0660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %load/vec4 v0000014cb7ef08e0_0;
    %assign/vec4 v0000014cb7ef0f20_0, 0;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0000014cb7ef0200_0;
    %assign/vec4 v0000014cb7ef0f20_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0000014cb7ef0480_0;
    %assign/vec4 v0000014cb7ef0f20_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0000014cb7ef1060_0;
    %assign/vec4 v0000014cb7ef0f20_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000014cb7ede190;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7ee2da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7ee35c0_0, 0;
    %end;
    .thread T_18;
    .scope S_0000014cb7ede190;
T_19 ;
    %wait E_0000014cb7e5c390;
    %load/vec4 v0000014cb7ee26c0_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_19.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_19.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_19.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_19.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7ee35c0_0, 0;
    %jmp T_19.6;
T_19.0 ;
    %load/vec4 v0000014cb7ee2260_0;
    %load/vec4 v0000014cb7ee2620_0;
    %and;
    %assign/vec4 v0000014cb7ee2b20_0, 0;
    %jmp T_19.6;
T_19.1 ;
    %load/vec4 v0000014cb7ee2260_0;
    %load/vec4 v0000014cb7ee2620_0;
    %or;
    %assign/vec4 v0000014cb7ee2b20_0, 0;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0000014cb7ee29e0_0;
    %assign/vec4 v0000014cb7ee2b20_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7ee35c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_19.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.8, 5;
    %jmp/1 T_19.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7ee2260_0;
    %load/vec4 v0000014cb7ee2300_0;
    %mul;
    %assign/vec4 v0000014cb7ee2b20_0, 0;
    %jmp T_19.7;
T_19.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7ee35c0_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0000014cb7ee29e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v0000014cb7ee2b20_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7ee2b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7ee2da0_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7ee2da0_0, 0;
T_19.10 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000014cb7ede640;
T_20 ;
    %wait E_0000014cb7e5ba50;
    %load/vec4 v0000014cb7ee1fe0_0;
    %load/vec4 v0000014cb7ee2120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000014cb7ee2080_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000014cb7ede320;
T_21 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7ee3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000014cb7ee41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ee21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7ee5990_0, 0;
    %load/vec4 v0000014cb7ee3660_0;
    %assign/vec4 v0000014cb7ee3200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014cb7ee3520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014cb7ee4f90_0, 0;
    %load/vec4 v0000014cb7ee3840_0;
    %assign/vec4 v0000014cb7ee38e0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000014cb7ee2ee0_0;
    %assign/vec4 v0000014cb7ee21c0_0, 0;
    %load/vec4 v0000014cb7ee4950_0;
    %assign/vec4 v0000014cb7ee5990_0, 0;
    %load/vec4 v0000014cb7ee3660_0;
    %assign/vec4 v0000014cb7ee3200_0, 0;
    %load/vec4 v0000014cb7ee2e40_0;
    %assign/vec4 v0000014cb7ee3520_0, 0;
    %load/vec4 v0000014cb7ee4ef0_0;
    %assign/vec4 v0000014cb7ee4f90_0, 0;
    %load/vec4 v0000014cb7ee3840_0;
    %assign/vec4 v0000014cb7ee38e0_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000014cb7eeee70;
T_22 ;
    %wait E_0000014cb7e5b750;
    %load/vec4 v0000014cb7ee5670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000014cb7ee5d50_0;
    %load/vec4 v0000014cb7ee50d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014cb7ee4bd0_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000014cb7ee3eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000014cb7ee48b0_0;
    %load/vec4 v0000014cb7ee50d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014cb7ee4bd0_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014cb7ee4bd0_0, 0, 2;
T_22.3 ;
T_22.1 ;
    %load/vec4 v0000014cb7ee5670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000014cb7ee5d50_0;
    %load/vec4 v0000014cb7ee49f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014cb7ee4a90_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0000014cb7ee3eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000014cb7ee48b0_0;
    %load/vec4 v0000014cb7ee49f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014cb7ee4a90_0, 0, 2;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014cb7ee4a90_0, 0, 2;
T_22.7 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000014cb7eef4b0;
T_23 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7ef4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000014cb7ef4700_0;
    %assign/vec4 v0000014cb7ef5a60_0, 0;
    %load/vec4 v0000014cb7ef5560_0;
    %assign/vec4 v0000014cb7ef5ba0_0, 0;
    %load/vec4 v0000014cb7ef5420_0;
    %assign/vec4 v0000014cb7ef5b00_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000014cb7eeded0;
T_24 ;
    %wait E_0000014cb7e5b950;
    %vpi_call/w 24 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v0000014cb7eefee0_0, v0000014cb7eeff80_0, v0000014cb7ef00c0_0, v0000014cb7ef0160_0, v0000014cb7ef5380_0, v0000014cb7ef5060_0 {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000014cb7edde70;
T_25 ;
    %wait E_0000014cb7e51a90;
    %delay 1, 0;
    %vpi_call/w 14 105 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 106 "$display", "INSTREG: instr=%h", v0000014cb7ef6af0_0 {0 0 0};
    %vpi_call/w 14 107 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v0000014cb7ef3bc0_0, v0000014cb7ef67d0_0, v0000014cb7ef4480_0, v0000014cb7ef3d00_0, v0000014cb7ef3a80_0 {0 0 0};
    %vpi_call/w 14 108 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v0000014cb7ef3bc0_0, v0000014cb7ef3c60_0, v0000014cb7ef3120_0, v0000014cb7ef6190_0 {0 0 0};
    %vpi_call/w 14 109 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v0000014cb7ef3e40_0, v0000014cb7ef3f80_0, v0000014cb7ef2220_0 {0 0 0};
    %vpi_call/w 14 110 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v0000014cb7ef3620_0, v0000014cb7ef79f0_0, v0000014cb7ef3080_0 {0 0 0};
    %vpi_call/w 14 111 "$display", "======================================================================================================" {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0000014cb7d74140;
T_26 ;
    %wait E_0000014cb7e51a90;
    %load/vec4 v0000014cb7ef6e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 9 24 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v0000014cb7ef6e10_0, v0000014cb7ef85d0_0, v0000014cb7ef97f0_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000014cb7d7f2a0;
T_27 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000014cb7e719a0, 4, 0;
    %end;
    .thread T_27;
    .scope S_0000014cb7d7f2a0;
T_28 ;
    %wait E_0000014cb7e524d0;
    %load/vec4 v0000014cb7e72e40_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014cb7e71b80_0, 0, 32;
    %load/vec4 v0000014cb7e71b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014cb7e717c0_0, 0, 32;
    %load/vec4 v0000014cb7e71b80_0;
    %addi 2, 0, 32;
    %store/vec4 v0000014cb7e726c0_0, 0, 32;
    %load/vec4 v0000014cb7e71b80_0;
    %addi 3, 0, 32;
    %store/vec4 v0000014cb7e732a0_0, 0, 32;
    %ix/getv 4, v0000014cb7e732a0_0;
    %load/vec4a v0000014cb7e719a0, 4;
    %ix/getv 4, v0000014cb7e726c0_0;
    %load/vec4a v0000014cb7e719a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000014cb7e717c0_0;
    %load/vec4a v0000014cb7e719a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000014cb7e71b80_0;
    %load/vec4a v0000014cb7e719a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014cb7e71a40_0, 0, 128;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000014cb7d7f2a0;
T_29 ;
    %wait E_0000014cb7e52450;
    %load/vec4 v0000014cb7e73020_0;
    %load/vec4 v0000014cb7e72e40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000014cb7e724e0_0;
    %load/vec4 v0000014cb7e72e40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e719a0, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000014cb7d7f2a0;
T_30 ;
    %wait E_0000014cb7e51a90;
    %load/vec4 v0000014cb7e73020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v0000014cb7e72e40_0, v0000014cb7e724e0_0 {0 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000014cb7d7f110;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %end;
    .thread T_31;
    .scope S_0000014cb7d7f110;
T_32 ;
    %wait E_0000014cb7e521d0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7e71ea0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7e72120_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e71c20_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7e72c60_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7e71e00_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e73200_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7e73340_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7e721c0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e71d60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7e71f40_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7e72a80_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e72f80_0, 0;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000014cb7e72580_0, 0;
    %load/vec4 v0000014cb7e72d00_0;
    %load/vec4 v0000014cb7e733e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %jmp T_32.6;
T_32.2 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %jmp T_32.8;
T_32.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.10, 5;
    %jmp/1 T_32.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_32.9;
T_32.10 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e730c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
T_32.8 ;
    %load/vec4 v0000014cb7e72d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %jmp T_32.17;
T_32.13 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %jmp T_32.17;
T_32.14 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.17;
T_32.15 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.17;
T_32.16 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.17;
T_32.17 ;
    %pop/vec4 1;
    %jmp T_32.12;
T_32.11 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %jmp T_32.22;
T_32.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.22;
T_32.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.22;
T_32.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.22;
T_32.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.22;
T_32.22 ;
    %pop/vec4 1;
T_32.12 ;
    %jmp T_32.6;
T_32.3 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %jmp T_32.24;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.26, 5;
    %jmp/1 T_32.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_32.25;
T_32.26 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e730c0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
T_32.24 ;
    %load/vec4 v0000014cb7e72d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.27, 8;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.32, 6;
    %jmp T_32.33;
T_32.29 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %jmp T_32.33;
T_32.30 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.33;
T_32.31 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.33;
T_32.32 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.33;
T_32.33 ;
    %pop/vec4 1;
    %jmp T_32.28;
T_32.27 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %jmp T_32.38;
T_32.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.38;
T_32.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.38;
T_32.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.38;
T_32.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.38;
T_32.38 ;
    %pop/vec4 1;
T_32.28 ;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %jmp T_32.40;
T_32.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.42, 5;
    %jmp/1 T_32.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_32.41;
T_32.42 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e730c0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
T_32.40 ;
    %load/vec4 v0000014cb7e72d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.43, 8;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %jmp T_32.49;
T_32.45 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %jmp T_32.49;
T_32.46 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.49;
T_32.47 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.49;
T_32.48 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.49;
T_32.49 ;
    %pop/vec4 1;
    %jmp T_32.44;
T_32.43 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.53, 6;
    %jmp T_32.54;
T_32.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.54;
T_32.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.54;
T_32.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.54;
T_32.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.54;
T_32.54 ;
    %pop/vec4 1;
T_32.44 ;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %jmp T_32.56;
T_32.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.58, 5;
    %jmp/1 T_32.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_32.57;
T_32.58 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e730c0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e72760_0, 0;
T_32.56 ;
    %load/vec4 v0000014cb7e72d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.59, 8;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.64, 6;
    %jmp T_32.65;
T_32.61 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 0, 4;
    %jmp T_32.65;
T_32.62 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.65;
T_32.63 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.65;
T_32.64 ;
    %load/vec4 v0000014cb7e71ae0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e72b20, 4, 5;
    %jmp T_32.65;
T_32.65 ;
    %pop/vec4 1;
    %jmp T_32.60;
T_32.59 ;
    %load/vec4 v0000014cb7e72620_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.69, 6;
    %jmp T_32.70;
T_32.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.70;
T_32.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.70;
T_32.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.70;
T_32.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e72b20, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e729e0_0, 0;
    %jmp T_32.70;
T_32.70 ;
    %pop/vec4 1;
T_32.60 ;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000014cb7d66f60;
T_33 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v0000014cb7e72da0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000014cb7d66f60;
T_34 ;
    %wait E_0000014cb7e51b50;
    %load/vec4 v0000014cb7e735c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014cb7e71fe0_0, 0, 32;
    %load/vec4 v0000014cb7e71fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014cb7e72ee0_0, 0, 32;
    %load/vec4 v0000014cb7e71fe0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000014cb7e72260_0, 0, 32;
    %load/vec4 v0000014cb7e71fe0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000014cb7e71720_0, 0, 32;
    %ix/getv 4, v0000014cb7e71720_0;
    %load/vec4a v0000014cb7e72da0, 4;
    %ix/getv 4, v0000014cb7e72260_0;
    %load/vec4a v0000014cb7e72da0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000014cb7e72ee0_0;
    %load/vec4a v0000014cb7e72da0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000014cb7e71fe0_0;
    %load/vec4a v0000014cb7e72da0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014cb7e72080_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000014cb7d7f430;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %end;
    .thread T_35;
    .scope S_0000014cb7d7f430;
T_36 ;
    %wait E_0000014cb7e51910;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7edbfa0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7e2b2f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e4cc50_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7edc5e0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7db6680_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e4bdf0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7edccc0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7db6cc0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e4d3d0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000014cb7edcb80_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000014cb7edc180_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000014cb7e4bfd0_0, 0;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000014cb7e2c0b0_0, 0;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %jmp T_36.11;
T_36.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.11;
T_36.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.11;
T_36.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.11;
T_36.11 ;
    %pop/vec4 1;
    %jmp T_36.6;
T_36.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.13, 5;
    %jmp/1 T_36.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_36.12;
T_36.13 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e1f5c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
T_36.6 ;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %jmp T_36.20;
T_36.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.20;
T_36.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.20;
T_36.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.20;
T_36.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.20;
T_36.20 ;
    %pop/vec4 1;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.22, 5;
    %jmp/1 T_36.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_36.21;
T_36.22 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e1f5c0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
T_36.15 ;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.28, 6;
    %jmp T_36.29;
T_36.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.29;
T_36.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.29;
T_36.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.29;
T_36.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.29;
T_36.29 ;
    %pop/vec4 1;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.31, 5;
    %jmp/1 T_36.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_36.30;
T_36.31 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e1f5c0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
T_36.24 ;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.37, 6;
    %jmp T_36.38;
T_36.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.38;
T_36.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.38;
T_36.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.38;
T_36.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000014cb7e1f160, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000014cb7e2cb50_0, 0;
    %jmp T_36.38;
T_36.38 ;
    %pop/vec4 1;
    %jmp T_36.33;
T_36.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %load/vec4 v0000014cb7e723a0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.40, 5;
    %jmp/1 T_36.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014cb7e52450;
    %jmp T_36.39;
T_36.40 ;
    %pop/vec4 1;
    %load/vec4 v0000014cb7e1f5c0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014cb7e1f160, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014cb7e1f700_0, 0;
T_36.33 ;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000014cb7e8b700;
T_37 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014cb7e8b700 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0000014cb7e8b700;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014cb7ef9610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cb7ef9610_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000014cb7e8b700;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014cb7ef9930_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014cb7ef9930_0, 0, 1;
    %delay 5, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000014cb7e8b700;
T_40 ;
    %wait E_0000014cb7e51a90;
    %load/vec4 v0000014cb7ef9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0000014cb7ef8cb0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000014cb7ef8b70_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_40.2 ;
    %jmp T_40.1;
T_40.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./forwardUnit.v";
    "./mux4Full.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
