14:45:36 INFO  : Registering command handlers for SDK TCF services
14:45:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Independent_Project\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
14:45:48 INFO  : XSCT server has started successfully.
14:45:53 INFO  : Successfully done setting XSCT server connection channel  
14:45:53 INFO  : Successfully done setting SDK workspace  
14:45:53 INFO  : Processing command line option -hwspec D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
15:21:39 ERROR : Failed to connect to hardware server on host '192.168.33.152' and port '54321'.
Reason: A connection attempt failed because the connected party did not properly respond after a period of time, or established connection failed because connected host has failed to respond
16:08:16 INFO  : Connected through redirection to target on host '192.168.33.149' and port '3121'.
16:08:17 INFO  : Jtag cable 'Digilent Zed 210248A39C89' is selected.
16:08:17 INFO  : 'jtag frequency' command is executed.
16:08:17 INFO  : Sourcing of 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:17 INFO  : Context for 'APU' is selected.
16:08:18 INFO  : System reset is completed.
16:08:21 INFO  : 'after 3000' command is executed.
16:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C89" && level==0} -index 1' command is executed.
16:08:27 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:08:27 INFO  : Context for 'APU' is selected.
16:08:27 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:27 INFO  : Context for 'APU' is selected.
16:08:33 INFO  : 'ps7_init' command is executed.
16:08:33 INFO  : 'ps7_post_config' command is executed.
16:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:34 INFO  : The application 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:34 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.149:3121]
source D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C89" && level==0} -index 1
fpga -file D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
loadhw -hw D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
dow D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:34 INFO  : Memory regions updated for context APU
16:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:34 INFO  : 'con' command is executed.
16:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
con
----------------End of Script----------------

16:08:34 INFO  : Launch script is exported to file 'D:\IIIT-D\Independent_Project\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:09:14 INFO  : Disconnected from the channel tcfchan#1.
16:11:11 INFO  : Connected through redirection to target on host '192.168.33.149' and port '3121'.
16:11:12 INFO  : Jtag cable 'Digilent Zed 210248A39C89' is selected.
16:11:12 INFO  : 'jtag frequency' command is executed.
16:11:12 INFO  : Sourcing of 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:12 INFO  : Context for 'APU' is selected.
16:11:13 INFO  : System reset is completed.
16:11:16 INFO  : 'after 3000' command is executed.
16:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C89" && level==0} -index 1' command is executed.
16:11:21 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:11:21 INFO  : Context for 'APU' is selected.
16:11:21 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:21 INFO  : Context for 'APU' is selected.
16:11:27 INFO  : 'ps7_init' command is executed.
16:11:27 INFO  : 'ps7_post_config' command is executed.
16:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:28 INFO  : The application 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:28 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.149:3121]
source D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C89" && level==0} -index 1
fpga -file D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
loadhw -hw D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
dow D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:28 INFO  : Memory regions updated for context APU
16:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:29 INFO  : 'con' command is executed.
16:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
con
----------------End of Script----------------

16:11:29 INFO  : Launch script is exported to file 'D:\IIIT-D\Independent_Project\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:13:08 INFO  : Disconnected from the channel tcfchan#2.
19:23:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

19:23:21 INFO  : Unable to read in MSS file D:\IIIT-D\Independent_Project\design_impl\least_squares\least_squares.sdk\LS_SDK_bsp\system.mss : null
19:23:21 ERROR : Failed to closesw "D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK_bsp/system.mss"
Reason: Cannot close sw design 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK_bsp/system.mss'.
Design is not opened in the current session.


19:25:30 INFO  : Registering command handlers for SDK TCF services
19:25:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Independent_Project\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
19:25:40 INFO  : XSCT server has started successfully.
19:25:41 INFO  : Successfully done setting XSCT server connection channel  
19:25:41 INFO  : Processing command line option -hwspec D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
19:25:41 INFO  : Successfully done setting SDK workspace  
19:25:42 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_0.
19:29:13 INFO  : Refreshed build settings on project LS_SDK
19:30:31 INFO  : Connected through redirection to target on host '192.168.33.149' and port '3121'.
19:30:33 INFO  : Jtag cable 'Digilent Zed 210248A39C89' is selected.
19:30:33 INFO  : 'jtag frequency' command is executed.
19:30:33 INFO  : Sourcing of 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:33 INFO  : Context for 'APU' is selected.
19:30:33 INFO  : System reset is completed.
19:30:36 INFO  : 'after 3000' command is executed.
19:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C89" && level==0} -index 1' command is executed.
19:30:48 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
19:30:48 INFO  : Context for 'APU' is selected.
19:30:49 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
19:30:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:49 INFO  : Context for 'APU' is selected.
19:30:54 INFO  : 'ps7_init' command is executed.
19:30:54 INFO  : 'ps7_post_config' command is executed.
19:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:54 INFO  : The application 'D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:54 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.149:3121]
source D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C89" && level==0} -index 1
fpga -file D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
loadhw -hw D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
dow D:/IIIT-D/Independent_Project/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:55 INFO  : Memory regions updated for context APU
19:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:55 INFO  : 'con' command is executed.
19:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
con
----------------End of Script----------------

19:30:55 INFO  : Launch script is exported to file 'D:\IIIT-D\Independent_Project\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
19:40:02 INFO  : Disconnected from the channel tcfchan#1.
14:08:32 INFO  : Registering command handlers for SDK TCF services
14:08:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
14:08:46 INFO  : XSCT server has started successfully.
14:08:46 INFO  : Successfully done setting XSCT server connection channel  
14:08:53 INFO  : Successfully done setting SDK workspace  
14:08:53 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
14:09:18 ERROR : Failed to openhw "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_1/system.hdf"
Reason: The application has run out of memory
14:09:18 ERROR : Unable to create Hardware Specification Project with specification file: D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf
14:13:25 INFO  : Registering command handlers for SDK TCF services
14:13:26 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
14:13:36 INFO  : XSCT server has started successfully.
14:13:36 INFO  : Successfully done setting XSCT server connection channel  
14:13:40 INFO  : Successfully done setting SDK workspace  
14:13:40 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
14:13:59 ERROR : Failed to openhw "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_2/system.hdf"
Reason: The application has run out of memory
14:13:59 ERROR : Unable to create Hardware Specification Project with specification file: D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf
14:17:26 INFO  : Registering command handlers for SDK TCF services
14:17:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
14:17:37 INFO  : XSCT server has started successfully.
14:17:37 INFO  : Successfully done setting XSCT server connection channel  
14:17:39 INFO  : Successfully done setting SDK workspace  
14:17:39 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
14:29:06 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
14:29:08 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
14:29:08 INFO  : 'jtag frequency' command is executed.
14:29:08 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:08 INFO  : Context for 'APU' is selected.
14:29:08 INFO  : System reset is completed.
14:29:11 INFO  : 'after 3000' command is executed.
14:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
14:29:18 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
14:29:18 INFO  : Context for 'APU' is selected.
14:29:18 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
14:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:18 INFO  : Context for 'APU' is selected.
14:29:23 INFO  : 'ps7_init' command is executed.
14:29:23 INFO  : 'ps7_post_config' command is executed.
14:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:26 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:26 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:26 INFO  : Memory regions updated for context APU
14:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:26 INFO  : 'con' command is executed.
14:29:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

14:29:26 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
14:30:25 INFO  : Disconnected from the channel tcfchan#1.
14:30:39 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
14:30:41 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
14:30:41 INFO  : 'jtag frequency' command is executed.
14:30:41 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:41 INFO  : Context for 'APU' is selected.
14:30:41 INFO  : System reset is completed.
14:30:44 INFO  : 'after 3000' command is executed.
14:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
14:31:20 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
14:31:20 INFO  : Context for 'APU' is selected.
14:31:25 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
14:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:25 INFO  : Context for 'APU' is selected.
14:31:52 INFO  : 'ps7_init' command is executed.
14:31:53 INFO  : 'ps7_post_config' command is executed.
14:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:07 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:07 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:08 INFO  : Memory regions updated for context APU
14:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:09 INFO  : 'con' command is executed.
14:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

14:32:09 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
14:32:57 INFO  : Disconnected from the channel tcfchan#2.
14:41:06 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
14:41:07 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
14:41:07 INFO  : 'jtag frequency' command is executed.
14:41:07 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:08 INFO  : Context for 'APU' is selected.
14:41:08 INFO  : System reset is completed.
14:41:11 INFO  : 'after 3000' command is executed.
14:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
14:41:14 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
14:41:14 INFO  : Context for 'APU' is selected.
14:41:15 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
14:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:15 INFO  : Context for 'APU' is selected.
14:41:20 INFO  : 'ps7_init' command is executed.
14:41:20 INFO  : 'ps7_post_config' command is executed.
14:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:23 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:23 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:23 INFO  : Memory regions updated for context APU
14:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:23 INFO  : 'con' command is executed.
14:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

14:41:23 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
14:53:10 INFO  : Disconnected from the channel tcfchan#3.
14:17:51 INFO  : Registering command handlers for SDK TCF services
14:17:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
14:18:17 INFO  : XSCT server has started successfully.
14:18:27 INFO  : Successfully done setting XSCT server connection channel  
14:18:27 INFO  : Successfully done setting SDK workspace  
14:18:27 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
14:18:27 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
14:55:44 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
14:55:46 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
14:55:46 INFO  : 'jtag frequency' command is executed.
14:55:46 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:46 INFO  : Context for 'APU' is selected.
14:55:47 INFO  : System reset is completed.
14:55:50 INFO  : 'after 3000' command is executed.
14:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
14:56:09 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
14:56:09 INFO  : Context for 'APU' is selected.
14:56:10 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
14:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:10 INFO  : Context for 'APU' is selected.
14:56:17 INFO  : 'ps7_init' command is executed.
14:56:17 INFO  : 'ps7_post_config' command is executed.
14:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:23 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:23 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:24 INFO  : Memory regions updated for context APU
14:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:24 INFO  : 'con' command is executed.
14:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

14:56:24 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
14:59:34 INFO  : Disconnected from the channel tcfchan#1.
15:00:13 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
15:00:14 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
15:00:14 INFO  : 'jtag frequency' command is executed.
15:00:14 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:14 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : System reset is completed.
15:00:18 INFO  : 'after 3000' command is executed.
15:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
15:00:54 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
15:00:54 INFO  : Context for 'APU' is selected.
15:01:02 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
15:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:02 INFO  : Context for 'APU' is selected.
15:01:11 INFO  : 'ps7_init' command is executed.
15:01:11 INFO  : 'ps7_post_config' command is executed.
15:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:18 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:18 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:19 INFO  : Memory regions updated for context APU
15:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:20 INFO  : 'con' command is executed.
15:01:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

15:01:20 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
15:14:45 INFO  : Disconnected from the channel tcfchan#2.
15:14:46 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
15:14:47 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
15:14:47 INFO  : 'jtag frequency' command is executed.
15:14:47 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:47 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : System reset is completed.
15:14:50 INFO  : 'after 3000' command is executed.
15:14:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
15:15:43 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
15:15:44 INFO  : Context for 'APU' is selected.
15:15:44 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
15:15:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:44 INFO  : Context for 'APU' is selected.
15:15:53 INFO  : 'ps7_init' command is executed.
15:15:54 INFO  : 'ps7_post_config' command is executed.
15:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:01 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:01 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:03 INFO  : Memory regions updated for context APU
15:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:03 INFO  : 'con' command is executed.
15:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

15:16:03 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
15:18:09 INFO  : Disconnected from the channel tcfchan#3.
15:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
15:18:10 INFO  : 'fpga -state' command is executed.
15:18:11 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
15:18:12 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
15:18:12 INFO  : 'jtag frequency' command is executed.
15:18:12 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:12 INFO  : Context for 'APU' is selected.
15:18:12 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
15:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:12 INFO  : Context for 'APU' is selected.
15:18:12 INFO  : 'stop' command is executed.
15:18:22 INFO  : 'ps7_init' command is executed.
15:18:23 INFO  : 'ps7_post_config' command is executed.
15:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:26 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:26 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:28 INFO  : Memory regions updated for context APU
15:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:28 INFO  : 'con' command is executed.
15:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

15:18:28 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
15:20:56 INFO  : Disconnected from the channel tcfchan#5.
15:20:58 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
15:20:58 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
15:20:58 INFO  : 'jtag frequency' command is executed.
15:20:59 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:59 INFO  : Context for 'APU' is selected.
15:20:59 INFO  : System reset is completed.
15:21:02 INFO  : 'after 3000' command is executed.
15:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
15:21:42 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
15:21:42 INFO  : Context for 'APU' is selected.
15:21:43 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
15:21:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:43 INFO  : Context for 'APU' is selected.
15:21:51 INFO  : 'ps7_init' command is executed.
15:21:51 INFO  : 'ps7_post_config' command is executed.
15:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:53 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:53 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:54 INFO  : Memory regions updated for context APU
15:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:55 INFO  : 'con' command is executed.
15:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

15:21:55 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
15:28:58 INFO  : Disconnected from the channel tcfchan#6.
15:28:59 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
15:29:00 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
15:29:00 INFO  : 'jtag frequency' command is executed.
15:29:00 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:00 INFO  : Context for 'APU' is selected.
15:29:03 INFO  : System reset is completed.
15:29:06 INFO  : 'after 3000' command is executed.
15:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
15:30:01 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
15:30:02 INFO  : Context for 'APU' is selected.
15:30:02 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
15:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:02 INFO  : Context for 'APU' is selected.
15:30:13 INFO  : 'ps7_init' command is executed.
15:30:14 INFO  : 'ps7_post_config' command is executed.
15:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:16 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:17 INFO  : Memory regions updated for context APU
15:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:17 INFO  : 'con' command is executed.
15:30:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

15:30:18 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
15:35:03 INFO  : Disconnected from the channel tcfchan#7.
16:24:45 INFO  : Registering command handlers for SDK TCF services
16:24:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
16:25:03 INFO  : XSCT server has started successfully.
16:25:03 INFO  : Successfully done setting XSCT server connection channel  
16:25:07 INFO  : Successfully done setting SDK workspace  
16:25:07 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
16:25:07 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
16:25:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1660128163057,  Project:1658739161063
16:25:27 INFO  : The hardware specification for project 'designLS_wrapper_hw_platform_3' is different from D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
16:25:30 INFO  : Copied contents of D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf into \designLS_wrapper_hw_platform_3\system.hdf.
16:25:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:25:42 INFO  : Clearing existing target manager status.
16:25:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:25:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:48:44 INFO  : Inferring section assignments and sizes from elf file: D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\LS_SDK\Debug\LS_SDK.elf
16:49:26 INFO  : Successfully generated D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\LS_SDK\src\lscript.ld.
16:49:26 INFO  : Applying linker script to all configurations of project LS_SDK.
16:49:26 INFO  : Setting rebuild state to true for all configurations of project LS_SDK.
16:51:42 ERROR : Failed to redirect connection to hardware server on host '192.168.33.153' and port '3121'.
Reason: A connection attempt failed because the connected party did not properly respond after a period of time, or established connection failed because connected host has failed to respond
16:51:42 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
----------------End of Script----------------

16:52:33 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:52:36 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:52:36 INFO  : 'jtag frequency' command is executed.
16:52:36 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:36 INFO  : Context for 'APU' is selected.
16:52:36 INFO  : System reset is completed.
16:52:39 INFO  : 'after 3000' command is executed.
16:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:52:48 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:52:48 INFO  : Context for 'APU' is selected.
16:52:48 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:48 INFO  : Context for 'APU' is selected.
16:52:53 INFO  : 'ps7_init' command is executed.
16:52:53 INFO  : 'ps7_post_config' command is executed.
16:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:54 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:54 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:55 INFO  : Memory regions updated for context APU
16:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:55 INFO  : 'con' command is executed.
16:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:52:55 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:54:04 INFO  : Disconnected from the channel tcfchan#2.
16:54:05 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:54:05 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:54:05 INFO  : 'jtag frequency' command is executed.
16:54:05 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:05 INFO  : Context for 'APU' is selected.
16:54:06 INFO  : System reset is completed.
16:54:09 INFO  : 'after 3000' command is executed.
16:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:54:26 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:54:26 INFO  : Context for 'APU' is selected.
16:54:31 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:31 INFO  : Context for 'APU' is selected.
16:54:42 INFO  : 'ps7_init' command is executed.
16:54:42 INFO  : 'ps7_post_config' command is executed.
16:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:44 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:44 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:44 INFO  : Memory regions updated for context APU
16:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:45 INFO  : 'con' command is executed.
16:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:54:45 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:56:03 INFO  : Disconnected from the channel tcfchan#3.
16:56:05 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:56:05 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:56:05 INFO  : 'jtag frequency' command is executed.
16:56:05 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:06 INFO  : Context for 'APU' is selected.
16:56:06 INFO  : System reset is completed.
16:56:09 INFO  : 'after 3000' command is executed.
16:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:56:23 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:56:23 INFO  : Context for 'APU' is selected.
16:56:24 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:24 INFO  : Context for 'APU' is selected.
16:56:32 INFO  : 'ps7_init' command is executed.
16:56:32 INFO  : 'ps7_post_config' command is executed.
16:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:33 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:33 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:34 INFO  : Memory regions updated for context APU
16:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:34 INFO  : 'con' command is executed.
16:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:56:34 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:57:33 INFO  : Disconnected from the channel tcfchan#4.
16:57:34 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:57:35 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:57:35 INFO  : 'jtag frequency' command is executed.
16:57:35 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:35 INFO  : Context for 'APU' is selected.
16:57:36 INFO  : System reset is completed.
16:57:39 INFO  : 'after 3000' command is executed.
16:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:57:51 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:57:51 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:51 INFO  : Context for 'APU' is selected.
16:58:01 INFO  : 'ps7_init' command is executed.
16:58:01 INFO  : 'ps7_post_config' command is executed.
16:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:02 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:02 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:03 INFO  : Memory regions updated for context APU
16:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:03 INFO  : 'con' command is executed.
16:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:58:03 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
17:00:02 INFO  : Disconnected from the channel tcfchan#5.
17:00:03 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
17:00:04 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
17:00:04 INFO  : 'jtag frequency' command is executed.
17:00:04 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:04 INFO  : Context for 'APU' is selected.
17:00:04 INFO  : System reset is completed.
17:00:08 INFO  : 'after 3000' command is executed.
17:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
17:00:21 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
17:00:21 INFO  : Context for 'APU' is selected.
17:00:22 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
17:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:22 INFO  : Context for 'APU' is selected.
17:00:36 INFO  : 'ps7_init' command is executed.
17:00:36 INFO  : 'ps7_post_config' command is executed.
17:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:38 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:38 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:39 INFO  : Memory regions updated for context APU
17:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:39 INFO  : 'con' command is executed.
17:00:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

17:00:39 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
17:20:39 INFO  : Disconnected from the channel tcfchan#6.
21:35:13 INFO  : Registering command handlers for SDK TCF services
21:35:15 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
21:35:33 INFO  : XSCT server has started successfully.
21:35:35 INFO  : Successfully done setting XSCT server connection channel  
21:35:35 INFO  : Successfully done setting SDK workspace  
21:35:35 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
21:35:35 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
21:37:34 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:37:36 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:37:36 INFO  : 'jtag frequency' command is executed.
21:37:36 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:36 INFO  : Context for 'APU' is selected.
21:37:36 INFO  : System reset is completed.
21:37:39 INFO  : 'after 3000' command is executed.
21:37:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:37:51 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:37:51 INFO  : Context for 'APU' is selected.
21:37:51 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
21:37:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:51 INFO  : Context for 'APU' is selected.
21:37:58 INFO  : 'ps7_init' command is executed.
21:37:58 INFO  : 'ps7_post_config' command is executed.
21:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:59 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:00 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:00 INFO  : Memory regions updated for context APU
21:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:01 INFO  : 'con' command is executed.
21:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

21:38:01 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
21:39:15 INFO  : Disconnected from the channel tcfchan#1.
21:43:36 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:43:37 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:43:37 INFO  : 'jtag frequency' command is executed.
21:43:37 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:37 INFO  : Context for 'APU' is selected.
21:43:38 INFO  : System reset is completed.
21:43:41 INFO  : 'after 3000' command is executed.
21:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:44:00 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:44:00 INFO  : Context for 'APU' is selected.
21:44:04 ERROR : The application has run out of memory
21:44:04 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

21:44:32 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:44:32 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:44:32 INFO  : 'jtag frequency' command is executed.
21:44:32 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:32 INFO  : Context for 'APU' is selected.
21:44:33 INFO  : System reset is completed.
21:44:36 INFO  : 'after 3000' command is executed.
21:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:44:56 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:44:57 INFO  : Context for 'APU' is selected.
21:44:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened

21:44:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:44:57 ERROR : ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:44:57 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

21:45:23 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:45:24 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:45:24 INFO  : 'jtag frequency' command is executed.
21:45:24 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:24 INFO  : Context for 'APU' is selected.
21:45:24 INFO  : System reset is completed.
21:45:27 INFO  : 'after 3000' command is executed.
21:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:45:50 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:45:50 INFO  : Context for 'APU' is selected.
21:45:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:45:50 ERROR : ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:45:50 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

21:48:43 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:48:44 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:48:44 INFO  : 'jtag frequency' command is executed.
21:48:44 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:44 INFO  : Context for 'APU' is selected.
21:48:44 INFO  : System reset is completed.
21:48:47 INFO  : 'after 3000' command is executed.
21:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:49:05 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:49:05 INFO  : Context for 'APU' is selected.
21:49:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:49:05 ERROR : ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:49:05 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

21:50:28 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:50:28 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:50:28 INFO  : 'jtag frequency' command is executed.
21:50:28 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:28 INFO  : Context for 'APU' is selected.
21:50:29 INFO  : System reset is completed.
21:50:32 INFO  : 'after 3000' command is executed.
21:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:50:52 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:50:52 INFO  : Context for 'APU' is selected.
21:50:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

21:50:52 ERROR : ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:50:52 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

21:57:14 INFO  : Registering command handlers for SDK TCF services
21:57:15 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
21:57:24 INFO  : XSCT server has started successfully.
21:57:24 INFO  : Successfully done setting XSCT server connection channel  
21:57:25 INFO  : Successfully done setting SDK workspace  
21:57:25 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
21:57:26 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
21:59:14 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
21:59:15 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
21:59:15 INFO  : 'jtag frequency' command is executed.
21:59:15 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:15 INFO  : Context for 'APU' is selected.
21:59:15 INFO  : System reset is completed.
21:59:18 INFO  : 'after 3000' command is executed.
21:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
21:59:34 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
21:59:34 INFO  : Context for 'APU' is selected.
21:59:34 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
21:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:34 INFO  : Context for 'APU' is selected.
21:59:40 INFO  : 'ps7_init' command is executed.
21:59:41 INFO  : 'ps7_post_config' command is executed.
21:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:42 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:42 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:42 INFO  : Memory regions updated for context APU
21:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:43 INFO  : 'con' command is executed.
21:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

21:59:43 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
22:05:13 INFO  : Disconnected from the channel tcfchan#1.
23:40:35 WARN  : Couldn't find target with name: Zedboard
23:40:47 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
23:40:48 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
23:40:48 INFO  : 'jtag frequency' command is executed.
23:40:48 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:48 INFO  : Context for 'APU' is selected.
23:40:49 INFO  : System reset is completed.
23:40:52 INFO  : 'after 3000' command is executed.
23:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
23:40:54 ERROR : 'fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit' is cancelled.
23:40:54 INFO  : Issued abort command to xsdb.
23:40:54 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit' is cancelled.
23:40:54 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
----------------End of Script----------------

23:41:04 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
23:41:05 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
23:41:05 INFO  : 'jtag frequency' command is executed.
23:41:05 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:05 INFO  : Context for 'APU' is selected.
23:41:05 INFO  : System reset is completed.
23:41:08 INFO  : 'after 3000' command is executed.
23:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
23:41:15 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
23:41:15 INFO  : Context for 'APU' is selected.
23:41:20 ERROR : The application has run out of memory
23:41:20 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

23:50:22 INFO  : Registering command handlers for SDK TCF services
23:50:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
23:50:44 INFO  : XSCT server has started successfully.
23:50:50 INFO  : Successfully done setting XSCT server connection channel  
23:50:51 INFO  : Successfully done setting SDK workspace  
23:50:51 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
23:50:51 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
00:03:23 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
00:03:24 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
00:03:24 INFO  : 'jtag frequency' command is executed.
00:03:24 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:24 INFO  : Context for 'APU' is selected.
00:03:25 INFO  : System reset is completed.
00:03:28 INFO  : 'after 3000' command is executed.
00:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
00:03:33 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
00:03:33 INFO  : Context for 'APU' is selected.
00:03:33 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
00:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:33 INFO  : Context for 'APU' is selected.
00:03:39 INFO  : 'ps7_init' command is executed.
00:03:39 INFO  : 'ps7_post_config' command is executed.
00:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:40 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:40 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:41 INFO  : Memory regions updated for context APU
00:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:41 INFO  : 'con' command is executed.
00:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

00:03:41 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
00:08:06 INFO  : Disconnected from the channel tcfchan#1.
00:08:07 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
00:08:08 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
00:08:08 INFO  : 'jtag frequency' command is executed.
00:08:08 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:08 INFO  : Context for 'APU' is selected.
00:08:09 INFO  : System reset is completed.
00:08:12 INFO  : 'after 3000' command is executed.
00:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
00:08:16 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
00:08:16 INFO  : Context for 'APU' is selected.
00:08:21 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
00:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:22 INFO  : Context for 'APU' is selected.
00:08:28 INFO  : 'ps7_init' command is executed.
00:08:28 INFO  : 'ps7_post_config' command is executed.
00:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:29 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:29 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:29 INFO  : Memory regions updated for context APU
00:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:29 INFO  : 'con' command is executed.
00:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

00:08:29 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
00:10:28 INFO  : Disconnected from the channel tcfchan#2.
00:10:29 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
00:10:30 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
00:10:30 INFO  : 'jtag frequency' command is executed.
00:10:30 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:30 INFO  : Context for 'APU' is selected.
00:10:31 INFO  : System reset is completed.
00:10:34 INFO  : 'after 3000' command is executed.
00:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
00:10:38 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
00:10:38 INFO  : Context for 'APU' is selected.
00:10:38 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
00:10:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:38 INFO  : Context for 'APU' is selected.
00:10:45 INFO  : 'ps7_init' command is executed.
00:10:45 INFO  : 'ps7_post_config' command is executed.
00:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:46 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:46 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:46 INFO  : Memory regions updated for context APU
00:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:46 INFO  : 'con' command is executed.
00:10:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

00:10:46 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
01:02:46 INFO  : Disconnected from the channel tcfchan#3.
11:18:15 INFO  : Registering command handlers for SDK TCF services
11:18:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
11:18:40 INFO  : XSCT server has started successfully.
11:18:40 INFO  : Successfully done setting XSCT server connection channel  
11:18:46 INFO  : Successfully done setting SDK workspace  
11:18:46 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
11:18:47 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
11:44:11 INFO  : Inferring section assignments and sizes from elf file: D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\LS_SDK\Debug\LS_SDK.elf
11:44:34 INFO  : Successfully generated D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\LS_SDK\src\lscript.ld.
11:44:34 INFO  : Applying linker script to all configurations of project LS_SDK.
11:44:34 INFO  : Setting rebuild state to true for all configurations of project LS_SDK.
11:46:51 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
11:46:54 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
11:46:54 INFO  : 'jtag frequency' command is executed.
11:46:54 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:54 INFO  : Context for 'APU' is selected.
11:46:54 INFO  : System reset is completed.
11:46:58 INFO  : 'after 3000' command is executed.
11:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
11:47:05 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
11:47:05 INFO  : Context for 'APU' is selected.
11:47:05 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
11:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:06 INFO  : Context for 'APU' is selected.
11:47:11 INFO  : 'ps7_init' command is executed.
11:47:11 INFO  : 'ps7_post_config' command is executed.
11:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:12 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:12 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:12 INFO  : Memory regions updated for context APU
11:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:13 INFO  : 'con' command is executed.
11:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

11:47:13 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
11:52:12 INFO  : Disconnected from the channel tcfchan#1.
11:52:13 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
11:52:14 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
11:52:14 INFO  : 'jtag frequency' command is executed.
11:52:14 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:14 INFO  : Context for 'APU' is selected.
11:52:14 INFO  : System reset is completed.
11:52:17 INFO  : 'after 3000' command is executed.
11:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
11:52:24 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
11:52:24 INFO  : Context for 'APU' is selected.
11:52:32 ERROR : The application has run out of memory
11:52:32 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

11:53:00 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
11:53:01 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
11:53:01 INFO  : 'jtag frequency' command is executed.
11:53:01 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:01 INFO  : Context for 'APU' is selected.
11:53:01 INFO  : System reset is completed.
11:53:04 INFO  : 'after 3000' command is executed.
11:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
11:53:11 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
11:53:11 INFO  : Context for 'APU' is selected.
11:53:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened

11:53:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

11:53:11 ERROR : ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:53:11 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

11:54:41 INFO  : Registering command handlers for SDK TCF services
11:54:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
11:55:00 INFO  : XSCT server has started successfully.
11:55:00 INFO  : Successfully done setting XSCT server connection channel  
11:55:06 INFO  : Successfully done setting SDK workspace  
11:55:06 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
11:55:06 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
11:55:50 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
11:55:52 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
11:55:52 INFO  : 'jtag frequency' command is executed.
11:55:52 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:52 INFO  : Context for 'APU' is selected.
11:55:53 INFO  : System reset is completed.
11:55:56 INFO  : 'after 3000' command is executed.
11:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
11:56:01 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
11:56:01 INFO  : Context for 'APU' is selected.
11:56:01 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
11:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:01 INFO  : Context for 'APU' is selected.
11:56:07 INFO  : 'ps7_init' command is executed.
11:56:08 INFO  : 'ps7_post_config' command is executed.
11:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:08 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:09 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:10 INFO  : Memory regions updated for context APU
11:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:11 INFO  : 'con' command is executed.
11:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

11:56:11 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
12:00:37 INFO  : Disconnected from the channel tcfchan#1.
12:01:53 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
12:01:55 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
12:01:55 INFO  : 'jtag frequency' command is executed.
12:01:55 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:55 INFO  : Context for 'APU' is selected.
12:01:55 INFO  : System reset is completed.
12:01:58 INFO  : 'after 3000' command is executed.
12:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
12:02:01 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
12:02:02 INFO  : Context for 'APU' is selected.
12:02:09 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
12:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:09 INFO  : Context for 'APU' is selected.
12:02:15 INFO  : 'ps7_init' command is executed.
12:02:15 INFO  : 'ps7_post_config' command is executed.
12:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:16 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:16 INFO  : Memory regions updated for context APU
12:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:17 INFO  : 'con' command is executed.
12:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

12:02:17 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
12:03:40 INFO  : Disconnected from the channel tcfchan#2.
13:04:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
13:04:14 INFO  : Registering command handlers for SDK TCF services
13:04:25 INFO  : XSCT server has started successfully.
13:04:28 INFO  : Successfully done setting XSCT server connection channel  
13:04:28 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
13:04:28 INFO  : Successfully done setting SDK workspace  
13:04:28 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
13:04:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1660287160441,  Project:1660128163057
13:04:47 INFO  : The hardware specification for project 'designLS_wrapper_hw_platform_3' is different from D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
13:04:49 INFO  : Copied contents of D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf into \designLS_wrapper_hw_platform_3\system.hdf.
13:05:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:05:02 INFO  : Clearing existing target manager status.
13:05:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:05:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:08:33 INFO  : Inferring section assignments and sizes from elf file: D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\LS_SDK\Debug\LS_SDK.elf
13:08:52 INFO  : Successfully generated D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\LS_SDK\src\lscript.ld.
13:08:52 INFO  : Applying linker script to all configurations of project LS_SDK.
13:08:52 INFO  : Setting rebuild state to true for all configurations of project LS_SDK.
13:09:33 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:09:36 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:09:36 INFO  : 'jtag frequency' command is executed.
13:09:36 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:36 INFO  : Context for 'APU' is selected.
13:09:37 INFO  : System reset is completed.
13:09:40 INFO  : 'after 3000' command is executed.
13:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:09:59 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
13:09:59 INFO  : Context for 'APU' is selected.
13:09:59 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
13:09:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:59 INFO  : Context for 'APU' is selected.
13:10:03 INFO  : 'ps7_init' command is executed.
13:10:04 INFO  : 'ps7_post_config' command is executed.
13:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:04 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:10:04 INFO  : Memory regions updated for context APU
13:10:04 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
13:10:22 INFO  : Disconnected from the channel tcfchan#1.
13:12:10 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:12:11 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:12:11 INFO  : 'jtag frequency' command is executed.
13:12:11 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:11 INFO  : Context for 'APU' is selected.
13:12:11 INFO  : System reset is completed.
13:12:14 INFO  : 'after 3000' command is executed.
13:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:12:25 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
13:12:25 INFO  : Context for 'APU' is selected.
13:12:30 ERROR : The application has run out of memory
13:12:30 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

13:12:38 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:12:39 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:12:39 INFO  : 'jtag frequency' command is executed.
13:12:39 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:39 INFO  : Context for 'APU' is selected.
13:12:39 INFO  : System reset is completed.
13:12:42 INFO  : 'after 3000' command is executed.
13:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:12:44 ERROR : 'fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit' is cancelled.
13:12:44 INFO  : Issued abort command to xsdb.
13:12:44 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit' is cancelled.
13:12:44 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
----------------End of Script----------------

13:12:50 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:12:50 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:12:50 INFO  : 'jtag frequency' command is executed.
13:12:50 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:50 INFO  : Context for 'APU' is selected.
13:12:50 INFO  : System reset is completed.
13:12:54 INFO  : 'after 3000' command is executed.
13:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:13:06 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
13:13:07 INFO  : Context for 'APU' is selected.
13:13:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf is already opened

13:13:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

13:13:07 ERROR : ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

13:13:07 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

13:14:26 INFO  : Registering command handlers for SDK TCF services
13:14:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
13:14:41 INFO  : XSCT server has started successfully.
13:14:41 INFO  : Successfully done setting XSCT server connection channel  
13:14:43 INFO  : Successfully done setting SDK workspace  
13:14:43 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
13:14:43 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
13:15:12 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:15:14 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:15:14 INFO  : 'jtag frequency' command is executed.
13:15:14 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:14 INFO  : Context for 'APU' is selected.
13:15:14 INFO  : System reset is completed.
13:15:17 INFO  : 'after 3000' command is executed.
13:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:15:27 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
13:15:27 INFO  : Context for 'APU' is selected.
13:15:28 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
13:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:28 INFO  : Context for 'APU' is selected.
13:15:32 INFO  : 'ps7_init' command is executed.
13:15:32 INFO  : 'ps7_post_config' command is executed.
13:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:35 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:35 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:36 INFO  : Memory regions updated for context APU
13:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:36 INFO  : 'con' command is executed.
13:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

13:15:36 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
13:27:13 INFO  : Disconnected from the channel tcfchan#1.
13:31:20 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:31:21 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:31:21 INFO  : 'jtag frequency' command is executed.
13:31:21 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:21 INFO  : Context for 'APU' is selected.
13:31:22 INFO  : System reset is completed.
13:31:25 INFO  : 'after 3000' command is executed.
13:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:31:35 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
13:31:35 INFO  : Context for 'APU' is selected.
13:31:40 ERROR : The application has run out of memory
13:31:40 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

13:32:32 INFO  : Launching XSCT server: xsct.bat -interactive D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\temp_xsdb_launch_script.tcl
13:32:32 INFO  : Registering command handlers for SDK TCF services
13:32:42 INFO  : XSCT server has started successfully.
13:32:42 INFO  : Successfully done setting XSCT server connection channel  
13:32:44 INFO  : Successfully done setting SDK workspace  
13:32:44 INFO  : Processing command line option -hwspec D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper.hdf.
13:32:46 INFO  : Checking for hwspec changes in the project designLS_wrapper_hw_platform_3.
13:35:28 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
13:35:29 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
13:35:29 INFO  : 'jtag frequency' command is executed.
13:35:29 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:29 INFO  : Context for 'APU' is selected.
13:35:29 INFO  : System reset is completed.
13:35:32 INFO  : 'after 3000' command is executed.
13:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
13:35:43 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
13:35:43 INFO  : Context for 'APU' is selected.
13:35:43 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
13:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:43 INFO  : Context for 'APU' is selected.
13:35:48 INFO  : 'ps7_init' command is executed.
13:35:48 INFO  : 'ps7_post_config' command is executed.
13:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:51 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:51 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:52 INFO  : Memory regions updated for context APU
13:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:52 INFO  : 'con' command is executed.
13:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

13:35:52 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
13:38:08 INFO  : Disconnected from the channel tcfchan#1.
16:24:36 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:24:37 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:24:37 INFO  : 'jtag frequency' command is executed.
16:24:37 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:37 INFO  : Context for 'APU' is selected.
16:24:38 INFO  : System reset is completed.
16:24:41 INFO  : 'after 3000' command is executed.
16:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:24:51 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:24:51 INFO  : Context for 'APU' is selected.
16:24:59 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:59 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : 'ps7_init' command is executed.
16:25:04 INFO  : 'ps7_post_config' command is executed.
16:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:07 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:07 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:08 INFO  : Memory regions updated for context APU
16:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:08 INFO  : 'con' command is executed.
16:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:25:08 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:36:06 INFO  : Disconnected from the channel tcfchan#2.
16:36:07 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:36:08 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:36:08 INFO  : 'jtag frequency' command is executed.
16:36:08 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:08 INFO  : Context for 'APU' is selected.
16:36:09 INFO  : System reset is completed.
16:36:12 INFO  : 'after 3000' command is executed.
16:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:36:25 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:36:25 INFO  : Context for 'APU' is selected.
16:36:25 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:26 INFO  : Context for 'APU' is selected.
16:36:31 INFO  : 'ps7_init' command is executed.
16:36:31 INFO  : 'ps7_post_config' command is executed.
16:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:36 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:36 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:36 INFO  : Memory regions updated for context APU
16:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:37 INFO  : 'con' command is executed.
16:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:36:37 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:40:35 INFO  : Disconnected from the channel tcfchan#3.
16:40:36 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:40:37 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:40:37 INFO  : 'jtag frequency' command is executed.
16:40:37 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:37 INFO  : Context for 'APU' is selected.
16:40:37 INFO  : System reset is completed.
16:40:40 INFO  : 'after 3000' command is executed.
16:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:40:52 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:40:52 INFO  : Context for 'APU' is selected.
16:40:52 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:53 INFO  : Context for 'APU' is selected.
16:40:57 INFO  : 'ps7_init' command is executed.
16:40:57 INFO  : 'ps7_post_config' command is executed.
16:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:01 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:01 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:02 INFO  : Memory regions updated for context APU
16:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:02 INFO  : 'con' command is executed.
16:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:41:02 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:45:29 INFO  : Disconnected from the channel tcfchan#4.
16:49:50 INFO  : Connected through redirection to target on host '192.168.33.153' and port '3121'.
16:49:51 INFO  : Jtag cable 'Digilent Zed 210248A39C95' is selected.
16:49:51 INFO  : 'jtag frequency' command is executed.
16:49:51 INFO  : Sourcing of 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:51 INFO  : Context for 'APU' is selected.
16:49:51 INFO  : System reset is completed.
16:49:54 INFO  : 'after 3000' command is executed.
16:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1' command is executed.
16:50:05 INFO  : FPGA configured successfully with bitstream "D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit"
16:50:05 INFO  : Context for 'APU' is selected.
16:50:05 INFO  : Hardware design information is loaded from 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf'.
16:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:05 INFO  : Context for 'APU' is selected.
16:50:10 INFO  : 'ps7_init' command is executed.
16:50:11 INFO  : 'ps7_post_config' command is executed.
16:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:14 INFO  : The application 'D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:14 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.33.153:3121]
source D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C95" && level==0} -index 1
fpga -file D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/designLS_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
loadhw -hw D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/designLS_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
dow D:/IIIT-D/Channel_Estimation/design_impl/least_squares/least_squares.sdk/LS_SDK/Debug/LS_SDK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:15 INFO  : Memory regions updated for context APU
16:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:15 INFO  : 'con' command is executed.
16:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C95"} -index 0
con
----------------End of Script----------------

16:50:15 INFO  : Launch script is exported to file 'D:\IIIT-D\Channel_Estimation\design_impl\least_squares\least_squares.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ls_sdk.elf_on_zedboard.tcl'
16:58:25 INFO  : Disconnected from the channel tcfchan#5.
