<stg><name>filter</name>


<trans_list>

<trans id="329" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:1 %i_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P, i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry_ifconv:44 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
entry_ifconv:45 %zext_ln104 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:46 %input_addr = getelementptr i32 %input_r, i64, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:47 %input_load = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:96 %icmp_ln105 = icmp_eq  i8 %i_1, i8

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:97 %add_ln107 = add i9, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="9">
<![CDATA[
entry_ifconv:98 %zext_ln107 = zext i9 %add_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:99 %input_addr_1 = getelementptr i32 %input_r, i64, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:100 %input_load_1 = load i9 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:47 %input_load = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:100 %input_load_1 = load i9 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:48 %d = fpext i32 %input_load

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:101 %d_1 = fpext i32 %input_load_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:48 %d = fpext i32 %input_load

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:49 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:50 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:51 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:52 %exp_tmp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32, i32

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:54 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:59 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:101 %d_1 = fpext i32 %input_load_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:102 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:103 %trunc_ln555_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln555_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:105 %exp_tmp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32, i32

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:107 %trunc_ln565_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:112 %icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_1, i63

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:53 %zext_ln455 = zext i11 %exp_tmp_V

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:55 %p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:56 %zext_ln569 = zext i53 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:57 %man_V_1 = sub i54, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:58 %select_ln570 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:60 %F2 = sub i12, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:61 %icmp_ln581 = icmp_sgt  i12 %F2, i12

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:62 %add_ln581 = add i12, i12 %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:63 %sub_ln581 = sub i12, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:66 %icmp_ln582 = icmp_eq  i12 %F2, i12

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:67 %trunc_ln583 = trunc i54 %select_ln570

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:106 %zext_ln455_1 = zext i11 %exp_tmp_V_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:108 %p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln565_1

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:109 %zext_ln569_1 = zext i53 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:110 %man_V_3 = sub i54, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:111 %select_ln570_1 = select i1 %p_Result_2, i54 %man_V_3, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:113 %F2_1 = sub i12, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:114 %icmp_ln581_1 = icmp_sgt  i12 %F2_1, i12

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:115 %add_ln581_1 = add i12, i12 %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:116 %sub_ln581_1 = sub i12, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:119 %icmp_ln582_1 = icmp_eq  i12 %F2_1, i12

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:120 %trunc_ln583_1 = trunc i54 %select_ln570_1

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %or_ln571 = or i1 %icmp_ln105, i1 %icmp_ln571_1

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:64 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:68 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:69 %tmp_11 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:70 %icmp_ln603 = icmp_eq  i7 %tmp_11, i7

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="12">
<![CDATA[
entry_ifconv:71 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="54" op_0_bw="6">
<![CDATA[
entry_ifconv:72 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:73 %ashr_ln586 = ashr i54 %select_ln570, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:74 %trunc_ln586_1 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %xor_ln571 = xor i1 %icmp_ln571, i1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:81 %select_ln582 = select i1 %and_ln582, i32 %trunc_ln583, i32

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %xor_ln582 = xor i1 %or_ln582, i1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:86 %select_ln585 = select i1 %and_ln585, i32 %trunc_ln586_1, i32 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:117 %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:121 %icmp_ln585_1 = icmp_ult  i12 %sh_amt_1, i12

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:122 %tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:123 %icmp_ln603_1 = icmp_eq  i7 %tmp_14, i7

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="12">
<![CDATA[
entry_ifconv:124 %trunc_ln586_2 = trunc i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="54" op_0_bw="6">
<![CDATA[
entry_ifconv:125 %zext_ln586_1 = zext i6 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:126 %ashr_ln586_1 = ashr i54 %select_ln570_1, i54 %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:127 %trunc_ln586_3 = trunc i54 %ashr_ln586_1

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %xor_ln571_1 = xor i1 %or_ln571, i1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %and_ln582_1 = and i1 %icmp_ln582_1, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:135 %select_ln582_1 = select i1 %and_ln582_1, i32 %trunc_ln583_1, i32

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %or_ln582_1 = or i1 %or_ln571, i1 %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %xor_ln582_1 = xor i1 %or_ln582_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %and_ln581_1 = and i1 %icmp_ln581_1, i1 %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:140 %select_ln585_2 = select i1 %and_ln585_2, i32 %trunc_ln586_3, i32 %select_ln582_1

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:65 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:75 %bitcast_ln702 = bitcast i32 %input_load

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:77 %select_ln588 = select i1 %tmp_12, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:78 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %xor_ln585 = xor i1 %icmp_ln585, i1

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88 %and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:89 %select_ln585_1 = select i1 %and_ln585_1, i32 %select_ln588, i32 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %xor_ln581 = xor i1 %or_ln581, i1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %select_ln585_1

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:94 %select_ln571 = select i1 %icmp_ln571, i32, i32 %select_ln603

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:118 %sext_ln581_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:128 %bitcast_ln702_2 = bitcast i32 %input_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln702_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:129 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_2, i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %select_ln588_1 = select i1 %tmp_15, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:131 %shl_ln604_1 = shl i32 %trunc_ln583_1, i32 %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %xor_ln585_1 = xor i1 %icmp_ln585_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln585_3 = and i1 %and_ln581_1, i1 %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:143 %select_ln585_3 = select i1 %and_ln585_3, i32 %select_ln588_1, i32 %select_ln585_2

]]></Node>
<StgValue><ssdm name="select_ln585_3"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %xor_ln581_1 = xor i1 %or_ln581_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:147 %select_ln603_1 = select i1 %and_ln603_1, i32 %shl_ln604_1, i32 %select_ln585_3

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:148 %xor_ln105 = xor i1 %icmp_ln105, i1

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %and_ln571 = and i1 %icmp_ln571_1, i1 %xor_ln105

]]></Node>
<StgValue><ssdm name="and_ln571"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %select_ln571_1 = select i1 %and_ln571, i32, i32 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %shift_signal_even_V_0_load = load i32 %shift_signal_even_V_0

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_0_load"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:42 %shift_signal_odd_V_0_load = load i32 %shift_signal_odd_V_0

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_0_load"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:95 %store_ln205 = store i32 %select_ln571, i32 %shift_signal_even_V_0, i32 %shift_signal_even_V_0_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:151 %store_ln205 = store i32 %select_ln571_1, i32 %shift_signal_odd_V_0, i32 %shift_signal_odd_V_0_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="52" op_0_bw="32">
<![CDATA[
entry_ifconv:152 %sext_ln1118 = sext i32 %select_ln571

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:153 %mul_ln1118 = mul i52, i52 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:154 %sext_ln1118_1 = sext i32 %select_ln571_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:155 %mul_ln1118_1 = mul i54, i54 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:36 %shift_signal_even_V_1_load = load i32 %shift_signal_even_V_1

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_1_load"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:38 %shift_signal_odd_V_1_load = load i32 %shift_signal_odd_V_1

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_1_load"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:41 %store_ln205 = store i32 %shift_signal_even_V_0_load, i32 %shift_signal_even_V_1, i32 %shift_signal_even_V_1_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:43 %store_ln205 = store i32 %shift_signal_odd_V_0_load, i32 %shift_signal_odd_V_1, i32 %shift_signal_odd_V_1_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:153 %mul_ln1118 = mul i52, i52 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:155 %mul_ln1118_1 = mul i54, i54 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="55" op_0_bw="32">
<![CDATA[
entry_ifconv:159 %sext_ln1118_2 = sext i32 %shift_signal_even_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:160 %mul_ln1118_2 = mul i55, i55 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="55" op_0_bw="32">
<![CDATA[
entry_ifconv:161 %sext_ln1118_3 = sext i32 %shift_signal_odd_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:162 %mul_ln1118_3 = mul i55, i55 %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:172 %sext_ln1118_4 = sext i32 %shift_signal_even_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:173 %mul_ln1118_4 = mul i54, i54 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:174 %sext_ln1118_5 = sext i32 %shift_signal_odd_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:175 %mul_ln1118_5 = mul i54, i54 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:28 %shift_signal_even_V_3_load = load i32 %shift_signal_even_V_3

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_3_load"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:30 %shift_signal_odd_V_3_load = load i32 %shift_signal_odd_V_3

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_3_load"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %shift_signal_even_V_2_load = load i32 %shift_signal_even_V_2

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_2_load"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:33 %store_ln205 = store i32 %shift_signal_even_V_2_load, i32 %shift_signal_even_V_3, i32 %shift_signal_even_V_3_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:34 %shift_signal_odd_V_2_load = load i32 %shift_signal_odd_V_2

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_2_load"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:35 %store_ln205 = store i32 %shift_signal_odd_V_2_load, i32 %shift_signal_odd_V_3, i32 %shift_signal_odd_V_3_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:37 %store_ln205 = store i32 %shift_signal_even_V_1_load, i32 %shift_signal_even_V_2, i32 %shift_signal_even_V_2_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:39 %store_ln205 = store i32 %shift_signal_odd_V_1_load, i32 %shift_signal_odd_V_2, i32 %shift_signal_odd_V_2_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="52">
<![CDATA[
entry_ifconv:156 %sext_ln703 = sext i52 %mul_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:157 %add_ln1192 = add i54 %sext_ln703, i54 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:158 %trunc_ln4 = partselect i25 @_ssdm_op_PartSelect.i25.i54.i32.i32, i54 %add_ln1192, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:160 %mul_ln1118_2 = mul i55, i55 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:162 %mul_ln1118_3 = mul i55, i55 %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:173 %mul_ln1118_4 = mul i54, i54 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:175 %mul_ln1118_5 = mul i54, i54 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="56" op_0_bw="32">
<![CDATA[
entry_ifconv:183 %sext_ln1118_6 = sext i32 %shift_signal_even_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:184 %mul_ln1118_6 = mul i56, i56 %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="57" op_0_bw="32">
<![CDATA[
entry_ifconv:185 %sext_ln1118_7 = sext i32 %shift_signal_odd_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
entry_ifconv:186 %mul_ln1118_7 = mul i57, i57 %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="56" op_0_bw="55">
<![CDATA[
entry_ifconv:163 %sext_ln703_1 = sext i55 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="56" op_0_bw="55">
<![CDATA[
entry_ifconv:164 %sext_ln1192 = sext i55 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:165 %add_ln1192_1 = add i56 %sext_ln703_1, i56 %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="54" op_0_bw="54" op_1_bw="25" op_2_bw="29">
<![CDATA[
entry_ifconv:166 %tmp = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i25.i29, i25 %trunc_ln4, i29

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="56" op_0_bw="54">
<![CDATA[
entry_ifconv:167 %sext_ln1192_9 = sext i54 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:168 %add_ln1192_2 = add i56 %add_ln1192_1, i56 %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="27" op_0_bw="27" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:169 %tmp_16 = partselect i27 @_ssdm_op_PartSelect.i27.i56.i32.i32, i56 %add_ln1192_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="55" op_0_bw="54">
<![CDATA[
entry_ifconv:176 %sext_ln703_2 = sext i54 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="55" op_0_bw="54">
<![CDATA[
entry_ifconv:177 %sext_ln1192_1 = sext i54 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:178 %add_ln1192_3 = add i55 %sext_ln703_2, i55 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:184 %mul_ln1118_6 = mul i56, i56 %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
entry_ifconv:186 %mul_ln1118_7 = mul i57, i57 %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="58" op_0_bw="32">
<![CDATA[
entry_ifconv:194 %sext_ln1118_8 = sext i32 %shift_signal_even_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:195 %mul_ln1118_8 = mul i58, i58 %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="58" op_0_bw="32">
<![CDATA[
entry_ifconv:196 %sext_ln1118_9 = sext i32 %shift_signal_odd_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:197 %mul_ln1118_9 = mul i58, i58 %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:20 %shift_signal_even_V_5_load = load i32 %shift_signal_even_V_5

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_5_load"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:22 %shift_signal_odd_V_5_load = load i32 %shift_signal_odd_V_5

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_5_load"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:24 %shift_signal_even_V_4_load = load i32 %shift_signal_even_V_4

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_4_load"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:25 %store_ln205 = store i32 %shift_signal_even_V_4_load, i32 %shift_signal_even_V_5, i32 %shift_signal_even_V_5_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:26 %shift_signal_odd_V_4_load = load i32 %shift_signal_odd_V_4

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_4_load"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:27 %store_ln205 = store i32 %shift_signal_odd_V_4_load, i32 %shift_signal_odd_V_5, i32 %shift_signal_odd_V_5_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:29 %store_ln205 = store i32 %shift_signal_even_V_3_load, i32 %shift_signal_even_V_4, i32 %shift_signal_even_V_4_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:31 %store_ln205 = store i32 %shift_signal_odd_V_3_load, i32 %shift_signal_odd_V_4, i32 %shift_signal_odd_V_4_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="56" op_0_bw="56" op_1_bw="27" op_2_bw="29">
<![CDATA[
entry_ifconv:170 %tmp_17 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i27.i29, i27 %tmp_16, i29

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="61" op_0_bw="56">
<![CDATA[
entry_ifconv:171 %sext_ln728 = sext i56 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="61" op_0_bw="55">
<![CDATA[
entry_ifconv:179 %sext_ln728_1 = sext i55 %add_ln1192_3

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:180 %add_ln1192_4 = add i61 %sext_ln728_1, i61 %sext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:181 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:182 %and_ln728_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_2, i29

]]></Node>
<StgValue><ssdm name="and_ln728_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="58" op_0_bw="56">
<![CDATA[
entry_ifconv:187 %sext_ln703_3 = sext i56 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="58" op_0_bw="57">
<![CDATA[
entry_ifconv:188 %sext_ln1192_2 = sext i57 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:189 %add_ln1192_5 = add i58 %sext_ln703_3, i58 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="61" op_0_bw="58">
<![CDATA[
entry_ifconv:190 %sext_ln728_2 = sext i58 %add_ln1192_5

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:191 %add_ln1192_6 = add i61 %sext_ln728_2, i61 %and_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:192 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_6, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:195 %mul_ln1118_8 = mul i58, i58 %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:197 %mul_ln1118_9 = mul i58, i58 %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="59" op_0_bw="32">
<![CDATA[
entry_ifconv:205 %sext_ln1118_10 = sext i32 %shift_signal_even_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:206 %mul_ln1118_10 = mul i59, i59 %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="60" op_0_bw="32">
<![CDATA[
entry_ifconv:207 %sext_ln1118_11 = sext i32 %shift_signal_odd_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:208 %mul_ln1118_11 = mul i60, i60 %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:12 %shift_signal_even_V_7_load = load i32 %shift_signal_even_V_7

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_7_load"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:14 %shift_signal_odd_V_7_load = load i32 %shift_signal_odd_V_7

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_7_load"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:16 %shift_signal_even_V_6_load = load i32 %shift_signal_even_V_6

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_6_load"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:17 %store_ln205 = store i32 %shift_signal_even_V_6_load, i32 %shift_signal_even_V_7, i32 %shift_signal_even_V_7_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:18 %shift_signal_odd_V_6_load = load i32 %shift_signal_odd_V_6

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_6_load"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:19 %store_ln205 = store i32 %shift_signal_odd_V_6_load, i32 %shift_signal_odd_V_7, i32 %shift_signal_odd_V_7_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:21 %store_ln205 = store i32 %shift_signal_even_V_5_load, i32 %shift_signal_even_V_6, i32 %shift_signal_even_V_6_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:23 %store_ln205 = store i32 %shift_signal_odd_V_5_load, i32 %shift_signal_odd_V_6, i32 %shift_signal_odd_V_6_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:193 %and_ln728_2 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_3, i29

]]></Node>
<StgValue><ssdm name="and_ln728_2"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="59" op_0_bw="58">
<![CDATA[
entry_ifconv:198 %sext_ln703_4 = sext i58 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="59" op_0_bw="58">
<![CDATA[
entry_ifconv:199 %sext_ln1192_3 = sext i58 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:200 %add_ln1192_7 = add i59 %sext_ln703_4, i59 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="61" op_0_bw="59">
<![CDATA[
entry_ifconv:201 %sext_ln728_3 = sext i59 %add_ln1192_7

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:202 %add_ln1192_8 = add i61 %sext_ln728_3, i61 %and_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:203 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_8, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:206 %mul_ln1118_10 = mul i59, i59 %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:208 %mul_ln1118_11 = mul i60, i60 %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="60" op_0_bw="32">
<![CDATA[
entry_ifconv:215 %sext_ln1118_12 = sext i32 %shift_signal_even_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:216 %mul_ln1118_12 = mul i60, i60 %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="59" op_0_bw="32">
<![CDATA[
entry_ifconv:217 %sext_ln1118_13 = sext i32 %shift_signal_odd_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:218 %mul_ln1118_13 = mul i59, i59 %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="58" op_0_bw="32">
<![CDATA[
entry_ifconv:225 %sext_ln1118_14 = sext i32 %shift_signal_even_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:226 %mul_ln1118_14 = mul i58, i58 %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="58" op_0_bw="32">
<![CDATA[
entry_ifconv:227 %sext_ln1118_15 = sext i32 %shift_signal_odd_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:228 %mul_ln1118_15 = mul i58, i58 %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:4 %shift_signal_even_V_9_load = load i32 %shift_signal_even_V_9

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_9_load"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:6 %shift_signal_odd_V_9_load = load i32 %shift_signal_odd_V_9

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_9_load"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:8 %shift_signal_even_V_8_load = load i32 %shift_signal_even_V_8

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_8_load"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:9 %store_ln205 = store i32 %shift_signal_even_V_8_load, i32 %shift_signal_even_V_9, i32 %shift_signal_even_V_9_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:10 %shift_signal_odd_V_8_load = load i32 %shift_signal_odd_V_8

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_8_load"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:11 %store_ln205 = store i32 %shift_signal_odd_V_8_load, i32 %shift_signal_odd_V_9, i32 %shift_signal_odd_V_9_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:13 %store_ln205 = store i32 %shift_signal_even_V_7_load, i32 %shift_signal_even_V_8, i32 %shift_signal_even_V_8_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:15 %store_ln205 = store i32 %shift_signal_odd_V_7_load, i32 %shift_signal_odd_V_8, i32 %shift_signal_odd_V_8_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:204 %and_ln728_3 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_4, i29

]]></Node>
<StgValue><ssdm name="and_ln728_3"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="61" op_0_bw="59">
<![CDATA[
entry_ifconv:209 %sext_ln703_5 = sext i59 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="61" op_0_bw="60">
<![CDATA[
entry_ifconv:210 %sext_ln703_6 = sext i60 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:211 %add_ln1192_9 = add i61 %sext_ln703_5, i61 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:212 %add_ln1192_10 = add i61 %and_ln728_3, i61 %add_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:213 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_10, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:216 %mul_ln1118_12 = mul i60, i60 %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:218 %mul_ln1118_13 = mul i59, i59 %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:226 %mul_ln1118_14 = mul i58, i58 %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:228 %mul_ln1118_15 = mul i58, i58 %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="57" op_0_bw="32">
<![CDATA[
entry_ifconv:236 %sext_ln1118_16 = sext i32 %shift_signal_even_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
entry_ifconv:237 %mul_ln1118_16 = mul i57, i57 %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="56" op_0_bw="32">
<![CDATA[
entry_ifconv:238 %sext_ln1118_17 = sext i32 %shift_signal_odd_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:239 %mul_ln1118_17 = mul i56, i56 %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:247 %sext_ln1118_18 = sext i32 %shift_signal_even_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:248 %mul_ln1118_18 = mul i54, i54 %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:249 %sext_ln1118_19 = sext i32 %shift_signal_odd_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:250 %mul_ln1118_19 = mul i54, i54 %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %shift_signal_even_V_10_load = load i32 %shift_signal_even_V_10

]]></Node>
<StgValue><ssdm name="shift_signal_even_V_10_load"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %shift_signal_odd_V_10_load = load i32 %shift_signal_odd_V_10

]]></Node>
<StgValue><ssdm name="shift_signal_odd_V_10_load"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:5 %store_ln205 = store i32 %shift_signal_even_V_9_load, i32 %shift_signal_even_V_10, i32 %shift_signal_even_V_10_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:7 %store_ln205 = store i32 %shift_signal_odd_V_9_load, i32 %shift_signal_odd_V_10, i32 %shift_signal_odd_V_10_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:214 %and_ln728_4 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_5, i29

]]></Node>
<StgValue><ssdm name="and_ln728_4"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="61" op_0_bw="60">
<![CDATA[
entry_ifconv:219 %sext_ln703_7 = sext i60 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="61" op_0_bw="59">
<![CDATA[
entry_ifconv:220 %sext_ln703_8 = sext i59 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:221 %add_ln1192_11 = add i61 %sext_ln703_8, i61 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:222 %add_ln1192_12 = add i61 %and_ln728_4, i61 %add_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:223 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_12, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="59" op_0_bw="58">
<![CDATA[
entry_ifconv:229 %sext_ln703_9 = sext i58 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="59" op_0_bw="58">
<![CDATA[
entry_ifconv:230 %sext_ln1192_4 = sext i58 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:231 %add_ln1192_13 = add i59 %sext_ln703_9, i59 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
entry_ifconv:237 %mul_ln1118_16 = mul i57, i57 %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:239 %mul_ln1118_17 = mul i56, i56 %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:248 %mul_ln1118_18 = mul i54, i54 %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:250 %mul_ln1118_19 = mul i54, i54 %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="55" op_0_bw="32">
<![CDATA[
entry_ifconv:258 %sext_ln1118_20 = sext i32 %shift_signal_even_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:259 %mul_ln1118_20 = mul i55, i55 %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="55" op_0_bw="32">
<![CDATA[
entry_ifconv:260 %sext_ln1118_21 = sext i32 %shift_signal_odd_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:261 %mul_ln1118_21 = mul i55, i55 %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:269 %sext_ln1118_22 = sext i32 %shift_signal_even_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:270 %mul_ln1118_22 = mul i54, i54 %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="52" op_0_bw="32">
<![CDATA[
entry_ifconv:271 %sext_ln1118_23 = sext i32 %shift_signal_odd_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:272 %mul_ln1118_23 = mul i52, i52 %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:224 %and_ln728_5 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_6, i29

]]></Node>
<StgValue><ssdm name="and_ln728_5"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="61" op_0_bw="59">
<![CDATA[
entry_ifconv:232 %sext_ln728_4 = sext i59 %add_ln1192_13

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:233 %add_ln1192_14 = add i61 %sext_ln728_4, i61 %and_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:234 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_14, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:235 %and_ln728_6 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_7, i29

]]></Node>
<StgValue><ssdm name="and_ln728_6"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="58" op_0_bw="57">
<![CDATA[
entry_ifconv:240 %sext_ln703_10 = sext i57 %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="58" op_0_bw="56">
<![CDATA[
entry_ifconv:241 %sext_ln1192_5 = sext i56 %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:242 %add_ln1192_15 = add i58 %sext_ln1192_5, i58 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="61" op_0_bw="58">
<![CDATA[
entry_ifconv:243 %sext_ln728_5 = sext i58 %add_ln1192_15

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:244 %add_ln1192_16 = add i61 %sext_ln728_5, i61 %and_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:245 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_16, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="55" op_0_bw="54">
<![CDATA[
entry_ifconv:251 %sext_ln703_11 = sext i54 %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="55" op_0_bw="54">
<![CDATA[
entry_ifconv:252 %sext_ln1192_6 = sext i54 %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:253 %add_ln1192_17 = add i55 %sext_ln703_11, i55 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:259 %mul_ln1118_20 = mul i55, i55 %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry_ifconv:261 %mul_ln1118_21 = mul i55, i55 %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:270 %mul_ln1118_22 = mul i54, i54 %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:272 %mul_ln1118_23 = mul i52, i52 %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:246 %and_ln728_7 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_8, i29

]]></Node>
<StgValue><ssdm name="and_ln728_7"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="61" op_0_bw="55">
<![CDATA[
entry_ifconv:254 %sext_ln728_6 = sext i55 %add_ln1192_17

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:255 %add_ln1192_18 = add i61 %sext_ln728_6, i61 %and_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:256 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_18, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:257 %and_ln728_8 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_9, i29

]]></Node>
<StgValue><ssdm name="and_ln728_8"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="56" op_0_bw="55">
<![CDATA[
entry_ifconv:262 %sext_ln703_12 = sext i55 %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="56" op_0_bw="55">
<![CDATA[
entry_ifconv:263 %sext_ln1192_7 = sext i55 %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:264 %add_ln1192_19 = add i56 %sext_ln703_12, i56 %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="61" op_0_bw="56">
<![CDATA[
entry_ifconv:265 %sext_ln728_7 = sext i56 %add_ln1192_19

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:266 %add_ln1192_20 = add i61 %sext_ln728_7, i61 %and_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:267 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_20, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="54" op_0_bw="52">
<![CDATA[
entry_ifconv:273 %sext_ln1192_8 = sext i52 %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:274 %add_ln1192_21 = add i54 %sext_ln1192_8, i54 %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
entry_ifconv:268 %and_ln728_9 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %tmp_s, i29

]]></Node>
<StgValue><ssdm name="and_ln728_9"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="61" op_0_bw="54">
<![CDATA[
entry_ifconv:275 %sext_ln728_8 = sext i54 %add_ln1192_21

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry_ifconv:276 %add_ln1192_22 = add i61 %sext_ln728_8, i61 %and_ln728_9

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:277 %trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln1192_22, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:279 %write_ln731 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %output_signal_out, i32 %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="write_ln731"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0">
<![CDATA[
entry_ifconv:280 %ret_ln731 = ret

]]></Node>
<StgValue><ssdm name="ret_ln731"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
