Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2e42849ba75f4821bf72c8c30cf467e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot disp_behav xil_defaultlib.disp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DivFre
Compiling module xil_defaultlib.ditheliminater
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.glbl
Built simulation snapshot disp_behav
