[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2685200 heartbeat IPC: 3.724 cumulative IPC: 3.724 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2685200 cumulative IPC: 3.724 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2685200 cumulative IPC: 3.724 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 27934827 heartbeat IPC: 0.396 cumulative IPC: 0.396 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 53213654 heartbeat IPC: 0.3956 cumulative IPC: 0.3958 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 78528736 heartbeat IPC: 0.395 cumulative IPC: 0.3956 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 103795653 heartbeat IPC: 0.3958 cumulative IPC: 0.3956 (Simulation time: 00 hr 07 min 56 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 126406016 cumulative IPC: 0.3956 (Simulation time: 00 hr 09 min 50 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 126406016 cumulative IPC: 0.3956 (Simulation time: 00 hr 09 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3956 instructions: 50000003 cycles: 126406016
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      11681 HIT:       4818 MISS:       6863 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      11681 HIT:       4818 MISS:       6863 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 210.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1101194 HIT:     368322 MISS:     732872 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     660914 HIT:     211969 MISS:     448945 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        763 HIT:        761 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     439248 HIT:     155588 MISS:     283660 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        269 HIT:          4 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 148.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8870849 HIT:    8870849 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8870849 HIT:    8870849 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15367585 HIT:   12836123 MISS:    2531462 MSHR_MERGE:    1869516
cpu0->cpu0_L1D LOAD         ACCESS:   11850434 HIT:    9321703 MISS:    2528731 MSHR_MERGE:    1867817
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3510266 HIT:    3507804 MISS:       2462 MSHR_MERGE:       1699
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6885 HIT:       6616 MISS:        269 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 171.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7120421 HIT:    7120421 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7120421 HIT:    7120421 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14151927 HIT:   14112303 MISS:      39624 MSHR_MERGE:      27943
cpu0->cpu0_DTLB LOAD         ACCESS:   14151927 HIT:   14112303 MISS:      39624 MSHR_MERGE:      27943
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 129 cycles
cpu0->LLC TOTAL        ACCESS:     887646 HIT:     435684 MISS:     451962 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     448945 HIT:      10490 MISS:     438455 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          2 HIT:          2 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     438434 HIT:     424977 MISS:      13457 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        265 HIT:        215 MISS:         50 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 222.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        782
  ROW_BUFFER_MISS:     437723
  AVG DBUS CONGESTED CYCLE: 10.32
Channel 0 WQ ROW_BUFFER_HIT:     181537
  ROW_BUFFER_MISS:     256833
  FULL:          0
Channel 0 REFRESHES ISSUED:      10534
