module d_ff_rest(clk, reset, d, q);

	input wire clk;
	input wire reset;
	input wire d;
	input reg q;

	always @(posedge clk, posedge reset)
	begin
		if(reset)
			q <= 1'b0;
		else
			q <= d;
	end
endmodule
