EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# ICL7660SIPAZ
#
DEF ICL7660SIPAZ U 0 40 Y Y 1 L N
F0 "U" -160 692 50 H V L BNN
F1 "ICL7660SIPAZ" -157 -973 50 H V L BNN
F2 "DIP254P762X533-8" 0 0 50 H I L BNN
F3 "Good" 0 0 50 H I L BNN
F4 "ICL7660SIPAZ" 0 0 50 H I L BNN
F5 "Intersil" 0 0 50 H I L BNN
F6 "DIP-8 Intersil" 0 0 50 H I L BNN
F7 "ICL7660 Series 1.5 - 12 Vin 45 mA 10-35 kHz CMOS Voltage Converter - PDIP-8" 0 0 50 H I L BNN
F8 "1.29 USD" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 600 -500 -800 N
P 2 0 0 16 -500 -800 500 -800 N
P 2 0 0 16 500 -800 500 600 N
P 2 0 0 16 500 600 -500 600 N
X V+ 8 -700 400 200 R 40 40 0 0 W 
X OSC 7 -700 200 200 R 40 40 0 0 I 
X CAP+ 2 -700 0 200 R 40 40 0 0 I 
X CAP 4 -700 -100 200 R 40 40 0 0 I 
X BOOST 1 -700 -200 200 R 40 40 0 0 I 
X LV 6 -700 -400 200 R 40 40 0 0 P 
X GND 3 -700 -600 200 R 40 40 0 0 P 
X VOUT 5 700 400 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library