# traffic-light-controller-verilog
Traffic Light Controller implemented in Verilog HDL using a 6-state FSM with timing counters. Includes a Verilog testbench, clock generator, reset logic, and VCD waveform dumping for simulation.
