

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Fri May  6 11:43:51 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       27|  0.220 us|  0.270 us|   23|   28|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         2|          2|          1|     2|       yes|
        |- VITIS_LOOP_49_1  |        2|        2|         2|          1|          1|     2|       yes|
        |- VITIS_LOOP_68_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    423|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    489|    -|
|Register         |        -|    -|     524|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     936|   1627|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln115_1_fu_680_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln115_fu_668_p2       |         +|   0|  0|  39|          32|           2|
    |add_ln25_fu_333_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln49_fu_455_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln58_fu_508_p2        |         +|   0|  0|  11|           3|           3|
    |add_ln59_fu_519_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln68_fu_537_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln86_fu_595_p2        |         +|   0|  0|  11|           3|           3|
    |add_ln87_fu_606_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln92_fu_644_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln25_fu_339_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln49_fu_461_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln55_fu_498_p2       |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln68_fu_543_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln80_fu_569_p2       |      icmp|   0|  0|  18|          32|           1|
    |or_ln37_1_fu_373_p2       |        or|   0|  0|   4|           4|           2|
    |or_ln37_2_fu_388_p2       |        or|   0|  0|   4|           4|           2|
    |or_ln37_fu_358_p2         |        or|   0|  0|   4|           4|           1|
    |select_ln80_fu_561_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln86_fu_583_p3     |    select|   0|  0|  32|           1|          32|
    |slot_row_count_fu_491_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 423|         263|         135|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  113|         22|    1|         22|
    |ap_enable_reg_pp1_iter1                     |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                     |   14|          3|    1|          3|
    |ap_sig_allocacmp_slot_row_counter_0_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_1_load_1  |    9|          2|   32|         64|
    |grp_fu_281_p0                               |   14|          3|   32|         96|
    |grp_fu_281_p1                               |   14|          3|   32|         96|
    |grp_fu_285_p0                               |   14|          3|   32|         96|
    |grp_fu_285_p1                               |   14|          3|   32|         96|
    |grp_load_fu_301_p1                          |   14|          3|   32|         96|
    |grp_load_fu_305_p1                          |   14|          3|   32|         96|
    |inp_vec_address0                            |   14|          3|    3|          9|
    |max_row_id                                  |    9|          2|   32|         64|
    |output_vec_address0                         |   14|          3|    3|          9|
    |output_vec_d0                               |   14|          3|   32|         96|
    |row_len_slot_arr_address0                   |   20|          4|    3|         12|
    |row_len_slot_arr_address1                   |   20|          4|    3|         12|
    |row_len_slot_arr_d0                         |   14|          3|   32|         96|
    |slot_counter_0                              |    9|          2|   32|         64|
    |slot_counter_1                              |    9|          2|   32|         64|
    |slot_data_arr_address0                      |   14|          3|    1|          3|
    |slot_id1_reg_259                            |    9|          2|    2|          4|
    |slot_id2_reg_270                            |    9|          2|    2|          4|
    |slot_id_reg_248                             |    9|          2|    2|          4|
    |slot_res_arr_0                              |    9|          2|   32|         64|
    |slot_res_arr_1                              |    9|          2|   32|         64|
    |slot_row_counter_0                          |   14|          3|   32|         96|
    |slot_row_counter_1                          |   14|          3|   32|         96|
    |slot_row_id_0                               |    9|          2|    3|          6|
    |slot_row_id_1                               |    9|          2|    3|          6|
    |slot_row_len_id_0                           |    9|          2|   32|         64|
    |slot_row_len_id_1                           |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  489|        103|  636|       1633|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln25_reg_782                 |   2|   0|    2|          0|
    |ap_CS_fsm                        |  21|   0|   21|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |icmp_ln80_reg_839                |   1|   0|    1|          0|
    |max_row_id                       |  32|   0|   32|          0|
    |mul_1_i_reg_906                  |  32|   0|   32|          0|
    |mul_i_reg_898                    |  32|   0|   32|          0|
    |reg_319                          |  32|   0|   32|          0|
    |reg_323                          |  32|   0|   32|          0|
    |row_len_slot_arr_addr_3_reg_795  |   1|   0|    3|          2|
    |row_len_slot_arr_addr_5_reg_790  |   1|   0|    3|          2|
    |slot_counter_0                   |  32|   0|   32|          0|
    |slot_counter_1                   |  32|   0|   32|          0|
    |slot_id1_reg_259                 |   2|   0|    2|          0|
    |slot_id2_reg_270                 |   2|   0|    2|          0|
    |slot_id_reg_248                  |   2|   0|    2|          0|
    |slot_res_arr_0                   |  32|   0|   32|          0|
    |slot_res_arr_1                   |  32|   0|   32|          0|
    |slot_row_counter_0               |  32|   0|   32|          0|
    |slot_row_counter_1               |  32|   0|   32|          0|
    |slot_row_id_0                    |   3|   0|    3|          0|
    |slot_row_id_1                    |   3|   0|    3|          0|
    |slot_row_len_id_0                |  32|   0|   32|          0|
    |slot_row_len_id_1                |  32|   0|   32|          0|
    |trunc_ln107_1_reg_868            |  32|   0|   32|          0|
    |trunc_ln107_reg_853              |  32|   0|   32|          0|
    |trunc_ln58_reg_812               |   1|   0|    1|          0|
    |trunc_ln86_reg_835               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 524|   0|  528|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start                  |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec_address0           |  out|    3|   ap_memory|              inp_vec|         array|
|inp_vec_ce0                |  out|    1|   ap_memory|              inp_vec|         array|
|inp_vec_q0                 |   in|   32|   ap_memory|              inp_vec|         array|
|slot_data_arr_address0     |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_ce0          |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_q0           |   in|   64|   ap_memory|        slot_data_arr|         array|
|slot_arr_row_len_address0  |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_ce0       |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_q0        |   in|   32|   ap_memory|     slot_arr_row_len|         array|
|output_vec_address0        |  out|    3|   ap_memory|           output_vec|         array|
|output_vec_ce0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_we0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_d0              |  out|   32|   ap_memory|           output_vec|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 3
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 24 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:140]   --->   Operation 35 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void" [HLS_CISR_spmv_accel.c:21]   --->   Operation 36 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 37 'store' 'store_ln23' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 38 'br' 'br_ln25' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%slot_id = phi i2 %add_ln25, void %.split6815, i2 0, void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 39 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %slot_id, i2 1" [HLS_CISR_spmv_accel.c:25]   --->   Operation 40 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln25 = icmp_eq  i2 %slot_id, i2 2" [HLS_CISR_spmv_accel.c:25]   --->   Operation 42 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split6, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:25]   --->   Operation 44 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %slot_id, i2 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp" [HLS_CISR_spmv_accel.c:37]   --->   Operation 46 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'or' 'or_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln37_1 = or i4 %tmp, i4 2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'or' 'or_ln37_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 52 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 53 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln37_2 = or i4 %tmp, i4 3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 54 'or' 'or_ln37_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 55 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 56 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:25]   --->   Operation 57 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i2 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 58 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %trunc_ln29, void %branch18, void %branch19" [HLS_CISR_spmv_accel.c:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 60 'store' 'store_ln29' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split632" [HLS_CISR_spmv_accel.c:29]   --->   Operation 61 'br' 'br_ln29' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split632" [HLS_CISR_spmv_accel.c:29]   --->   Operation 63 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %trunc_ln29, void %branch24, void %branch25" [HLS_CISR_spmv_accel.c:30]   --->   Operation 64 'br' 'br_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 65 'store' 'store_ln30' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split63241" [HLS_CISR_spmv_accel.c:30]   --->   Operation 66 'br' 'br_ln30' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 67 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split63241" [HLS_CISR_spmv_accel.c:30]   --->   Operation 68 'br' 'br_ln30' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln29, void %branch14, void %branch15" [HLS_CISR_spmv_accel.c:31]   --->   Operation 69 'br' 'br_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 70 'store' 'store_ln31' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.70>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split625" [HLS_CISR_spmv_accel.c:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.70>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split625" [HLS_CISR_spmv_accel.c:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln29, void %branch4, void %branch5" [HLS_CISR_spmv_accel.c:32]   --->   Operation 74 'br' 'br_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 75 'store' 'store_ln32' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split68" [HLS_CISR_spmv_accel.c:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split68" [HLS_CISR_spmv_accel.c:32]   --->   Operation 78 'br' 'br_ln32' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %trunc_ln29, void %branch8, void %branch9" [HLS_CISR_spmv_accel.c:33]   --->   Operation 79 'br' 'br_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 80 'store' 'store_ln33' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split6815" [HLS_CISR_spmv_accel.c:33]   --->   Operation 81 'br' 'br_ln33' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 82 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split6815" [HLS_CISR_spmv_accel.c:33]   --->   Operation 83 'br' 'br_ln33' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 84 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:37]   --->   Operation 85 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:37]   --->   Operation 86 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 87 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.58>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 89 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [HLS_CISR_spmv_accel.c:49]   --->   Operation 90 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%slot_id1 = phi i2 %add_ln49, void %.split2._crit_edge, i2 0, void %initialize.exit" [HLS_CISR_spmv_accel.c:49]   --->   Operation 91 'phi' 'slot_id1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.56ns)   --->   "%add_ln49 = add i2 %slot_id1, i2 1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 92 'add' 'add_ln49' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln49 = icmp_eq  i2 %slot_id1, i2 2" [HLS_CISR_spmv_accel.c:49]   --->   Operation 94 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 95 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split2, void %store_row_len_arr.exit.preheader" [HLS_CISR_spmv_accel.c:49]   --->   Operation 96 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%slot_id1_cast = zext i2 %slot_id1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 97 'zext' 'slot_id1_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i2 %slot_id1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 98 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 %slot_id1_cast" [HLS_CISR_spmv_accel.c:55]   --->   Operation 99 'getelementptr' 'slot_arr_row_len_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 100 'load' 'slot_arr_row_len_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.11>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln58, i2 0" [HLS_CISR_spmv_accel.c:49]   --->   Operation 102 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [HLS_CISR_spmv_accel.c:49]   --->   Operation 103 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%slot_counter_0_load = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 104 'load' 'slot_counter_0_load' <Predicate = (!trunc_ln58)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%slot_counter_1_load = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 105 'load' 'slot_counter_1_load' <Predicate = (trunc_ln58)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.69ns)   --->   "%slot_row_count = select i1 %trunc_ln58, i32 %slot_counter_1_load, i32 %slot_counter_0_load" [HLS_CISR_spmv_accel.c:53]   --->   Operation 106 'select' 'slot_row_count' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 107 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 108 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 109 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %slot_row_count" [HLS_CISR_spmv_accel.c:58]   --->   Operation 110 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %tmp_4_cast, i3 %trunc_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 111 'add' 'add_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %add_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 112 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 113 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 114 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 115 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %trunc_ln58, void %branch20, void %branch21" [HLS_CISR_spmv_accel.c:59]   --->   Operation 116 'br' 'br_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 117 'store' 'store_ln59' <Predicate = (!icmp_ln55 & !trunc_ln58)> <Delay = 1.58>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 118 'br' 'br_ln59' <Predicate = (!icmp_ln55 & !trunc_ln58)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 119 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58)> <Delay = 1.58>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 120 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 121 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.58>
ST_7 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln0 = br void %store_row_len_arr.exit"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 5> <Delay = 5.03>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%slot_id2 = phi i2 %add_ln68, void %.split._crit_edge, i2 0, void %store_row_len_arr.exit.preheader" [HLS_CISR_spmv_accel.c:68]   --->   Operation 123 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.56ns)   --->   "%add_ln68 = add i2 %slot_id2, i2 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 124 'add' 'add_ln68' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln68 = icmp_eq  i2 %slot_id2, i2 2" [HLS_CISR_spmv_accel.c:68]   --->   Operation 126 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 127 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split, void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 128 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i2 %slot_id2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 129 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln86, i2 0" [HLS_CISR_spmv_accel.c:68]   --->   Operation 130 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 131 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 132 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 133 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%select_ln80 = select i1 %trunc_ln86, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_0_load_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 134 'select' 'select_ln80' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i32 %select_ln80, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 135 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 136 'br' 'br_ln80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %trunc_ln86, void %branch16, void %branch17" [HLS_CISR_spmv_accel.c:83]   --->   Operation 137 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 138 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & !trunc_ln86)> <Delay = 1.58>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 139 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & !trunc_ln86)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 140 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86)> <Delay = 1.58>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 141 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 142 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 143 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.69ns)   --->   "%select_ln86 = select i1 %trunc_ln86, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_0_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 144 'select' 'select_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %select_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 145 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %tmp_5_cast, i3 %trunc_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 146 'add' 'add_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %add_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 147 'zext' 'zext_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 148 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 149 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %trunc_ln86, void %branch10, void %branch11" [HLS_CISR_spmv_accel.c:86]   --->   Operation 150 'br' 'br_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %select_ln86, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 151 'add' 'add_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %trunc_ln86, void %branch0, void %branch1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 152 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 153 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & !trunc_ln86)> <Delay = 1.58>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 154 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & !trunc_ln86)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 155 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86)> <Delay = 1.58>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 156 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 157 'load' 'max_row_id_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %max_row_id_load" [HLS_CISR_spmv_accel.c:91]   --->   Operation 158 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %trunc_ln86, void %branch6, void %branch7" [HLS_CISR_spmv_accel.c:91]   --->   Operation 159 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:91]   --->   Operation 160 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & !trunc_ln86)> <Delay = 1.58>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 161 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & !trunc_ln86)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 162 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86)> <Delay = 1.58>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [HLS_CISR_spmv_accel.c:91]   --->   Operation 163 'br' 'br_ln91' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 164 'add' 'add_ln92' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %add_ln92, i32 %max_row_id" [HLS_CISR_spmv_accel.c:92]   --->   Operation 165 'store' 'store_ln92' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.58>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln94 = br void %.split._crit_edge" [HLS_CISR_spmv_accel.c:94]   --->   Operation 166 'br' 'br_ln94' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %store_row_len_arr.exit"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.02>
ST_9 : Operation 168 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 168 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 169 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 169 'store' 'store_ln86' <Predicate = (icmp_ln80 & !trunc_ln86)> <Delay = 1.70>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 170 'br' 'br_ln86' <Predicate = (icmp_ln80 & !trunc_ln86)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 171 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86)> <Delay = 1.70>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 172 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 4.25>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:107]   --->   Operation 173 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 174 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 175 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %slot_row_counter_0_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 176 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 177 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 178 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln115_1 = add i32 %slot_row_counter_1_load, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 179 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (1.70ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 180 'store' 'store_ln115' <Predicate = true> <Delay = 1.70>

State 11 <SV = 7> <Delay = 4.64>
ST_11 : Operation 181 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 181 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:107]   --->   Operation 182 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 183 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:111]   --->   Operation 184 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 185 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 186 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 187 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 188 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>

State 12 <SV = 8> <Delay = 4.64>
ST_12 : Operation 189 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 189 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 190 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 190 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 191 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 192 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 193 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 194 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 195 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 9> <Delay = 5.70>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln107" [HLS_CISR_spmv_accel.c:107]   --->   Operation 196 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:111]   --->   Operation 197 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 198 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 199 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 10> <Delay = 5.70>
ST_14 : Operation 200 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 200 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln107_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 201 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 202 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 203 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 5.70>
ST_15 : Operation 204 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 204 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 205 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 5.70>
ST_16 : Operation 206 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 206 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 207 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 7.25>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 208 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 209 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 210 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 7.25>
ST_18 : Operation 211 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 211 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 212 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 213 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.25>
ST_19 : Operation 214 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 214 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 215 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 7.25>
ST_20 : Operation 216 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 216 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 217 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 7.25>
ST_21 : Operation 218 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 218 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 219 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 7.25>
ST_22 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 220 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 221 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 221 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:130]   --->   Operation 222 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:131]   --->   Operation 223 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 224 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131" [HLS_CISR_spmv_accel.c:131]   --->   Operation 225 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:131]   --->   Operation 226 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 19> <Delay = 2.32>
ST_23 : Operation 227 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 227 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 228 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 229 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 230 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 231 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 232 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [HLS_CISR_spmv_accel.c:201]   --->   Operation 233 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_data_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_arr_row_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_row_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ row_len_slot_arr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ slot_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0         (spectopmodule    ) [ 000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000]
cmd_start_read            (read             ) [ 011110000000000000000000]
br_ln21                   (br               ) [ 000000000000000000000000]
store_ln23                (store            ) [ 000000000000000000000000]
br_ln25                   (br               ) [ 011100000000000000000000]
slot_id                   (phi              ) [ 001000000000000000000000]
add_ln25                  (add              ) [ 011100000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000000]
icmp_ln25                 (icmp             ) [ 001100000000000000000000]
empty                     (speclooptripcount) [ 000000000000000000000000]
br_ln25                   (br               ) [ 000000000000000000000000]
tmp                       (bitconcatenate   ) [ 000000000000000000000000]
zext_ln37                 (zext             ) [ 000000000000000000000000]
row_len_slot_arr_addr_2   (getelementptr    ) [ 000000000000000000000000]
or_ln37                   (or               ) [ 000000000000000000000000]
tmp_1                     (bitconcatenate   ) [ 000000000000000000000000]
row_len_slot_arr_addr_4   (getelementptr    ) [ 000000000000000000000000]
or_ln37_1                 (or               ) [ 000000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 000000000000000000000000]
row_len_slot_arr_addr_5   (getelementptr    ) [ 000100000000000000000000]
or_ln37_2                 (or               ) [ 000000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 000000000000000000000000]
row_len_slot_arr_addr_3   (getelementptr    ) [ 000100000000000000000000]
specloopname_ln25         (specloopname     ) [ 000000000000000000000000]
trunc_ln29                (trunc            ) [ 001100000000000000000000]
br_ln29                   (br               ) [ 000000000000000000000000]
store_ln29                (store            ) [ 000000000000000000000000]
br_ln29                   (br               ) [ 000000000000000000000000]
store_ln29                (store            ) [ 000000000000000000000000]
br_ln29                   (br               ) [ 000000000000000000000000]
br_ln30                   (br               ) [ 000000000000000000000000]
store_ln30                (store            ) [ 000000000000000000000000]
br_ln30                   (br               ) [ 000000000000000000000000]
store_ln30                (store            ) [ 000000000000000000000000]
br_ln30                   (br               ) [ 000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000]
store_ln31                (store            ) [ 000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000]
store_ln31                (store            ) [ 000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000]
br_ln32                   (br               ) [ 000000000000000000000000]
store_ln32                (store            ) [ 000000000000000000000000]
br_ln32                   (br               ) [ 000000000000000000000000]
store_ln32                (store            ) [ 000000000000000000000000]
br_ln32                   (br               ) [ 000000000000000000000000]
br_ln33                   (br               ) [ 000000000000000000000000]
store_ln33                (store            ) [ 000000000000000000000000]
br_ln33                   (br               ) [ 000000000000000000000000]
store_ln33                (store            ) [ 000000000000000000000000]
br_ln33                   (br               ) [ 000000000000000000000000]
store_ln37                (store            ) [ 000000000000000000000000]
store_ln37                (store            ) [ 000000000000000000000000]
store_ln37                (store            ) [ 000000000000000000000000]
store_ln37                (store            ) [ 000000000000000000000000]
br_ln0                    (br               ) [ 011100000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000]
br_ln49                   (br               ) [ 000011100000000000000000]
slot_id1                  (phi              ) [ 000001100000000000000000]
add_ln49                  (add              ) [ 000011100000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000000]
icmp_ln49                 (icmp             ) [ 000001100000000000000000]
empty_20                  (speclooptripcount) [ 000000000000000000000000]
br_ln49                   (br               ) [ 000000000000000000000000]
slot_id1_cast             (zext             ) [ 000000000000000000000000]
trunc_ln58                (trunc            ) [ 000001100000000000000000]
slot_arr_row_len_addr     (getelementptr    ) [ 000001100000000000000000]
br_ln0                    (br               ) [ 000011100000000000000000]
tmp_4_cast                (bitconcatenate   ) [ 000000000000000000000000]
specloopname_ln49         (specloopname     ) [ 000000000000000000000000]
slot_counter_0_load       (load             ) [ 000000000000000000000000]
slot_counter_1_load       (load             ) [ 000000000000000000000000]
slot_row_count            (select           ) [ 000000000000000000000000]
slot_arr_row_len_load     (load             ) [ 000000000000000000000000]
icmp_ln55                 (icmp             ) [ 000001100000000000000000]
br_ln55                   (br               ) [ 000000000000000000000000]
trunc_ln58_1              (trunc            ) [ 000000000000000000000000]
add_ln58                  (add              ) [ 000000000000000000000000]
zext_ln58                 (zext             ) [ 000000000000000000000000]
row_len_slot_arr_addr     (getelementptr    ) [ 000000000000000000000000]
store_ln58                (store            ) [ 000000000000000000000000]
add_ln59                  (add              ) [ 000000000000000000000000]
br_ln59                   (br               ) [ 000000000000000000000000]
store_ln59                (store            ) [ 000000000000000000000000]
br_ln59                   (br               ) [ 000000000000000000000000]
store_ln59                (store            ) [ 000000000000000000000000]
br_ln59                   (br               ) [ 000000000000000000000000]
br_ln60                   (br               ) [ 000000000000000000000000]
br_ln0                    (br               ) [ 000000011100000000000000]
slot_id2                  (phi              ) [ 000000001100000000000000]
add_ln68                  (add              ) [ 000000011100000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000000]
icmp_ln68                 (icmp             ) [ 000000001100000000000000]
empty_21                  (speclooptripcount) [ 000000000000000000000000]
br_ln68                   (br               ) [ 000000000000000000000000]
trunc_ln86                (trunc            ) [ 000000001100000000000000]
tmp_5_cast                (bitconcatenate   ) [ 000000000000000000000000]
specloopname_ln68         (specloopname     ) [ 000000000000000000000000]
slot_row_counter_0_load_1 (load             ) [ 000000000000000000000000]
slot_row_counter_1_load_1 (load             ) [ 000000000000000000000000]
select_ln80               (select           ) [ 000000000000000000000000]
icmp_ln80                 (icmp             ) [ 000000001100000000000000]
br_ln80                   (br               ) [ 000000000000000000000000]
br_ln83                   (br               ) [ 000000000000000000000000]
store_ln83                (store            ) [ 000000000000000000000000]
br_ln83                   (br               ) [ 000000000000000000000000]
store_ln83                (store            ) [ 000000000000000000000000]
br_ln83                   (br               ) [ 000000000000000000000000]
slot_row_len_id_0_load    (load             ) [ 000000000000000000000000]
slot_row_len_id_1_load    (load             ) [ 000000000000000000000000]
select_ln86               (select           ) [ 000000000000000000000000]
trunc_ln86_1              (trunc            ) [ 000000000000000000000000]
add_ln86                  (add              ) [ 000000000000000000000000]
zext_ln86                 (zext             ) [ 000000000000000000000000]
row_len_slot_arr_addr_1   (getelementptr    ) [ 000000001100000000000000]
br_ln86                   (br               ) [ 000000000000000000000000]
add_ln87                  (add              ) [ 000000000000000000000000]
br_ln87                   (br               ) [ 000000000000000000000000]
store_ln87                (store            ) [ 000000000000000000000000]
br_ln87                   (br               ) [ 000000000000000000000000]
store_ln87                (store            ) [ 000000000000000000000000]
br_ln87                   (br               ) [ 000000000000000000000000]
max_row_id_load           (load             ) [ 000000000000000000000000]
trunc_ln91                (trunc            ) [ 000000000000000000000000]
br_ln91                   (br               ) [ 000000000000000000000000]
store_ln91                (store            ) [ 000000000000000000000000]
br_ln91                   (br               ) [ 000000000000000000000000]
store_ln91                (store            ) [ 000000000000000000000000]
br_ln91                   (br               ) [ 000000000000000000000000]
add_ln92                  (add              ) [ 000000000000000000000000]
store_ln92                (store            ) [ 000000000000000000000000]
br_ln94                   (br               ) [ 000000000000000000000000]
br_ln0                    (br               ) [ 000000011100000000000000]
row_len_slot_arr_load     (load             ) [ 000000000000000000000000]
store_ln86                (store            ) [ 000000000000000000000000]
br_ln86                   (br               ) [ 000000000000000000000000]
store_ln86                (store            ) [ 000000000000000000000000]
br_ln86                   (br               ) [ 000000000000000000000000]
slot_data_arr_addr        (getelementptr    ) [ 000000000001000000000000]
slot_row_counter_0_load   (load             ) [ 000000000000000000000000]
add_ln115                 (add              ) [ 000000000000000000000000]
store_ln115               (store            ) [ 000000000000000000000000]
slot_row_counter_1_load   (load             ) [ 000000000000000000000000]
add_ln115_1               (add              ) [ 000000000000000000000000]
store_ln115               (store            ) [ 000000000000000000000000]
slot_data_arr_load        (load             ) [ 000000000000000000000000]
trunc_ln107               (trunc            ) [ 000000000000110000000000]
col_index                 (partselect       ) [ 000000000000000000000000]
zext_ln111                (zext             ) [ 000000000000000000000000]
inp_vec_addr              (getelementptr    ) [ 000000000000100000000000]
slot_data_arr_addr_1      (getelementptr    ) [ 000000000000100000000000]
inp_vec_load              (load             ) [ 000000000000010000000000]
slot_data_arr_load_1      (load             ) [ 000000000000000000000000]
trunc_ln107_1             (trunc            ) [ 000000000000011000000000]
col_index_1               (partselect       ) [ 000000000000000000000000]
zext_ln111_1              (zext             ) [ 000000000000000000000000]
inp_vec_addr_1            (getelementptr    ) [ 000000000000010000000000]
matrix_val                (bitcast          ) [ 000000000000001110000000]
bitcast_ln111             (bitcast          ) [ 000000000000001110000000]
inp_vec_load_1            (load             ) [ 000000000000001000000000]
matrix_val_1              (bitcast          ) [ 000000000000000111000000]
bitcast_ln111_1           (bitcast          ) [ 000000000000000111000000]
mul_i                     (fmul             ) [ 000000000000000001111100]
slot_res_arr_0_load       (load             ) [ 000000000000000000111100]
mul_1_i                   (fmul             ) [ 000000000000000000111110]
slot_res_arr_1_load       (load             ) [ 000000000000000000011110]
add_i                     (fadd             ) [ 000000000000000000000010]
store_ln111               (store            ) [ 000000000000000000000000]
add_1_i                   (fadd             ) [ 000000000000000000000001]
row_index                 (load             ) [ 000000000000000000000000]
zext_ln131                (zext             ) [ 000000000000000000000000]
bitcast_ln131             (bitcast          ) [ 000000000000000000000000]
output_vec_addr           (getelementptr    ) [ 000000000000000000000000]
store_ln131               (store            ) [ 000000000000000000000000]
store_ln111               (store            ) [ 000000000000000000000000]
row_index_1               (load             ) [ 000000000000000000000000]
zext_ln131_1              (zext             ) [ 000000000000000000000000]
bitcast_ln131_1           (bitcast          ) [ 000000000000000000000000]
output_vec_addr_1         (getelementptr    ) [ 000000000000000000000000]
store_ln131               (store            ) [ 000000000000000000000000]
ret_ln201                 (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd_start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slot_data_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_data_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slot_arr_row_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_arr_row_len"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_row_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_row_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_len_slot_arr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="slot_counter_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slot_counter_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="slot_row_counter_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="slot_row_counter_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slot_row_len_id_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="slot_row_len_id_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="slot_res_arr_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="slot_res_arr_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slot_row_id_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="slot_row_id_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="cmd_start_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_start_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="row_len_slot_arr_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="row_len_slot_arr_addr_4_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_4/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="row_len_slot_arr_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_5/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="row_len_slot_arr_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_3/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/2 store_ln37/2 store_ln37/3 store_ln37/3 store_ln58/6 row_len_slot_arr_load/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="slot_arr_row_len_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_arr_row_len_load/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="row_len_slot_arr_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="row_len_slot_arr_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_1/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="slot_data_arr_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_data_arr_load/10 slot_data_arr_load_1/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="inp_vec_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_vec_load/11 inp_vec_load_1/12 "/>
</bind>
</comp>

<comp id="210" class="1004" name="slot_data_arr_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_1/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="inp_vec_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_1/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="output_vec_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr/22 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/22 store_ln131/23 "/>
</bind>
</comp>

<comp id="240" class="1004" name="output_vec_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_1/23 "/>
</bind>
</comp>

<comp id="248" class="1005" name="slot_id_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_id (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="slot_id_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="slot_id1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="1"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_id1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="slot_id1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id1/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="slot_id2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_id2 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="slot_id2_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id2/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/17 add_1_i/18 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/13 mul_1_i/14 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_0_load_1/8 slot_row_counter_0_load/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_1_load_1/8 slot_row_counter_1_load/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_index/11 col_index_1/12 "/>
</bind>
</comp>

<comp id="319" class="1005" name="reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_load inp_vec_load_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add_1_i "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln23_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln25_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln25_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln37_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln37_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln37_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln37_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln29_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln30_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln30_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln31_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln31_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln32_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln32_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln33_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln33_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln49_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln49_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="slot_id1_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="slot_id1_cast/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln58_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_4_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="1"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="slot_counter_0_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_0_load/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="slot_counter_1_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_1_load/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="slot_row_count_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="32" slack="0"/>
<pin id="495" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="slot_row_count/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln55_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln58_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln58_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln58_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln59_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln59_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln59_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln68_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln68_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="0" index="1" bw="2" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln86_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_5_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln80_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln80_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="slot_row_len_id_0_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_0_load/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="slot_row_len_id_1_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_1_load/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln86_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="0"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln86_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln86_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="0" index="1" bw="3" slack="0"/>
<pin id="598" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln86_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln87_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln87_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln87_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="max_row_id_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_row_id_load/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln91_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln91_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln91_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln92_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln92_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln86_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln86_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln115_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln115_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln115_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln115_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln107_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln111_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln107_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln111_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/12 "/>
</bind>
</comp>

<comp id="710" class="1004" name="matrix_val_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln111_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="matrix_val_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="2"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_1/14 "/>
</bind>
</comp>

<comp id="723" class="1004" name="bitcast_ln111_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/14 "/>
</bind>
</comp>

<comp id="728" class="1004" name="slot_res_arr_0_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_0_load/17 "/>
</bind>
</comp>

<comp id="733" class="1004" name="slot_res_arr_1_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_1_load/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln111_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/22 "/>
</bind>
</comp>

<comp id="744" class="1004" name="row_index_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index/22 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln131_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/22 "/>
</bind>
</comp>

<comp id="753" class="1004" name="bitcast_ln131_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131/22 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln111_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/23 "/>
</bind>
</comp>

<comp id="764" class="1004" name="row_index_1_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="0"/>
<pin id="766" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_1/23 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln131_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/23 "/>
</bind>
</comp>

<comp id="773" class="1004" name="bitcast_ln131_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_1/23 "/>
</bind>
</comp>

<comp id="778" class="1005" name="cmd_start_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_start_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln25_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="790" class="1005" name="row_len_slot_arr_addr_5_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="1"/>
<pin id="792" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_5 "/>
</bind>
</comp>

<comp id="795" class="1005" name="row_len_slot_arr_addr_3_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="1"/>
<pin id="797" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln49_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="0"/>
<pin id="805" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="808" class="1005" name="icmp_ln49_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln58_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln58 "/>
</bind>
</comp>

<comp id="818" class="1005" name="slot_arr_row_len_addr_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln68_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="0"/>
<pin id="828" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="831" class="1005" name="icmp_ln68_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln86_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln80_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="843" class="1005" name="row_len_slot_arr_addr_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="1"/>
<pin id="845" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="slot_data_arr_addr_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr "/>
</bind>
</comp>

<comp id="853" class="1005" name="trunc_ln107_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="2"/>
<pin id="855" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="858" class="1005" name="inp_vec_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="slot_data_arr_addr_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="trunc_ln107_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="2"/>
<pin id="870" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="inp_vec_addr_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="1"/>
<pin id="875" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="matrix_val_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val "/>
</bind>
</comp>

<comp id="883" class="1005" name="bitcast_ln111_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="888" class="1005" name="matrix_val_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="bitcast_ln111_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="mul_i_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="906" class="1005" name="mul_1_i_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="72" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="150"><net_src comp="112" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="119" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="160" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="104" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="72" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="88" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="98" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="191" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="100" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="102" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="204" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="281" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="252" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="252" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="252" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="362"><net_src comp="345" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="364" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="377"><net_src comp="345" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="80" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="392"><net_src comp="345" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="82" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="406"><net_src comp="252" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="18" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="22" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="90" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="90" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="263" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="263" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="263" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="475"><net_src comp="263" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="92" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="54" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="14" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="16" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="483" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="160" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="491" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="476" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="523"><net_src comp="491" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="14" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="519" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="274" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="274" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="274" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="92" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="54" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="549" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="305" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="301" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="22" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="24" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="549" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="575" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="553" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="610"><net_src comp="583" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="60" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="22" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="606" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="24" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="10" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="30" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="628" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="32" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="624" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="10" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="140" pin="7"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="18" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="140" pin="7"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="20" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="301" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="50" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="18" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="305" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="20" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="191" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="309" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="704"><net_src comp="191" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="309" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="717"><net_src comp="319" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="726"><net_src comp="319" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="731"><net_src comp="26" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="736"><net_src comp="28" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="742"><net_src comp="323" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="26" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="30" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="756"><net_src comp="323" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="762"><net_src comp="323" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="28" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="32" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="776"><net_src comp="323" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="781"><net_src comp="106" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="333" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="793"><net_src comp="126" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="798"><net_src comp="133" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="806"><net_src comp="455" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="811"><net_src comp="461" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="472" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="821"><net_src comp="153" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="829"><net_src comp="537" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="834"><net_src comp="543" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="549" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="569" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="175" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="851"><net_src comp="183" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="856"><net_src comp="692" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="861"><net_src comp="197" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="866"><net_src comp="210" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="871"><net_src comp="701" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="876"><net_src comp="219" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="881"><net_src comp="710" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="886"><net_src comp="714" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="891"><net_src comp="719" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="896"><net_src comp="723" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="901"><net_src comp="285" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="909"><net_src comp="285" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="281" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_vec | {22 23 }
	Port: max_row_id | {1 8 }
	Port: row_len_slot_arr | {2 3 6 }
	Port: slot_counter_0 | {2 6 }
	Port: slot_counter_1 | {2 6 }
	Port: slot_row_counter_0 | {2 9 10 }
	Port: slot_row_counter_1 | {2 9 10 }
	Port: slot_row_len_id_0 | {2 8 }
	Port: slot_row_len_id_1 | {2 8 }
	Port: slot_res_arr_0 | {2 8 22 }
	Port: slot_res_arr_1 | {2 8 23 }
	Port: slot_row_id_0 | {2 8 }
	Port: slot_row_id_1 | {2 8 }
 - Input state : 
	Port: HLS_CISR_spmv_accel : cmd_start | {1 }
	Port: HLS_CISR_spmv_accel : inp_vec | {11 12 13 }
	Port: HLS_CISR_spmv_accel : slot_data_arr | {10 11 12 }
	Port: HLS_CISR_spmv_accel : slot_arr_row_len | {5 6 }
	Port: HLS_CISR_spmv_accel : max_row_id | {8 }
	Port: HLS_CISR_spmv_accel : row_len_slot_arr | {8 9 }
	Port: HLS_CISR_spmv_accel : slot_counter_0 | {6 }
	Port: HLS_CISR_spmv_accel : slot_counter_1 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_0 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_1 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_0 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_1 | {8 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_0 | {17 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_1 | {18 }
	Port: HLS_CISR_spmv_accel : slot_row_id_0 | {22 }
	Port: HLS_CISR_spmv_accel : slot_row_id_1 | {23 }
  - Chain level:
	State 1
	State 2
		add_ln25 : 1
		icmp_ln25 : 1
		br_ln25 : 2
		tmp : 1
		zext_ln37 : 2
		row_len_slot_arr_addr_2 : 3
		or_ln37 : 2
		tmp_1 : 2
		row_len_slot_arr_addr_4 : 3
		or_ln37_1 : 2
		tmp_2 : 2
		row_len_slot_arr_addr_5 : 3
		or_ln37_2 : 2
		tmp_3 : 2
		row_len_slot_arr_addr_3 : 3
		trunc_ln29 : 1
		br_ln29 : 2
		br_ln30 : 2
		br_ln31 : 2
		br_ln32 : 2
		br_ln33 : 2
		store_ln37 : 4
		store_ln37 : 4
	State 3
	State 4
	State 5
		add_ln49 : 1
		icmp_ln49 : 1
		br_ln49 : 2
		slot_id1_cast : 1
		trunc_ln58 : 1
		slot_arr_row_len_addr : 2
		slot_arr_row_len_load : 3
	State 6
		slot_row_count : 1
		icmp_ln55 : 1
		br_ln55 : 2
		trunc_ln58_1 : 2
		add_ln58 : 3
		zext_ln58 : 4
		row_len_slot_arr_addr : 5
		store_ln58 : 6
		add_ln59 : 2
		store_ln59 : 3
		store_ln59 : 3
	State 7
	State 8
		add_ln68 : 1
		icmp_ln68 : 1
		br_ln68 : 2
		trunc_ln86 : 1
		tmp_5_cast : 2
		select_ln80 : 2
		icmp_ln80 : 3
		br_ln80 : 4
		br_ln83 : 2
		select_ln86 : 2
		trunc_ln86_1 : 3
		add_ln86 : 4
		zext_ln86 : 5
		row_len_slot_arr_addr_1 : 6
		row_len_slot_arr_load : 7
		br_ln86 : 2
		add_ln87 : 3
		br_ln87 : 2
		store_ln87 : 4
		store_ln87 : 4
		trunc_ln91 : 1
		br_ln91 : 2
		store_ln91 : 2
		store_ln91 : 2
		add_ln92 : 1
		store_ln92 : 2
	State 9
		store_ln86 : 1
		store_ln86 : 1
	State 10
		slot_data_arr_load : 1
		add_ln115 : 1
		store_ln115 : 2
		add_ln115_1 : 1
		store_ln115 : 2
	State 11
		trunc_ln107 : 1
		col_index : 1
		zext_ln111 : 2
		inp_vec_addr : 3
		inp_vec_load : 4
		slot_data_arr_load_1 : 1
	State 12
		trunc_ln107_1 : 1
		col_index_1 : 1
		zext_ln111_1 : 2
		inp_vec_addr_1 : 3
		inp_vec_load_1 : 4
	State 13
		mul_i : 1
	State 14
		mul_1_i : 1
	State 15
	State 16
	State 17
		add_i : 1
	State 18
		add_1_i : 1
	State 19
	State 20
	State 21
	State 22
		zext_ln131 : 1
		output_vec_addr : 2
		store_ln131 : 3
	State 23
		zext_ln131_1 : 1
		output_vec_addr_1 : 2
		store_ln131 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_281         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_285         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln25_fu_333      |    0    |    0    |    10   |
|          |       add_ln49_fu_455      |    0    |    0    |    10   |
|          |       add_ln58_fu_508      |    0    |    0    |    11   |
|          |       add_ln59_fu_519      |    0    |    0    |    39   |
|    add   |       add_ln68_fu_537      |    0    |    0    |    10   |
|          |       add_ln86_fu_595      |    0    |    0    |    11   |
|          |       add_ln87_fu_606      |    0    |    0    |    39   |
|          |       add_ln92_fu_644      |    0    |    0    |    39   |
|          |      add_ln115_fu_668      |    0    |    0    |    39   |
|          |     add_ln115_1_fu_680     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |    slot_row_count_fu_491   |    0    |    0    |    32   |
|  select  |     select_ln80_fu_561     |    0    |    0    |    32   |
|          |     select_ln86_fu_583     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln25_fu_339      |    0    |    0    |    8    |
|          |      icmp_ln49_fu_461      |    0    |    0    |    8    |
|   icmp   |      icmp_ln55_fu_498      |    0    |    0    |    18   |
|          |      icmp_ln68_fu_543      |    0    |    0    |    8    |
|          |      icmp_ln80_fu_569      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|   read   | cmd_start_read_read_fu_106 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_309         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_345         |    0    |    0    |    0    |
|          |        tmp_1_fu_364        |    0    |    0    |    0    |
|bitconcatenate|        tmp_2_fu_379        |    0    |    0    |    0    |
|          |        tmp_3_fu_394        |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_476     |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_553     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln37_fu_353      |    0    |    0    |    0    |
|          |    slot_id1_cast_fu_467    |    0    |    0    |    0    |
|          |      zext_ln58_fu_514      |    0    |    0    |    0    |
|   zext   |      zext_ln86_fu_601      |    0    |    0    |    0    |
|          |      zext_ln111_fu_696     |    0    |    0    |    0    |
|          |     zext_ln111_1_fu_705    |    0    |    0    |    0    |
|          |      zext_ln131_fu_748     |    0    |    0    |    0    |
|          |     zext_ln131_1_fu_768    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln37_fu_358       |    0    |    0    |    0    |
|    or    |      or_ln37_1_fu_373      |    0    |    0    |    0    |
|          |      or_ln37_2_fu_388      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln29_fu_403     |    0    |    0    |    0    |
|          |      trunc_ln58_fu_472     |    0    |    0    |    0    |
|          |     trunc_ln58_1_fu_504    |    0    |    0    |    0    |
|   trunc  |      trunc_ln86_fu_549     |    0    |    0    |    0    |
|          |     trunc_ln86_1_fu_591    |    0    |    0    |    0    |
|          |      trunc_ln91_fu_628     |    0    |    0    |    0    |
|          |     trunc_ln107_fu_692     |    0    |    0    |    0    |
|          |    trunc_ln107_1_fu_701    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   1114  |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|row_len_slot_arr|    0   |   64   |    4   |
+----------------+--------+--------+--------+
|      Total     |    0   |   64   |    4   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln25_reg_782       |    2   |
|        add_ln49_reg_803       |    2   |
|        add_ln68_reg_826       |    2   |
|    bitcast_ln111_1_reg_893    |   32   |
|     bitcast_ln111_reg_883     |   32   |
|     cmd_start_read_reg_778    |    1   |
|       icmp_ln49_reg_808       |    1   |
|       icmp_ln68_reg_831       |    1   |
|       icmp_ln80_reg_839       |    1   |
|     inp_vec_addr_1_reg_873    |    3   |
|      inp_vec_addr_reg_858     |    3   |
|      matrix_val_1_reg_888     |   32   |
|       matrix_val_reg_878      |   32   |
|        mul_1_i_reg_906        |   32   |
|         mul_i_reg_898         |   32   |
|            reg_319            |   32   |
|            reg_323            |   32   |
|row_len_slot_arr_addr_1_reg_843|    3   |
|row_len_slot_arr_addr_3_reg_795|    3   |
|row_len_slot_arr_addr_5_reg_790|    3   |
| slot_arr_row_len_addr_reg_818 |    1   |
|  slot_data_arr_addr_1_reg_863 |    1   |
|   slot_data_arr_addr_reg_848  |    1   |
|        slot_id1_reg_259       |    2   |
|        slot_id2_reg_270       |    2   |
|        slot_id_reg_248        |    2   |
|     trunc_ln107_1_reg_868     |   32   |
|      trunc_ln107_reg_853      |   32   |
|       trunc_ln58_reg_812      |    1   |
|       trunc_ln86_reg_835      |    1   |
+-------------------------------+--------+
|             Total             |   356  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   3  |   3  |    9   ||    14   |
| grp_access_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_140 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_160 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_191 |  p0  |   4  |   1  |    4   ||    20   |
| grp_access_fu_204 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_234 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_234 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_281    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_281    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_285    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_285    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   545  || 20.3683 ||   168   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1114  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   20   |    -   |   168  |
|  Register |    -   |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   20   |   768  |  1286  |
+-----------+--------+--------+--------+--------+--------+
