<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › include › mach › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/include/mach/dma.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008-2009, NVIDIA Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_TEGRA_DMA_H</span>
<span class="cp">#define __MACH_TEGRA_DMA_H</span>

<span class="cp">#include &lt;linux/list.h&gt;</span>

<span class="cp">#define TEGRA_DMA_REQ_SEL_CNTR			0</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2S_2			1</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2S_1			2</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SPD_I			3</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_UI_I			4</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_MIPI			5</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2S2_2		6</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2S2_1		7</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_UARTA			8</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_UARTB			9</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_UARTC			10</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SPI			11</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_AC97			12</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_ACMODEM		13</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SL4B			14</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SL2B1			15</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SL2B2			16</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SL2B3			17</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_SL2B4			18</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_UARTD			19</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_UARTE			20</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2C			21</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2C2			22</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_I2C3			23</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_DVC_I2C		24</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_OWR			25</span>
<span class="cp">#define TEGRA_DMA_REQ_SEL_INVALID		31</span>

<span class="k">struct</span> <span class="n">tegra_dma_req</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">tegra_dma_channel</span><span class="p">;</span>

<span class="k">enum</span> <span class="n">tegra_dma_mode</span> <span class="p">{</span>
	<span class="n">TEGRA_DMA_SHARED</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_MODE_CONTINOUS</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_MODE_ONESHOT</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">tegra_dma_req_error</span> <span class="p">{</span>
	<span class="n">TEGRA_DMA_REQ_SUCCESS</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_ERROR_ABORTED</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_INFLIGHT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">tegra_dma_req_buff_status</span> <span class="p">{</span>
	<span class="n">TEGRA_DMA_REQ_BUF_STATUS_EMPTY</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_BUF_STATUS_HALF_FULL</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_BUF_STATUS_FULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">node</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">modid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">instance</span><span class="p">;</span>

	<span class="cm">/* Called when the req is complete and from the DMA ISR context.</span>
<span class="cm">	 * When this is called the req structure is no longer queued by</span>
<span class="cm">	 * the DMA channel.</span>
<span class="cm">	 *</span>
<span class="cm">	 * State of the DMA depends on the number of req it has. If there are</span>
<span class="cm">	 * no DMA requests queued up, then it will STOP the DMA. It there are</span>
<span class="cm">	 * more requests in the DMA, then it will queue the next request.</span>
<span class="cm">	 */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">complete</span><span class="p">)(</span><span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>

	<span class="cm">/*  This is a called from the DMA ISR context when the DMA is still in</span>
<span class="cm">	 *  progress and is actively filling same buffer.</span>
<span class="cm">	 *</span>
<span class="cm">	 *  In case of continuous mode receive, this threshold is 1/2 the buffer</span>
<span class="cm">	 *  size. In other cases, this will not even be called as there is no</span>
<span class="cm">	 *  hardware support for it.</span>
<span class="cm">	 *</span>
<span class="cm">	 * In the case of continuous mode receive, if there is next req already</span>
<span class="cm">	 * queued, DMA programs the HW to use that req when this req is</span>
<span class="cm">	 * completed. If there is no &quot;next req&quot; queued, then DMA ISR doesn&#39;t do</span>
<span class="cm">	 * anything before calling this callback.</span>
<span class="cm">	 *</span>
<span class="cm">	 *	This is mainly used by the cases, where the clients has queued</span>
<span class="cm">	 *	only one req and want to get some sort of DMA threshold</span>
<span class="cm">	 *	callback to program the next buffer.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">threshold</span><span class="p">)(</span><span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>

	<span class="cm">/* 1 to copy to memory.</span>
<span class="cm">	 * 0 to copy from the memory to device FIFO */</span>
	<span class="kt">int</span> <span class="n">to_memory</span><span class="p">;</span>

	<span class="kt">void</span> <span class="o">*</span><span class="n">virt_addr</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">source_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dest_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dest_wrap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">source_wrap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">source_bus_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dest_bus_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">req_sel</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">;</span>

	<span class="cm">/* Updated by the DMA driver on the conpletion of the request. */</span>
	<span class="kt">int</span> <span class="n">bytes_transferred</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* DMA completion tracking information */</span>
	<span class="kt">int</span> <span class="n">buffer_status</span><span class="p">;</span>

	<span class="cm">/* Client specific data */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">tegra_dma_enqueue_req</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tegra_dma_dequeue_req</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tegra_dma_dequeue</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tegra_dma_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">);</span>

<span class="n">bool</span> <span class="n">tegra_dma_is_req_inflight</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">tegra_dma_is_empty</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">tegra_dma_allocate_channel</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tegra_dma_free_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="n">tegra_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
