{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744225363451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744225363457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 22:02:43 2025 " "Processing started: Wed Apr 09 22:02:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744225363457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225363457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225363457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744225363790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744225363790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram7.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram7.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM7 " "Found entity 1: RAM7" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram6.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram6.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM6 " "Found entity 1: RAM6" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram5.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram5.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM5 " "Found entity 1: RAM5" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM4 " "Found entity 1: RAM4" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM3 " "Found entity 1: RAM3" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage7.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage7 " "Found entity 1: Inter_stage7" {  } { { "../Inter_stage7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage6.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage6 " "Found entity 1: Inter_stage6" {  } { { "../Inter_stage6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225370998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225370998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage5.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage5 " "Found entity 1: Inter_stage5" {  } { { "../Inter_stage5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage5.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage4 " "Found entity 1: Inter_stage4" {  } { { "../Inter_stage4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage4.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage3 " "Found entity 1: Inter_stage3" {  } { { "../Inter_stage3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage2 " "Found entity 1: Inter_stage2" {  } { { "../Inter_stage2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Found entity 1: RAM1" {  } { { "../RAM1.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/first_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/first_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_RADIX " "Found entity 1: First_RADIX" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/first_demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/first_demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_demultiplexor " "Found entity 1: first_demultiplexor" {  } { { "../first_demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/first_demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/uart_vd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/uart_vd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_vd_tb " "Found entity 1: uart_vd_tb" {  } { { "../uart_vd_tb.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/uart_vd_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/uart_vd.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/uart_vd.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_vd " "Found entity 1: uart_vd" {  } { { "../uart_vd.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/uart_vd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(23) " "Verilog HDL Declaration information at top_module.v(23): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744225371028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744225371029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(49) " "Verilog HDL Declaration information at top_module.v(49): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744225371029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/signed_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/signed_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shift_register " "Found entity 1: signed_shift_register" {  } { { "../signed_shift_register.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/signed_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/shift_register_with_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/shift_register_with_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_with_valid " "Found entity 1: shift_register_with_valid" {  } { { "../shift_register_with_valid.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/shift_register_with_valid.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../shift_register.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744225371037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744225371039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744225371039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/out_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/out_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out_stage " "Found entity 1: Out_stage" {  } { { "../Out_stage.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Out_stage.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/out_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/out_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_addres_generator " "Found entity 1: out_addres_generator" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/out_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371055 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MODIFY_RADIX2.v(39) " "Verilog HDL information at MODIFY_RADIX2.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744225371057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/inter_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/inter_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inter_stage " "Found entity 1: Inter_stage" {  } { { "../Inter_stage.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/first_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/first_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_stage " "Found entity 1: First_stage" {  } { { "../First_stage.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_stage.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/final_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/final_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_stage " "Found entity 1: Final_stage" {  } { { "../Final_stage.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Final_stage.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/final_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/final_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_RAM " "Found entity 1: Final_RAM" {  } { { "../Final_RAM.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Final_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/final_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/final_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_addres_generator " "Found entity 1: final_addres_generator" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/final_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_generator " "Found entity 1: addres_generator" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/addres_1st_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/addres_1st_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_1st_generator " "Found entity 1: addres_1st_generator" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_1st_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_time_decimation/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225371081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744225371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_stage MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage " "Elaborating entity \"First_stage\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\"" {  } { { "../MODIFY_FFT.v" "First_stage" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_1st_generator MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|addres_1st_generator:addres_1st_generator " "Elaborating entity \"addres_1st_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|addres_1st_generator:addres_1st_generator\"" {  } { { "../First_stage.v" "addres_1st_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_stage.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1 MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM " "Elaborating entity \"RAM1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\"" {  } { { "../First_stage.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_stage.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_demultiplexor MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor " "Elaborating entity \"first_demultiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\"" {  } { { "../First_stage.v" "demultiplexor" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_stage.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "First_RADIX MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|First_RADIX:RADIX " "Elaborating entity \"First_RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|First_RADIX:RADIX\"" {  } { { "../First_stage.v" "RADIX" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_stage.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371442 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 First_RADIX.v(19) " "Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 First_RADIX.v(19) " "Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 First_RADIX.v(19) " "Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 First_RADIX.v(19) " "Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[0\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[1\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[2\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[3\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[4\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[5\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[6\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[7\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[8\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[9\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[10\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[11\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[12\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[13\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[14\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[15\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[16\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[17\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[18\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[19\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[20\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[21\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[22\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] First_RADIX.v(29) " "Inferred latch for \"Im_o2\[23\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[0\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[1\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[2\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[3\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[4\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[5\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[6\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[7\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[8\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[9\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[10\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[11\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[12\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[13\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[14\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371447 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[15\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[16\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[17\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[18\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[19\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[20\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[21\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[22\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] First_RADIX.v(29) " "Inferred latch for \"Re_o2\[23\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[0\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[1\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[2\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[3\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[4\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[5\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[6\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[7\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[8\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[9\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[10\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[11\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[12\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[13\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[14\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[15\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[16\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[17\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[18\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[19\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[20\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[21\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[22\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] First_RADIX.v(29) " "Inferred latch for \"Im_o1\[23\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[0\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[1\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[2\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[3\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[4\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[5\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[6\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[7\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[8\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[9\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[10\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[11\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[12\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[13\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371448 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[14\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[15\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[16\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[17\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[18\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[19\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[20\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[21\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[22\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] First_RADIX.v(29) " "Inferred latch for \"Re_o1\[23\]\" at First_RADIX.v(29)" {  } { { "../First_RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_RADIX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371449 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor " "Elaborating entity \"multiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\"" {  } { { "../First_stage.v" "multiplexor" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/First_stage.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|shift_register:shift_register\"" {  } { { "../multiplexor.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/multiplexor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inter_stage2 MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2 " "Elaborating entity \"Inter_stage2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\"" {  } { { "../MODIFY_FFT.v" "Inter_stage_2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|addres_generator:addres_generator " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|addres_generator:addres_generator\"" {  } { { "../Inter_stage2.v" "addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(78) " "Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371546 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|addres_generator:addres_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|addres_generator:addres_generator\|shift_register:shift_register\"" {  } { { "../addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM " "Elaborating entity \"RAM2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\"" {  } { { "../Inter_stage2.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371550 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM2.v(21) " "Net \"cos.data_a\" at RAM2.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371576 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a\[0\] 0 RAM2.v(21) " "Net \"cos.waddr_a\[0\]\" at RAM2.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371576 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM2.v(22) " "Net \"sin.data_a\" at RAM2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371576 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a\[0\] 0 RAM2.v(22) " "Net \"sin.waddr_a\[0\]\" at RAM2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371576 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM2.v(21) " "Net \"cos.we_a\" at RAM2.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371576 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM2.v(22) " "Net \"sin.we_a\" at RAM2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371576 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor " "Elaborating entity \"demultiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\"" {  } { { "../Inter_stage2.v" "demultiplexor" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\"" {  } { { "../Inter_stage2.v" "RADIX" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage2.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371582 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX.v(39) " "Inferred latch for \"Im_o2\[0\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX.v(39) " "Inferred latch for \"Im_o2\[1\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX.v(39) " "Inferred latch for \"Im_o2\[2\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX.v(39) " "Inferred latch for \"Im_o2\[3\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX.v(39) " "Inferred latch for \"Im_o2\[4\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX.v(39) " "Inferred latch for \"Im_o2\[5\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX.v(39) " "Inferred latch for \"Im_o2\[6\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX.v(39) " "Inferred latch for \"Im_o2\[7\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX.v(39) " "Inferred latch for \"Im_o2\[8\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX.v(39) " "Inferred latch for \"Im_o2\[9\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX.v(39) " "Inferred latch for \"Im_o2\[10\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX.v(39) " "Inferred latch for \"Im_o2\[11\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371584 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX.v(39) " "Inferred latch for \"Im_o2\[12\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX.v(39) " "Inferred latch for \"Im_o2\[13\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX.v(39) " "Inferred latch for \"Im_o2\[14\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX.v(39) " "Inferred latch for \"Im_o2\[15\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX.v(39) " "Inferred latch for \"Im_o2\[16\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX.v(39) " "Inferred latch for \"Im_o2\[17\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX.v(39) " "Inferred latch for \"Im_o2\[18\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX.v(39) " "Inferred latch for \"Im_o2\[19\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX.v(39) " "Inferred latch for \"Im_o2\[20\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX.v(39) " "Inferred latch for \"Im_o2\[21\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX.v(39) " "Inferred latch for \"Im_o2\[22\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX.v(39) " "Inferred latch for \"Im_o2\[23\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX.v(39) " "Inferred latch for \"Re_o2\[0\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX.v(39) " "Inferred latch for \"Re_o2\[1\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX.v(39) " "Inferred latch for \"Re_o2\[2\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX.v(39) " "Inferred latch for \"Re_o2\[3\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX.v(39) " "Inferred latch for \"Re_o2\[4\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX.v(39) " "Inferred latch for \"Re_o2\[5\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX.v(39) " "Inferred latch for \"Re_o2\[6\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX.v(39) " "Inferred latch for \"Re_o2\[7\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX.v(39) " "Inferred latch for \"Re_o2\[8\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX.v(39) " "Inferred latch for \"Re_o2\[9\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX.v(39) " "Inferred latch for \"Re_o2\[10\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX.v(39) " "Inferred latch for \"Re_o2\[11\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX.v(39) " "Inferred latch for \"Re_o2\[12\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX.v(39) " "Inferred latch for \"Re_o2\[13\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX.v(39) " "Inferred latch for \"Re_o2\[14\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX.v(39) " "Inferred latch for \"Re_o2\[15\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX.v(39) " "Inferred latch for \"Re_o2\[16\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX.v(39) " "Inferred latch for \"Re_o2\[17\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX.v(39) " "Inferred latch for \"Re_o2\[18\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX.v(39) " "Inferred latch for \"Re_o2\[19\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX.v(39) " "Inferred latch for \"Re_o2\[20\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX.v(39) " "Inferred latch for \"Re_o2\[21\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX.v(39) " "Inferred latch for \"Re_o2\[22\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX.v(39) " "Inferred latch for \"Re_o2\[23\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX.v(39) " "Inferred latch for \"Im_o1\[0\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX.v(39) " "Inferred latch for \"Im_o1\[1\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX.v(39) " "Inferred latch for \"Im_o1\[2\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX.v(39) " "Inferred latch for \"Im_o1\[3\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX.v(39) " "Inferred latch for \"Im_o1\[4\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371585 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX.v(39) " "Inferred latch for \"Im_o1\[5\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX.v(39) " "Inferred latch for \"Im_o1\[6\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX.v(39) " "Inferred latch for \"Im_o1\[7\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX.v(39) " "Inferred latch for \"Im_o1\[8\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX.v(39) " "Inferred latch for \"Im_o1\[9\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX.v(39) " "Inferred latch for \"Im_o1\[10\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX.v(39) " "Inferred latch for \"Im_o1\[11\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX.v(39) " "Inferred latch for \"Im_o1\[12\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX.v(39) " "Inferred latch for \"Im_o1\[13\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX.v(39) " "Inferred latch for \"Im_o1\[14\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX.v(39) " "Inferred latch for \"Im_o1\[15\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX.v(39) " "Inferred latch for \"Im_o1\[16\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX.v(39) " "Inferred latch for \"Im_o1\[17\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX.v(39) " "Inferred latch for \"Im_o1\[18\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX.v(39) " "Inferred latch for \"Im_o1\[19\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX.v(39) " "Inferred latch for \"Im_o1\[20\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX.v(39) " "Inferred latch for \"Im_o1\[21\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX.v(39) " "Inferred latch for \"Im_o1\[22\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX.v(39) " "Inferred latch for \"Im_o1\[23\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX.v(39) " "Inferred latch for \"Re_o1\[0\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX.v(39) " "Inferred latch for \"Re_o1\[1\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX.v(39) " "Inferred latch for \"Re_o1\[2\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX.v(39) " "Inferred latch for \"Re_o1\[3\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX.v(39) " "Inferred latch for \"Re_o1\[4\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX.v(39) " "Inferred latch for \"Re_o1\[5\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX.v(39) " "Inferred latch for \"Re_o1\[6\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX.v(39) " "Inferred latch for \"Re_o1\[7\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX.v(39) " "Inferred latch for \"Re_o1\[8\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX.v(39) " "Inferred latch for \"Re_o1\[9\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX.v(39) " "Inferred latch for \"Re_o1\[10\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX.v(39) " "Inferred latch for \"Re_o1\[11\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX.v(39) " "Inferred latch for \"Re_o1\[12\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX.v(39) " "Inferred latch for \"Re_o1\[13\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX.v(39) " "Inferred latch for \"Re_o1\[14\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX.v(39) " "Inferred latch for \"Re_o1\[15\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX.v(39) " "Inferred latch for \"Re_o1\[16\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX.v(39) " "Inferred latch for \"Re_o1\[17\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX.v(39) " "Inferred latch for \"Re_o1\[18\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX.v(39) " "Inferred latch for \"Re_o1\[19\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX.v(39) " "Inferred latch for \"Re_o1\[20\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX.v(39) " "Inferred latch for \"Re_o1\[21\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX.v(39) " "Inferred latch for \"Re_o1\[22\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX.v(39) " "Inferred latch for \"Re_o1\[23\]\" at RADIX.v(39)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371586 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inter_stage3 MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3 " "Elaborating entity \"Inter_stage3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\"" {  } { { "../MODIFY_FFT.v" "Inter_stage_3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|addres_generator:addres_generator " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|addres_generator:addres_generator\"" {  } { { "../Inter_stage3.v" "addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage3.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(78) " "Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371629 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|addres_generator:addres_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|addres_generator:addres_generator\|shift_register:shift_register\"" {  } { { "../addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM3 MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM " "Elaborating entity \"RAM3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\"" {  } { { "../Inter_stage3.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371631 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM3.v(21) " "Net \"cos.data_a\" at RAM3.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371651 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM3.v(21) " "Net \"cos.waddr_a\" at RAM3.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371651 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM3.v(22) " "Net \"sin.data_a\" at RAM3.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371651 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM3.v(22) " "Net \"sin.waddr_a\" at RAM3.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371651 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM3.v(21) " "Net \"cos.we_a\" at RAM3.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371651 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM3.v(22) " "Net \"sin.we_a\" at RAM3.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM3.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371651 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inter_stage4 MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4 " "Elaborating entity \"Inter_stage4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\"" {  } { { "../MODIFY_FFT.v" "Inter_stage_4" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|addres_generator:addres_generator " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|addres_generator:addres_generator\"" {  } { { "../Inter_stage4.v" "addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(78) " "Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371692 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|addres_generator:addres_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|addres_generator:addres_generator\|shift_register:shift_register\"" {  } { { "../addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM4 MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM " "Elaborating entity \"RAM4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\"" {  } { { "../Inter_stage4.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371696 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM4.v(21) " "Net \"cos.data_a\" at RAM4.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371713 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM4.v(21) " "Net \"cos.waddr_a\" at RAM4.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371713 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM4.v(22) " "Net \"sin.data_a\" at RAM4.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371713 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM4.v(22) " "Net \"sin.waddr_a\" at RAM4.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371713 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM4.v(21) " "Net \"cos.we_a\" at RAM4.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371713 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM4.v(22) " "Net \"sin.we_a\" at RAM4.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM4.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371713 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inter_stage5 MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5 " "Elaborating entity \"Inter_stage5\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\"" {  } { { "../MODIFY_FFT.v" "Inter_stage_5" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|addres_generator:addres_generator " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|addres_generator:addres_generator\"" {  } { { "../Inter_stage5.v" "addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage5.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(78) " "Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371762 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|addres_generator:addres_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|addres_generator:addres_generator\|shift_register:shift_register\"" {  } { { "../addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM5 MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM " "Elaborating entity \"RAM5\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\"" {  } { { "../Inter_stage5.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371765 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM5.v(21) " "Net \"cos.data_a\" at RAM5.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371793 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM5.v(21) " "Net \"cos.waddr_a\" at RAM5.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371793 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM5.v(22) " "Net \"sin.data_a\" at RAM5.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371793 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM5.v(22) " "Net \"sin.waddr_a\" at RAM5.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371793 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM5.v(21) " "Net \"cos.we_a\" at RAM5.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371793 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM5.v(22) " "Net \"sin.we_a\" at RAM5.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM5.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371793 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inter_stage6 MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6 " "Elaborating entity \"Inter_stage6\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\"" {  } { { "../MODIFY_FFT.v" "Inter_stage_6" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|addres_generator:addres_generator " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|addres_generator:addres_generator\"" {  } { { "../Inter_stage6.v" "addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage6.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(78) " "Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371832 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|addres_generator:addres_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|addres_generator:addres_generator\|shift_register:shift_register\"" {  } { { "../addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM6 MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM " "Elaborating entity \"RAM6\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\"" {  } { { "../Inter_stage6.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage6.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371835 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM6.v(21) " "Net \"cos.data_a\" at RAM6.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371853 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM6.v(21) " "Net \"cos.waddr_a\" at RAM6.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371853 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM6.v(22) " "Net \"sin.data_a\" at RAM6.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371853 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM6.v(22) " "Net \"sin.waddr_a\" at RAM6.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371853 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM6.v(21) " "Net \"cos.we_a\" at RAM6.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371853 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM6.v(22) " "Net \"sin.we_a\" at RAM6.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM6.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371853 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inter_stage7 MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7 " "Elaborating entity \"Inter_stage7\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\"" {  } { { "../MODIFY_FFT.v" "Inter_stage_7" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|addres_generator:addres_generator " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|addres_generator:addres_generator\"" {  } { { "../Inter_stage7.v" "addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage7.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(78) " "Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371891 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|addres_generator:addres_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|addres_generator:addres_generator\|shift_register:shift_register\"" {  } { { "../addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/addres_generator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM7 MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM " "Elaborating entity \"RAM7\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\"" {  } { { "../Inter_stage7.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Inter_stage7.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371895 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM7.v(21) " "Net \"cos.data_a\" at RAM7.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371914 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM7.v(21) " "Net \"cos.waddr_a\" at RAM7.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371914 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM7.v(22) " "Net \"sin.data_a\" at RAM7.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371914 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM7.v(22) " "Net \"sin.waddr_a\" at RAM7.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371914 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM7.v(21) " "Net \"cos.we_a\" at RAM7.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371914 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM7.v(22) " "Net \"sin.we_a\" at RAM7.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM7.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371914 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Final_stage MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage " "Elaborating entity \"Final_stage\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\"" {  } { { "../MODIFY_FFT.v" "Final_stage" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addres_generator MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|final_addres_generator:addres_final_generator " "Elaborating entity \"final_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|final_addres_generator:addres_final_generator\"" {  } { { "../Final_stage.v" "addres_final_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Final_stage.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_addres_generator.v(73) " "Verilog HDL assignment warning at final_addres_generator.v(73): truncated value with size 32 to match size of target (8)" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/final_addres_generator.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744225371952 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|final_addres_generator:addres_final_generator\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|final_addres_generator:addres_final_generator\|shift_register:shift_register\"" {  } { { "../final_addres_generator.v" "shift_register" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/final_addres_generator.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM " "Elaborating entity \"RAM8\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\"" {  } { { "../Final_stage.v" "RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Final_stage.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371955 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM8.v(21) " "Net \"cos.data_a\" at RAM8.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371971 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM8.v(21) " "Net \"cos.waddr_a\" at RAM8.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371971 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM8.v(22) " "Net \"sin.data_a\" at RAM8.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371971 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM8.v(22) " "Net \"sin.waddr_a\" at RAM8.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371971 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM8.v(21) " "Net \"cos.we_a\" at RAM8.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371971 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM8.v(22) " "Net \"sin.we_a\" at RAM8.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM8.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM8.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744225371971 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_RADIX2 MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2 " "Elaborating entity \"MODIFY_RADIX2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\"" {  } { { "../Final_stage.v" "MODIFY_RADIX2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Final_stage.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371972 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371975 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp3 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Re_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp3 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Im_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp2 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Re_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp2 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Im_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 MODIFY_RADIX2.v(39) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[0\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[1\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[2\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[3\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[4\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[5\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[6\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[7\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[8\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[9\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[10\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[11\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[12\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[13\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[14\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[15\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[16\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[17\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[18\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[19\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[20\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[21\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[22\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o2\[23\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[0\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[1\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[2\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[3\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[4\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[5\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[6\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371976 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[7\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[8\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[9\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[10\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[11\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[12\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[13\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[14\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[15\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[16\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[17\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[18\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[19\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[20\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[21\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[22\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o2\[23\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[0\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[1\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[2\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[3\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[4\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[5\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[6\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[7\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[8\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[9\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[10\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[11\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[12\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[13\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[14\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[15\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[16\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[17\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[18\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371977 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[19\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[20\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[21\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[22\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Im_o1\[23\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[0\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[1\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[2\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[3\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[4\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[5\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[6\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[7\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[8\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[9\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[10\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[11\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[12\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[13\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[14\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[15\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[16\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[17\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[18\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[19\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[20\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[21\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[22\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] MODIFY_RADIX2.v(58) " "Inferred latch for \"Re_o1\[23\]\" at MODIFY_RADIX2.v(58)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225371978 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out_stage MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage " "Elaborating entity \"Out_stage\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\"" {  } { { "../MODIFY_FFT.v" "Out_stage" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_FFT.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225371980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_addres_generator MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|out_addres_generator:out_addres_generator " "Elaborating entity \"out_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|out_addres_generator:out_addres_generator\"" {  } { { "../Out_stage.v" "out_addres_generator" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Out_stage.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225372000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Final_RAM MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM " "Elaborating entity \"Final_RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\"" {  } { { "../Out_stage.v" "Final_RAM" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Out_stage.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225372020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225372038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/top_module.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225372061 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374097 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374098 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374099 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374100 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374100 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374101 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374101 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374102 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374102 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374103 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374103 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374104 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374104 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374104 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374105 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374105 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374106 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744225374106 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../RAM7.v" "sin" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../RAM7.v" "cos" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM7.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../RAM6.v" "sin" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../RAM6.v" "cos" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM6.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../RAM5.v" "sin" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../RAM5.v" "cos" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM5.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../RAM4.v" "sin" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../RAM4.v" "cos" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM4.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../RAM3.v" "sin" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../RAM3.v" "cos" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM3.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../RAM2.v" "sin" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../RAM2.v" "cos" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RAM2.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744225374107 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1744225374107 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RAM7:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RAM6:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RAM5:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RAM4:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RAM2:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|RAM1:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|shift_register:shift_register\|data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|shift_register:shift_register\|data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376169 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744225376169 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult2\"" {  } { { "../MODIFY_RADIX2.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult3\"" {  } { { "../MODIFY_RADIX2.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult6\"" {  } { { "../MODIFY_RADIX2.v" "Mult6" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult7\"" {  } { { "../MODIFY_RADIX2.v" "Mult7" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult0\"" {  } { { "../MODIFY_RADIX2.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult1\"" {  } { { "../MODIFY_RADIX2.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult4\"" {  } { { "../MODIFY_RADIX2.v" "Mult4" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult5\"" {  } { { "../MODIFY_RADIX2.v" "Mult5" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744225376177 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744225376177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Out_stage:Out_stage\|Final_RAM:Final_RAM\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376263 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80h1 " "Found entity 1: altsyncram_80h1" {  } { { "db/altsyncram_80h1.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/altsyncram_80h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376363 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sq71 " "Found entity 1: altsyncram_sq71" {  } { { "db/altsyncram_sq71.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/altsyncram_sq71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376421 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60h1 " "Found entity 1: altsyncram_60h1" {  } { { "db/altsyncram_60h1.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/altsyncram_60h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|RAM8:RAM\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq71 " "Found entity 1: altsyncram_tq71" {  } { { "db/altsyncram_tq71.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/altsyncram_tq71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RAM3:RAM\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376573 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|shift_register:shift_register\|altshift_taps:data_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|shift_register:shift_register\|altshift_taps:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|shift_register:shift_register\|altshift_taps:data_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|shift_register:shift_register\|altshift_taps:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376682 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/shift_taps_f6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l31 " "Found entity 1: altsyncram_9l31" {  } { { "db/altsyncram_9l31.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/altsyncram_9l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2\"" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376897 ""}  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\"" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225376958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225376958 ""}  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225376958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/mult_o9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225376990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225376990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7\"" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377000 ""}  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/MODIFY_RADIX2.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|lpm_mult:Mult1\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377025 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744225377058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225377058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|lpm_mult:Mult3\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377110 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult1\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377128 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult0\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377136 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult3\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377158 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult2\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225377167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744225377167 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744225377167 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1936 " "Ignored 1936 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1936 " "Ignored 1936 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744225377816 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744225377816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744225378926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744225381430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_parallel_time_decimation/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225381706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744225382133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744225382133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7588 " "Implemented 7588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744225382560 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744225382560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6980 " "Implemented 6980 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744225382560 ""} { "Info" "ICUT_CUT_TM_RAMS" "476 " "Implemented 476 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744225382560 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "128 " "Implemented 128 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744225382560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744225382560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744225382619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 22:03:02 2025 " "Processing ended: Wed Apr 09 22:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744225382619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744225382619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744225382619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744225382619 ""}
