
---------- Begin Simulation Statistics ----------
final_tick                               18204624786699                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115528                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   210927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8652.21                       # Real time elapsed on the host
host_tick_rate                                6739368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999569485                       # Number of instructions simulated
sim_ops                                    1824988539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058310                       # Number of seconds simulated
sim_ticks                                 58310415216                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         12                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1776467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3441675                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24513                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1772935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24630                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3435373                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24630                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1780100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3449885                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22155                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467076                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21937                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4724631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9466352                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       886850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1849787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193083722                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110331869                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249850171                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456172052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.700845                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.700845                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309302239                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225681980                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 517881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619638                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34838676                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.802652                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107677191                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30539083                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       23362550                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77023249                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32703969                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499976319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77138108                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038786                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490762027                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        169916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6660267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724568                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6883754                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10876                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536433942                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487365482                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321945335                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.783255                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489251472                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419793229                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182806342                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.426848                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.426848                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1571107      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222826714     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11436      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68812578     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242206      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714961      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841814      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652198      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089025      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720745      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062168      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016284      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033720      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987277      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60546963     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22671617      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492800813                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272116057                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541761799                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266612560                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294636177                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4769175                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1329117     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94167      1.97%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        191550      4.02%     33.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26721      0.56%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89504      1.88%     36.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141124      2.96%     39.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14849      0.31%     39.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        92924      1.95%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1009      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        399044      8.37%     49.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650580     13.64%     63.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1106289     23.20%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       632294     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223882824                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    623448049                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220752922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249155069                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499849002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492800813                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43804267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250607                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36354247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    174588440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.822643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.027125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     75913168     43.48%     43.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8713421      4.99%     48.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9877687      5.66%     54.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11284640      6.46%     60.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11557491      6.62%     67.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12354407      7.08%     74.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11919233      6.83%     81.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12786443      7.32%     88.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20181950     11.56%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    174588440                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.814295                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3509728                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3287716                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77023249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32703969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194568320                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               175106321                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193064961                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110316858                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249820325                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456121332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.700929                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.700929                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309291150                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225665355                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 541420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619081                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34835579                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.802426                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107665493                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30529758                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       23186694                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77022930                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32698321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499946661                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77135735                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2039820                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490722564                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6428701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724132                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6648591                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10878                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536436196                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487325685                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600149                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321941692                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.783027                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489211472                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419754407                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182795706                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.426678                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.426678                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1570561      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222809695     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11408      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68802102     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242464      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715473      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841060      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652240      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089301      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720637      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062535      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016354      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036357      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988478      1.62%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60542225     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22661494      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492762384                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272094766                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541714760                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266585900                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294618068                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4772608                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009685                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1329043     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94428      1.98%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193270      4.05%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26836      0.56%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89551      1.88%     36.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140144      2.94%     39.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14417      0.30%     39.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        94666      1.98%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1010      0.02%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399887      8.38%     49.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648907     13.60%     63.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1106441     23.18%     86.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       634006     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223869665                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    623398291                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220739785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249164490                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499819368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492762384                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43825290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250774                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36397565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    174564901                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.822803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.027110                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     75896020     43.48%     43.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8719324      4.99%     48.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9874719      5.66%     54.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11271004      6.46%     60.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11554959      6.62%     67.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12370202      7.09%     74.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11922791      6.83%     81.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12774038      7.32%     88.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20181844     11.56%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    174564901                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.814075                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3513113                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3344379                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77022930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32698321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194551102                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               175106321                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193118092                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110362654                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249898939                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456256399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.700709                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.700709                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309317500                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225712008                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 542861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619530                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34844375                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.803088                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107703613                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30555042                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       23143450                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77031060                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32719278                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500042115                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77148571                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2038568                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490838456                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        168239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6554953                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        724387                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      6775811                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10649                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536457846                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487441716                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600169                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        321965478                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.783690                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489327945                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419884227                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182831407                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.427127                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.427127                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570879      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222857175     45.22%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11429      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68832481     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242023      1.88%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715004      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841551      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652191      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088920      3.67%     71.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720867      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062297      5.49%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016319      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032373      3.46%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986257      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60558839     12.29%     95.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22688419      4.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     492877024                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272165580                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    541858850                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266659069                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294674273                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4770836                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009680                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329157     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94146      1.97%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        192098      4.03%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26675      0.56%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89058      1.87%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140208      2.94%     39.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14220      0.30%     39.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        95223      2.00%     41.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1007      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399415      8.37%     49.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650048     13.63%     63.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1107118     23.21%     86.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       632460     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223911401                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    623479842                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220782647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249163925                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         499914798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        492877024                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43785664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250348                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36316080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    174563460                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.823483                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.026960                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     75871230     43.46%     43.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8713200      4.99%     48.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9882092      5.66%     54.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11282807      6.46%     60.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11535380      6.61%     67.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12376047      7.09%     74.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11960526      6.85%     81.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12771116      7.32%     88.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20171062     11.56%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    174563460                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.814730                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3507437                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3262781                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77031060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32719278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194604058                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               175106321                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193184990                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426551                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.700425                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.700425                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309352420                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225792117                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 473940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619204                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857285                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.804268                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772987                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590566                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       22880636                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065367                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        14034                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760379                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500263981                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182421                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041500                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491045005                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7001082                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724154                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7222576                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10708                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       225911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536654076                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487643803                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600160                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322078159                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.784844                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489529719                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420117003                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182904786                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.427704                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.427704                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570239      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222940165     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11463      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887989     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242293      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715368      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23841118      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652221      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089232      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720640      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062677      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016377      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036228      3.46%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988160      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60589524     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722819      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493086513                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272290443                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542105017                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266773203                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294807679                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4771786                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009677                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1330490     27.88%     27.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94393      1.98%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        192912      4.04%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26918      0.56%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89461      1.87%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            2      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140060      2.94%     39.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14186      0.30%     39.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        94384      1.98%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1003      0.02%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400228      8.39%     49.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       645038     13.52%     63.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1108270     23.23%     86.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634441     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223997617                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    623723459                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220870600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249292054                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500136660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493086513                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43825299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251291                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36389453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    174632381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.823569                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.027251                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     75917524     43.47%     43.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8707803      4.99%     48.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9871712      5.65%     54.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11286637      6.46%     60.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11549479      6.61%     67.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12377130      7.09%     74.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11952029      6.84%     81.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12780901      7.32%     88.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20189166     11.56%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    174632381                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.815926                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3509846                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3315086                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700380                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               175106321                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93354135                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93354135                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94148199                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94148199                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3358889                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3358891                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3495486                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3495488                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 148956086707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 148956086707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 148956086707                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 148956086707                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96713024                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96713026                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97643685                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97643687                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035798                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 44346.832154                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44346.805748                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 42613.841597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42613.817214                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6913                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2439353                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1542                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6977                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.483139                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   349.627777                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1633400                       # number of writebacks
system.cpu0.dcache.writebacks::total          1633400                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1708935                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1708935                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1708935                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1708935                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1649954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1744766                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1744766                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55710301831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55710301831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  59592730183                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59592730183                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017869                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33764.760612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33764.760612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 34155.141826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34155.141826                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1633400                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67841039                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67841039                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2670262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2670264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 132645608946                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 132645608946                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70511301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70511303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 49675.128862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49675.091656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1703560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1703560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       966702                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       966702                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  39848111334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39848111334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 41220.677452                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41220.677452                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25513096                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25513096                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       688627                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688627                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16310477761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16310477761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26201723                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26201723                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23685.504288                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23685.504288                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683252                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683252                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15862190497                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15862190497                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026077                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026077                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 23215.724940                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23215.724940                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794064                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794064                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136597                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136597                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930661                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930661                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146774                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146774                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3882428352                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3882428352                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101876                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101876                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40948.702190                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40948.702190                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.875228                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95928623                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633912                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.711010                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000889                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.874339                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999756                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782783408                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782783408                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36769122                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36769138                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36769122                       # number of overall hits
system.cpu0.icache.overall_hits::total       36769138                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34943                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34945                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34943                       # number of overall misses
system.cpu0.icache.overall_misses::total        34945                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    611970084                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    611970084                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    611970084                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    611970084                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36804065                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36804083                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36804065                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36804083                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000949                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000949                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000949                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000949                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17513.381335                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17512.378996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17513.381335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17512.378996                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30760                       # number of writebacks
system.cpu0.icache.writebacks::total            30760                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3673                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3673                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3673                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3673                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31270                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31270                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    539293167                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    539293167                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    539293167                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    539293167                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17246.343684                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17246.343684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17246.343684                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17246.343684                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30760                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36769122                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36769138                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34943                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34945                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    611970084                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    611970084                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36804065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36804083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000949                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000949                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17513.381335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17512.378996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3673                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3673                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    539293167                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    539293167                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17246.343684                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17246.343684                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.664888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36800410                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31272                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.784664                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.019551                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.645337                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000038                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993448                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993486                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294463936                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294463936                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1092784                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2057800                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813017                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112267                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112267                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572401                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572400                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1092784                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93304                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5125759                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5219063                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3970048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209107968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213078016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1206657                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77226048                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2984132                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008306                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090758                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2959346     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24786      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2984132                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2254422939                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31395766                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1669709473                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12944                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466925                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479869                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12944                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466925                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479869                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18326                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1166986                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1185316                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18326                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1166986                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1185316                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    465927604                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  56069068127                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  56534995731                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    465927604                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  56069068127                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  56534995731                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31270                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1633911                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1665185                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31270                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1633911                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1665185                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586057                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714229                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711822                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586057                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714229                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711822                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 25424.402707                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 48046.050361                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 47696.138187                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 25424.402707                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 48046.050361                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 47696.138187                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1206657                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1206657                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18326                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1166986                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1185312                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18326                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1166986                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1185312                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    459825046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  55680462122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  56140287168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    459825046                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  55680462122                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  56140287168                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586057                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714229                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711820                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586057                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714229                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711820                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 25091.402707                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 47713.050647                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 47363.299425                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 25091.402707                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47713.050647                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 47363.299425                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1206657                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1104955                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1104955                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1104955                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1104955                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558900                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558900                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558900                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558900                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112247                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112247                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112267                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112267                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       361971                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       361971                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18098.550000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18098.550000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69792                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69792                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       502609                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       502609                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14690411880                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14690411880                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572401                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572401                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878071                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878071                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29228.310436                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 29228.310436                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       502609                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       502609                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14523043416                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14523043416                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878071                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878071                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28895.311099                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28895.311099                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12944                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397133                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410077                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18326                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664377                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       682707                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    465927604                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  41378656247                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  41844583851                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31270                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1061510                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1092784                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586057                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625879                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624741                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 25424.402707                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 62281.891527                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61292.155860                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18326                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664377                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       682703                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    459825046                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  41157418706                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  41617243752                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586057                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625879                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624737                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 25091.402707                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61948.891527                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60959.514975                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2425.848593                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3441288                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1209393                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845467                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.386832                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005605                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005593                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   359.813777                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2031.636786                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008395                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087845                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.496005                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.592248                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1005                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1002                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56270817                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56270817                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  58310405216                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31569.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31569.numOps                      0                       # Number of Ops committed
system.cpu0.thread31569.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93345995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93345995                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94140290                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94140290                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3354362                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3354364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3490744                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3490746                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 149603535606                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 149603535606                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 149603535606                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 149603535606                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96700357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96700359                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97631034                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97631036                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034688                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034688                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035754                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035754                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 44599.699021                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44599.672429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 42857.206259                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42857.181704                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7171                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2435852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1589                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6920                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.512901                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   352.001734                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1630603                       # number of writebacks
system.cpu1.dcache.writebacks::total          1630603                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1707975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1707975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1707975                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1707975                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1646387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1646387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1741202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1741202                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55627647564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55627647564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  59562167439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59562167439                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017835                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017835                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 33787.710644                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33787.710644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 34207.500014                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34207.500014                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1630603                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67841908                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67841908                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2667033                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2667035                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 133198886448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 133198886448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70508941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70508943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 49942.721537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49942.684085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1702563                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1702563                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       964470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       964470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  39676914702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39676914702                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 41138.568024                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41138.568024                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25504087                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25504087                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       687329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       687329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16404649158                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16404649158                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26191416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26191416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23867.244301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23867.244301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5412                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5412                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       681917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       681917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15950732862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15950732862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 23391.018059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23391.018059                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794295                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794295                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136382                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136382                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930677                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930677                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.146541                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.146541                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94815                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94815                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3934519875                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3934519875                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101877                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101877                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 41496.808258                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 41496.808258                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.875509                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95916998                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1631115                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.804559                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000889                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.874620                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782679403                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782679403                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           16                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36767933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36767949                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           16                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36767933                       # number of overall hits
system.cpu1.icache.overall_hits::total       36767949                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34346                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34348                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34346                       # number of overall misses
system.cpu1.icache.overall_misses::total        34348                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    610763292                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    610763292                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    610763292                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    610763292                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36802279                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36802297                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36802279                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36802297                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 17782.661504                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17781.626063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 17782.661504                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17781.626063                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30790                       # number of writebacks
system.cpu1.icache.writebacks::total            30790                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3046                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3046                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3046                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3046                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31300                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31300                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    546504282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    546504282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    546504282                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    546504282                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17460.200703                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17460.200703                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17460.200703                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17460.200703                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30790                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           16                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36767933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36767949                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34348                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    610763292                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    610763292                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36802279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36802297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 17782.661504                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17781.626063                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3046                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3046                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    546504282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    546504282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17460.200703                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17460.200703                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.666260                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36799251                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31302                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1175.619801                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.019551                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.646709                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000038                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993451                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993489                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294449678                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294449678                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1090582                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2052872                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812670                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       111515                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       111515                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        571836                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       571835                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1090586                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93394                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5115868                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5209262                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3973888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208749952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212723840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1204149                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77065536                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2978102                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008417                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091356                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2953036     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25066      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2978102                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2250478894                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31427064                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1666668506                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13718                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       465938                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479656                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13718                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       465938                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479656                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17582                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1165180                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1182766                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17582                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1165180                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1182766                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    469776752                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  56049648895                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  56519425647                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    469776752                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  56049648895                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  56519425647                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31300                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1631118                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1662422                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31300                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1631118                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1662422                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561725                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714344                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711472                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561725                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714344                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711472                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 26719.187351                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 48103.854250                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 47785.805178                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 26719.187351                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 48103.854250                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 47785.805178                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1204149                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1204149                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17582                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1165180                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1182762                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17582                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1165180                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1182762                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    463921946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  55661645620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  56125567566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    463921946                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  55661645620                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  56125567566                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561725                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714344                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711469                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561725                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714344                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711469                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 26386.187351                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 47770.855679                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 47452.968193                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 26386.187351                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 47770.855679                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 47452.968193                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1204149                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1103072                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1103072                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1103072                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1103072                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557868                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557868                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557868                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557868                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       111512                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       111512                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       111515                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       111515                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69485                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69485                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502351                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502351                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14783510689                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14783510689                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       571836                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       571836                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878488                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878488                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29428.647876                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29428.647876                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502351                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502351                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14616228139                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14616228139                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878488                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878488                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29095.648539                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29095.648539                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13718                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396453                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410171                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17582                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       662829                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       680415                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    469776752                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  41266138206                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  41735914958                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31300                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1059282                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1090586                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561725                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.625734                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.623899                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 26719.187351                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 62257.593144                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61338.910750                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17582                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       662829                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       680411                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    463921946                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  41045417481                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  41509339427                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561725                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.625734                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623895                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 26386.187351                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61924.595154                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61006.273307                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2402.767280                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3434872                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1206780                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.846312                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    33.947327                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005604                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005592                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   346.923656                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2021.885100                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008288                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084698                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493624                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586613                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1456                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56165084                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56165084                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  58310405216                       # Cumulative time (in ticks) in various power states
system.cpu1.thread2806.numInsts                     0                       # Number of Instructions committed
system.cpu1.thread2806.numOps                       0                       # Number of Ops committed
system.cpu1.thread2806.numMemRefs                   0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93377541                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93377541                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94171905                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94171905                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3365090                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3365092                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3501389                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3501391                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 148186654549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 148186654549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 148186654549                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 148186654549                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96742631                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96742633                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97673294                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97673296                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034784                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034784                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035848                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035848                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 44036.461001                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44036.434828                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 42322.248270                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42322.224096                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6756                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2410875                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1479                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7127                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.567951                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   338.273467                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1637941                       # number of writebacks
system.cpu2.dcache.writebacks::total          1637941                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1711443                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1711443                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1711443                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1711443                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1653647                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1653647                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1748456                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1748456                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56134523158                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56134523158                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  59969628547                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  59969628547                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017901                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017901                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 33945.892417                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33945.892417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 34298.620352                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34298.620352                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1637941                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67848233                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67848233                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2675934                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2675936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 131663568969                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 131663568969                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70524167                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70524169                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.037944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 49202.846172                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49202.809398                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1706150                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1706150                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       969784                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       969784                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  40057316919                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  40057316919                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013751                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013751                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 41305.400913                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41305.400913                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25529308                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25529308                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       689156                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       689156                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16523085580                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16523085580                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26218464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26218464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026285                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026285                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23975.827795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23975.827795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5293                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5293                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       683863                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       683863                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16077206239                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16077206239                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026083                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026083                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 23509.396237                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23509.396237                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794364                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794364                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136299                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136299                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930663                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930663                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146454                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146454                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94809                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94809                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3835105389                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3835105389                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101873                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101873                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 40450.857925                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 40450.857925                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.876429                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           95955439                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1638453                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.564658                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000888                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.875542                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999757                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          471                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783024821                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783024821                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36774470                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36774486                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36774470                       # number of overall hits
system.cpu2.icache.overall_hits::total       36774486                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34972                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34974                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34972                       # number of overall misses
system.cpu2.icache.overall_misses::total        34974                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    633048984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    633048984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    633048984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    633048984                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36809442                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36809460                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36809442                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36809460                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 18101.595105                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18100.559959                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 18101.595105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18100.559959                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30790                       # number of writebacks
system.cpu2.icache.writebacks::total            30790                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3672                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3672                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3672                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3672                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31300                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31300                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31300                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31300                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    557425350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    557425350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    557425350                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    557425350                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17809.116613                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17809.116613                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17809.116613                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17809.116613                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30790                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36774470                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36774486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34972                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34974                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    633048984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    633048984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36809442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36809460                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 18101.595105                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18100.559959                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3672                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3672                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31300                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31300                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    557425350                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    557425350                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17809.116613                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17809.116613                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.663945                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36805788                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31302                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.828637                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.019543                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.644402                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000038                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993446                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993484                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294506982                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294506982                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1095889                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2060949                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       806369                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       111335                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       111335                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        573867                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       573866                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1095894                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93394                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5137523                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5230917                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3973888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    209689216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           213663104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1198587                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               76709568                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2979707                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007533                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086465                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2957261     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22446      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2979707                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2260200491                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31460596                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1673922296                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12978                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477178                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490156                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12978                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477178                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490156                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18322                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1161279                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1179605                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18322                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1161279                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1179605                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    483470712                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  56406431751                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  56889902463                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    483470712                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  56406431751                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  56889902463                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31300                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1638457                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1669761                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31300                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1638457                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1669761                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585367                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.708764                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.706451                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585367                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.708764                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.706451                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 26387.441982                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 48572.678703                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 48227.925842                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 26387.441982                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 48572.678703                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 48227.925842                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1198587                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1198587                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18322                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1161279                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1179601                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18322                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1161279                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1179601                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    477369486                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  56019727842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  56497097328                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    477369486                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  56019727842                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  56497097328                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585367                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.708764                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.706449                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585367                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.708764                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.706449                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 26054.441982                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 48239.680423                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 47895.091076                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 26054.441982                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 48239.680423                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 47895.091076                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1198587                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1113883                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1113883                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1113883                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1113883                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       554548                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       554548                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       554548                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       554548                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       111333                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       111333                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       111335                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       111335                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73718                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73718                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       500149                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       500149                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14894471282                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14894471282                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       573867                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       573867                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871542                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871542                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29780.068104                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29780.068104                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       500149                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       500149                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14727921998                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14727921998                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871542                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871542                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 29447.068770                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 29447.068770                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12978                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403460                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416438                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18322                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       661130                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       679456                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    483470712                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  41511960469                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  41995431181                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31300                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1064590                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1095894                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585367                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.621018                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620002                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 26387.441982                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 62789.406726                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61807.432977                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18322                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       661130                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       679452                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    477369486                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  41291805844                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  41769175330                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585367                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.621018                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.619998                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 26054.441982                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 62456.409245                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61474.799294                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2473.230414                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3449521                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1201342                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.871390                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    30.902409                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005596                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.005583                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   361.226285                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2081.090541                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007545                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088190                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508079                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603816                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2755                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1554                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.672607                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56393918                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56393918                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  58310405216                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31569.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31569.numOps                      0                       # Number of Ops committed
system.cpu2.thread31569.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93423456                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93423456                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94218340                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94218340                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3382834                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3382836                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3518597                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3518599                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 147872835003                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 147872835003                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 147872835003                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 147872835003                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806290                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806292                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97736937                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97736939                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034944                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034944                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.036001                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036001                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43712.708044                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43712.682200                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 42026.078861                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42026.054973                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6716                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2860448                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1463                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7593                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.590567                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   376.721717                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645886                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645886                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1719968                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1719968                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1719968                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1719968                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662866                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662866                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757686                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757686                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  54346241550                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54346241550                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  58145775879                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58145775879                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 32682.273587                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32682.273587                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 33080.866480                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33080.866480                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645886                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67864222                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67864222                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2689517                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2689519                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 131238940023                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 131238940023                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70553739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70553741                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 48796.471643                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 48796.435356                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1714503                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1714503                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975014                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975014                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38182712067                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38182712067                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 39161.193652                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39161.193652                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559234                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559234                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693317                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693317                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16633894980                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16633894980                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026410                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026410                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23991.759873                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23991.759873                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5465                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5465                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687852                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687852                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16163529483                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16163529483                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23498.557078                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23498.557078                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794884                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794884                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135763                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135763                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930647                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930647                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145880                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145880                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3799534329                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3799534329                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 40071.022242                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 40071.022242                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.876643                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96011216                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646398                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.315921                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000887                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.875756                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999757                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          427                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783541910                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783541910                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36790111                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36790127                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36790111                       # number of overall hits
system.cpu3.icache.overall_hits::total       36790127                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34359                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34361                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34359                       # number of overall misses
system.cpu3.icache.overall_misses::total        34361                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    573733692                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    573733692                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    573733692                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    573733692                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824470                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824488                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824470                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824488                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16698.206933                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16697.235005                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16698.206933                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16697.235005                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30790                       # number of writebacks
system.cpu3.icache.writebacks::total            30790                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3059                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3059                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3059                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3059                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31300                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31300                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31300                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31300                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    515776041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    515776041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    515776041                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    515776041                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 16478.467764                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16478.467764                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 16478.467764                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16478.467764                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30790                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36790111                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36790127                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34359                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34361                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    573733692                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    573733692                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16698.206933                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16697.235005                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3059                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3059                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31300                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31300                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    515776041                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    515776041                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 16478.467764                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16478.467764                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.671957                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821429                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31302                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.328318                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.019540                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.652418                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000038                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993462                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993500                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294627206                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294627206                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101135                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075665                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805834                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112650                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112650                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576565                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576565                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101135                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93394                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5163982                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257376                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3973888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210706176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214680064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204823                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77108672                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995181                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007469                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086100                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972810     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22371      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995181                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271214140                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31465908                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682311522                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13734                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477856                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491590                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13734                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477856                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491590                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17566                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168540                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186110                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17566                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168540                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186110                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    438972254                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  54570118244                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  55009090498                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    438972254                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  54570118244                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  55009090498                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31300                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646396                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677700                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31300                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646396                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677700                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561214                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709756                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706986                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561214                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709756                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706986                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 24989.881248                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 46699.401171                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 46377.730984                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 24989.881248                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 46699.401171                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 46377.730984                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204823                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204823                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17566                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168540                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186106                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17566                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168540                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186106                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    433122776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  54180994424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  54614117200                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    433122776                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  54180994424                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  54614117200                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561214                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709756                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706983                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561214                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709756                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706983                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 24656.881248                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46366.401171                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 46044.887388                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 24656.881248                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 46366.401171                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 46044.887388                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204823                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122840                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122840                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122840                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122840                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112648                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112648                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112650                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112650                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73532                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73532                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503033                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503033                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14972505502                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14972505502                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576565                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576565                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872465                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872465                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29764.459791                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29764.459791                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503033                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503033                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14804995513                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14804995513                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872465                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872465                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29431.459791                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29431.459791                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13734                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404324                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418058                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17566                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665507                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683077                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    438972254                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  39597612742                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  40036584996                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31300                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069831                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101135                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561214                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622067                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620339                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 24989.881248                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 59499.919222                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 58612.111074                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17566                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665507                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683073                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    433122776                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  39375998911                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  39809121687                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561214                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622067                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620335                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 24656.881248                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 59166.919222                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58279.454300                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2450.348141                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466582                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207468                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870951                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    27.759105                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005577                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.005575                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   349.012268                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2073.565617                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006777                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085208                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.506242                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598230                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1644                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56672940                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56672940                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  58310405216                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2725646                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4296721                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918668                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            391896                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2008142                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2008139                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2725655                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3552976                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3545091                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3535651                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555122                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14188840                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151527680                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151188416                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    150786688                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151616512                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                605119296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            886081                       # Total snoops (count)
system.l3bus.snoopTraffic                    31627840                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5628602                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5628602    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5628602                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4727478992                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           790941987                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           789323681                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           787198199                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791342626                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16884                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930210                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16129                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       929809                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16871                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       920990                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16111                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923081                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3770085                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16884                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930210                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16129                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       929809                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16871                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       920990                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16111                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923081                       # number of overall hits
system.l3cache.overall_hits::total            3770085                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       236776                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1453                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       235371                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1451                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       240289                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245459                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            963712                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       236776                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1453                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       235371                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1451                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       240289                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245459                       # number of overall misses
system.l3cache.overall_misses::total           963712                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    149679835                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  37923519703                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    167350477                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  37915403668                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    167429730                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  38417092120                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    136868324                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  36522124309                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 151399468166                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    149679835                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  37923519703                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    167350477                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  37915403668                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    167429730                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  38417092120                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    136868324                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  36522124309                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 151399468166                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18326                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1166986                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17582                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1165180                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18322                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1161279                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17566                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168540                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4733797                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18326                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1166986                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17582                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1165180                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18322                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1161279                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17566                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168540                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4733797                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.078686                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202895                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082641                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.202004                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079194                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.206918                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082830                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210056                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203581                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.078686                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202895                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082641                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.202004                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079194                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.206918                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082830                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210056                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203581                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 103800.162968                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 160166.231810                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 115175.827254                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 161087.830141                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 115389.200551                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 159878.696570                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94067.576632                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 148791.139494                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 157100.324751                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 103800.162968                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 160166.231810                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 115175.827254                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 161087.830141                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 115389.200551                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 159878.696570                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94067.576632                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 148791.139494                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 157100.324751                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         494185                       # number of writebacks
system.l3cache.writebacks::total               494185                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       236776                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1453                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       235371                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1451                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       240289                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245459                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       963696                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       236776                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1453                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       235371                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1451                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       240289                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245459                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       963696                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    140076115                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  36346598203                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    157673497                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36347866108                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    157766070                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  36816787360                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    127178024                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  34887367369                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 144981312746                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    140076115                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  36346598203                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    157673497                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36347866108                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    157766070                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  36816787360                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    127178024                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  34887367369                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 144981312746                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.078686                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202895                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082641                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.202004                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079194                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.206918                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082830                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210056                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203578                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.078686                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202895                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082641                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.202004                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079194                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.206918                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082830                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210056                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203578                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97140.162968                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 153506.259938                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108515.827254                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 154427.971619                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 108729.200551                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 153218.779719                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87407.576632                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 142131.139494                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 150442.995245                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97140.162968                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 153506.259938                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108515.827254                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 154427.971619                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 108729.200551                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 153218.779719                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87407.576632                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 142131.139494                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 150442.995245                       # average overall mshr miss latency
system.l3cache.replacements                    886081                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3802536                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3802536                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3802536                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3802536                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918668                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918668                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918668                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918668                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470159                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470175                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       466846                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468237                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875417                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32450                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32176                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        33303                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34796                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         132725                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5919415278                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   6013769624                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   6182252635                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   6227672744                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  24343110281                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       502609                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502351                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       500149                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503033                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2008142                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064563                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.064051                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.066586                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069172                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066093                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 182416.495470                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 186902.337892                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 185636.508273                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 178976.685366                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 183410.135852                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32450                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32176                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        33303                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34796                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       132725                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5703304938                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5799484124                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5960454655                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5995931384                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  23459175101                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064563                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.064051                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.066586                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069172                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066093                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 175756.700709                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 180242.544878                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 178976.508273                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 172316.685366                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 176750.236210                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16884                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460051                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16129                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       459634                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16871                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       454144                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16111                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454844                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1894668                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204326                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1453                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       203195                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       206986                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210663                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       830987                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    149679835                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  32004104425                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    167350477                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31901634044                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    167429730                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  32234839485                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    136868324                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  30294451565                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 127056357885                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18326                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664377                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17582                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       662829                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18322                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       661130                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17566                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665507                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2725655                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.078686                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307545                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082641                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.306557                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079194                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.313079                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082830                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316545                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.304876                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103800.162968                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 156632.559855                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 115175.827254                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 157000.093723                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 115389.200551                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 155734.395007                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94067.576632                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 143805.279356                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 152898.129435                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204326                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1453                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       203195                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1451                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       206986                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210663                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       830971                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    140076115                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30643293265                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    157673497                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30548381984                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    157766070                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30856332705                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    127178024                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  28891435985                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 121522137645                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.078686                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307545                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082641                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.306557                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079194                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.313079                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082830                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316545                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.304870                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97140.162968                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 149972.559855                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 108515.827254                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 150340.224828                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 108729.200551                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 149074.491536                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87407.576632                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 137145.279356                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 146241.129528                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58449.058763                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8491316                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4721076                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798598                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146453002047                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58449.058763                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.891862                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.891862                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64883                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          642                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3870                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        38549                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        21822                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.990036                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156001524                       # Number of tag accesses
system.l3cache.tags.data_accesses           156001524                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    494179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    236776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    235371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    240286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003566361086                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1761081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472892                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      963694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494179                       # Number of write requests accepted
system.mem_ctrls.readBursts                    963694                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494179                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                963694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494179                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  156779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  142716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  122474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  116796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  21697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  27835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  30538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  32942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  39098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  39405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  15104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  12080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   9723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   6334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                   860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                   718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     5                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.560853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.968392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29585     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.695398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.581108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.523530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24907     84.16%     84.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      0.49%     84.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1730      5.85%     90.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              982      3.32%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              527      1.78%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              353      1.19%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              199      0.67%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              167      0.56%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              150      0.51%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               87      0.29%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               64      0.22%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               47      0.16%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               35      0.12%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               34      0.11%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               20      0.07%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               24      0.08%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               19      0.06%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               10      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               15      0.05%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                6      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               11      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               15      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                5      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::113               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61676416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31627456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1057.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    542.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58310333631                       # Total gap between requests
system.mem_ctrls.avgGap                      39996.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15153664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15063744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        92864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15378304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15709184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31623488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1582701.815072597470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 259879199.005290776491                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1594775.129889378557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 258337107.430965542793                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1592579.981740872841                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 263731684.005918264389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1596970.278037884273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 269406141.969805479050                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 542330008.847591280937                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       236776                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1453                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       235371                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       240287                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245459                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       494179                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     85992496                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  27451734894                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    103163141                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  27506725252                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    103337608                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  27791881999                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     72623509                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  25667586504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3231882479862                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     59634.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    115939.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     71000.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    116865.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     71218.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    115661.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     49913.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    104569.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6539902.50                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           571800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9141                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     7020                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  35587                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15153600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15063424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        92864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15378304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15709376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61676992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       371776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31627456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31627456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       236775                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1453                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       235366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       240286                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         963703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       494179                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        494179                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1582702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    259878101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1594775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    258331620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1592580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    263731684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1596970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    269409435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1057735428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1582702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1594775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1592580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1596970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6375808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    542398058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       542398058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    542398058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1582702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    259878101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1594775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    258331620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1592580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    263731684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1596970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    269409435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1600133487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               963690                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              494117                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        29718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        30007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        30642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        30454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        29898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        16060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        16272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        16154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        14995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        14831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        14889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        15587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        15497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15296                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             91926179923                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3211015080                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       108783045403                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                95389.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          112881.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              705425                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             180499                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       571859                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.144999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.030994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   202.120941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       353526     61.82%     61.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       111863     19.56%     81.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41126      7.19%     88.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21723      3.80%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11093      1.94%     94.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11589      2.03%     96.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4388      0.77%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5380      0.94%     98.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11171      1.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       571859                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61676160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31623488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1057.721160                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              542.330009                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1783561250.015993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2371122303.547192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4053555992.774427                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1857136768.032001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20787591296.134193                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31275069090.351467                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14034425039.580553                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  76162461740.434662                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1306.155366                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21126168992                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5251750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31932486224                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             830980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       494179                       # Transaction distribution
system.membus.trans_dist::CleanEvict           391896                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132725                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132723                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         830985                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2813488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2813488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2813488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93304448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93304448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93304448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            963710                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  963710    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              963710                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1274224758                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1756623347                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38182620                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30611794                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554858                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18151821                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18124915                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851772                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968459                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           46                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2008178                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981006                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        27172                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1535                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38877385                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554439                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    169382708                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.693144                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.409919                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     87739463     51.80%     51.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13877611      8.19%     59.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3422274      2.02%     62.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7179816      4.24%     66.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5746668      3.39%     69.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3964527      2.34%     71.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2805863      1.66%     73.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2905928      1.72%     75.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41740558     24.64%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    169382708                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249850171                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456172052                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95448401                       # Number of memory references committed
system.switch_cpus0.commit.loads             69287690                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33065503                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252930147                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282275016                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206187582     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65053134     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185423      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521235      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54102267     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19639476      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456172052                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41740558                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8330119                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     93165233                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60007807                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12360709                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724568                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17520767                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3947                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511628427                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        20041                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77833122                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30580285                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24083                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11392                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1224064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284763638                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38182620                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22074380                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            172609230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3518                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        23186                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36804065                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    174588440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.004744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.485042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        88497222     50.69%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5305053      3.04%     53.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4936225      2.83%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8472308      4.85%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4968039      2.85%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6444243      3.69%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5156994      2.95%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5503076      3.15%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45305280     25.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    174588440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.218054                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.626233                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36807880                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3886                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735559                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1654                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10876                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543258                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005229                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8425                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  58310415216                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724568                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13181287                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40775389                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67096083                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     52811109                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506548057                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1539348                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12156053                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14214575                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23776861                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535658696                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163371696                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434672335                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323017412                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486070299                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49588397                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55739894                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               620602435                       # The number of ROB reads
system.switch_cpus0.rob.writes              995308549                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249850171                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456172052                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38181014                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30610979                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554928                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18149169                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18122181                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851299                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968557                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007575                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981501                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26074                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1565                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38894972                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554080                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    169357122                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.693252                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.409802                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     87716357     51.79%     51.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13878776      8.19%     59.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3422567      2.02%     62.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7179308      4.24%     66.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5748831      3.39%     69.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3969648      2.34%     71.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2804951      1.66%     73.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907244      1.72%     75.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41729440     24.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    169357122                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249820325                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456121332                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95431853                       # Number of memory references committed
system.switch_cpus1.commit.loads             69281459                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33061951                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252901284                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282236759                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156940      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206165852     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10833      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65040768     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185376      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521231      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54096083     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19629163      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456121332                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41729440                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8304949                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     93173245                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60007370                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12355201                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724132                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17517871                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3946                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511604504                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        20113                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77831420                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30570961                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                23907                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11386                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1199738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284750509                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38181014                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22072239                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            172613729                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1456022                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3094                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        20328                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36802279                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    174564901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.005102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.485118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        88476867     50.68%     50.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5305515      3.04%     53.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4933597      2.83%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8472026      4.85%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4966219      2.84%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6444510      3.69%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5157427      2.95%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5505439      3.15%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45303301     25.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    174564901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.218045                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.626158                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36805657                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3450                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323677                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7741467                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1579                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10878                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6547917                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005288                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8431                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  58310415216                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724132                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13155970                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40552554                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67091380                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     53040861                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506523011                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1533535                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12099304                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14262240                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      23967375                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535632914                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163343508                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434664268                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323014062                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486014741                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49618127                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55720561                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               620554834                       # The number of ROB reads
system.switch_cpus1.rob.writes              995244432                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249820325                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456121332                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38185940                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30616864                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       554977                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18157048                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18130252                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852421                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968441                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007322                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1981045                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26277                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1501                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38860141                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554433                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    169360088                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.694002                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.410045                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     87696950     51.78%     51.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13880231      8.20%     59.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3428622      2.02%     62.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7182730      4.24%     66.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5746212      3.39%     69.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3962510      2.34%     71.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2810273      1.66%     73.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2908782      1.72%     75.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41743778     24.65%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    169360088                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249898939                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456256399                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95475951                       # Number of memory references committed
system.switch_cpus2.commit.loads             69298513                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33071247                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         252978930                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282337815                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157053      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206222919     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10856      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65074534     14.26%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185547      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521278      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54112966     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19656160      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456256399                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41743778                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8348854                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     93112421                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60014239                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12363555                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        724387                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17526042                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3943                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511693114                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20388                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77842207                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30596245                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24322                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11396                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1232069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284795399                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38185940                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22079738                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            172575261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1456522                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         3388                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        24481                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36809442                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    174563460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.005478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.485175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        88465419     50.68%     50.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5303893      3.04%     53.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4935718      2.83%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8474303      4.85%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4968761      2.85%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6444728      3.69%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5157413      2.95%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5500527      3.15%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45312698     25.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    174563460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.218073                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.626414                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36813122                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3751                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320152                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7732542                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1622                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10649                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6541826                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004807                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8572                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  58310415216                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        724387                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13200202                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40221909                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67105957                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53311001                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506613459                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1558426                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12119275                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14320487                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      24176405                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535730606                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163508287                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434742574                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323027046                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486161869                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49568661                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55723507                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               620643698                       # The number of ROB reads
system.switch_cpus2.rob.writes              995440468                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249898939                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456256399                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38201973                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30633104                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555423                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171847                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144848                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851424                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968498                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2006926                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981604                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25322                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1550                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38895078                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554171                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    169424389                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.694055                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.409961                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     87725305     51.78%     51.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13882398      8.19%     59.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3434711      2.03%     62.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7186409      4.24%     66.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5752646      3.40%     69.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3966338      2.34%     71.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2809114      1.66%     73.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909089      1.72%     75.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41758379     24.65%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    169424389                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535589                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324057                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082920                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088999                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469133                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294733     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125216     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185749      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138308     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690205      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438660                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41758379                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8321912                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     93176176                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60044592                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12365543                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724154                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539523                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3938                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511928734                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20348                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873853                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631770                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24757                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11409                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1201490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284938609                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38201973                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22094950                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            172682389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456060                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2676                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        17795                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824470                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    174632381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.005821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.485203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        88491290     50.67%     50.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5302295      3.04%     53.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4945035      2.83%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8471230      4.85%     61.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4977899      2.85%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6441617      3.69%     67.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5166426      2.96%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5503331      3.15%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45333258     25.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    174632381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.218164                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.627232                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827429                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3029                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204624786699                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321281                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741306                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10708                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6548843                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005232                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8977                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  58310415216                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724154                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13176490                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40138386                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67135535                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     53457812                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506843982                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1555183                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12428359                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14208267                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24448725                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535980187                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164023664                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435023017                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323071503                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355501                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49624652                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55765041                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               620910596                       # The number of ROB reads
system.switch_cpus3.rob.writes              995879520                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438660                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
