============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  11:44:09 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_178_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g203/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2682     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_177_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g200/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2682     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_176_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g201/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2682     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_175_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g202/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2682     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_174_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g199/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2682     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_173_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g196/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2682     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del_172_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g197/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2682     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-1432 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1682                  
             Slack:=   -1432                  

Exceptions/Constraints:
  output_delay             500             ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    231    1231    73      1    3.3  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     71    1302    31      1   21.8  NBUFFX32_RVT   fifomem/g198/Y             
   1380    2682   893      1 1433.5  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2682     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-1428 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
      Output Delay:-     500                  
     Required Time:=    1250                  
      Launch Clock:-    1000                  
         Data Path:-    1678                  
             Slack:=   -1428                  

Exceptions/Constraints:
  output_delay             500             ou_del_179_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3    1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     91    1298    31      1   21.8  IBUFFX16_RVT rptr_empty/fopt3866/Y     
   1380    2678   893      1 1433.5  D8I1025_NS   io_t_rempty/PADIO         
      0    2678     -      -      -  (port)       rempty                    
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_157_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[2]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_156_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[3]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[7]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_154_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[5]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_158_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[1]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_153_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[6]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_155_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[4]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-513 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     375            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1375         1000     
                                              
             Setup:-      95                  
     Required Time:=    1280                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     392                  
             Slack:=    -513                  

Exceptions/Constraints:
  input_delay             400             in_del_159_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   wdata_in[0]           
    392    1792   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    1792     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-380 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     134                  
     Required Time:=    1616                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     596                  
             Slack:=    -380                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     76    1874    50      4    2.2  AND2X1_RVT   wptr_full/g7415__7894/Y  
     63    1936    28      1    0.5  AND3X1_RVT   wptr_full/g3597__7895/Y  
     60    1996    47      4    2.5  AO21X1_RVT   wptr_full/g3595__7861/Y  
      0    1996     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-380 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     134                  
     Required Time:=    1616                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     596                  
             Slack:=    -380                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     76    1874    50      4    2.2  AND2X1_RVT   wptr_full/g7415__7894/Y 
     63    1936    28      1    0.5  AND3X1_RVT   wptr_full/g3597__7895/Y 
     60    1996    47      4    2.5  AO21X1_RVT   wptr_full/g3595__7861/Y 
      0    1996     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-376 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     129                  
     Required Time:=    1621                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     597                  
             Slack:=    -376                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     68    1866    75      1    0.6  NAND3X0_RVT  wptr_full/g1/Y           
    103    1970    40      4    2.5  AO21X1_RVT   wptr_full/g3595__7861/Y  
     27    1997    25      1    0.5  INVX0_RVT    wptr_full/g3592/Y        
      0    1997     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-375 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      96                  
     Required Time:=    1654                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     629                  
             Slack:=    -375                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     76    1874    50      4    2.2  AND2X1_RVT   wptr_full/g7415__7894/Y  
     58    1932    30      1    1.3  AND2X1_RVT   wptr_full/g7893/Y        
     97    2029    35      2    1.4  XOR2X2_RVT   wptr_full/g46/Y          
      0    2029     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-367 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     129                  
     Required Time:=    1621                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     588                  
             Slack:=    -367                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     76    1874    50      4    2.2  AND2X1_RVT   wptr_full/g7415__7894/Y  
     23    1897    28      1    0.5  INVX0_RVT    wptr_full/g7897/Y        
     64    1961    39      4    2.5  AO22X1_RVT   wptr_full/g3598__7896/Y  
     27    1988    25      1    0.5  INVX0_RVT    wptr_full/g3596/Y        
      0    1988     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-363 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     585                  
             Slack:=    -363                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                            
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT                  
     80    1878    48      2    1.3  AND3X1_RVT   wptr_full/g3603__7909/Y         
     25    1903    30      2    1.0  INVX1_RVT    wptr_full/g7968/Y               
     57    1960    30      2    1.3  AO22X1_RVT   wptr_full/g3590__8428_dup7908/Y 
     26    1985    23      2    1.0  INVX1_RVT    wptr_full/g7870/Y               
      0    1985     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI        
#---------------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-363 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     585                  
             Slack:=    -363                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                            
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT                  
     80    1878    48      2    1.3  AND3X1_RVT   wptr_full/g3603__7909/Y         
     25    1903    30      2    1.0  INVX1_RVT    wptr_full/g7968/Y               
     57    1960    30      2    1.3  AO22X1_RVT   wptr_full/g3590__8428_dup7908/Y 
     26    1985    23      2    1.0  INVX1_RVT    wptr_full/g7870/Y               
      0    1985     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI        
#---------------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-358 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     134                  
     Required Time:=    1616                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     573                  
             Slack:=    -358                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     76    1874    50      4    2.2  AND2X1_RVT   wptr_full/g7415__7894/Y  
    100    1973    47      4    2.5  AO22X1_RVT   wptr_full/g3598__7896/Y  
      0    1973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-357 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     134                  
     Required Time:=    1616                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     573                  
             Slack:=    -357                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     76    1874    50      4    2.2  AND2X1_RVT   wptr_full/g7415__7894/Y 
    100    1973    47      4    2.5  AO22X1_RVT   wptr_full/g3598__7896/Y 
      0    1973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-355 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     577                  
             Slack:=    -355                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     73    1871    47      3    1.8  AND2X1_RVT   wptr_full/g2/Y           
     25    1895    30      2    1.0  INVX1_RVT    wptr_full/g7917/Y        
     56    1952    29      2    1.3  AO22X1_RVT   wptr_full/g3601__7918/Y  
     25    1977    22      2    1.0  INVX1_RVT    wptr_full/g7876/Y        
      0    1977     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-355 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     577                  
             Slack:=    -355                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     73    1871    47      3    1.8  AND2X1_RVT   wptr_full/g2/Y           
     25    1895    30      2    1.0  INVX1_RVT    wptr_full/g7917/Y        
     56    1952    29      2    1.3  AO22X1_RVT   wptr_full/g3601__7918/Y  
     25    1977    22      2    1.0  INVX1_RVT    wptr_full/g7876/Y        
      0    1977     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-351 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     130                  
     Required Time:=    1620                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     572                  
             Slack:=    -351                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     40    1838    84      1    0.6  NAND2X0_RVT  wptr_full/g7920/Y        
    106    1943    39      4    2.3  AO21X1_RVT   wptr_full/g16/Y          
     28    1972    26      2    1.0  INVX1_RVT    wptr_full/g7923/Y        
      0    1972     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-351 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     130                  
     Required Time:=    1620                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     572                  
             Slack:=    -351                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     40    1838    84      1    0.6  NAND2X0_RVT  wptr_full/g7920/Y        
    106    1943    39      4    2.3  AO21X1_RVT   wptr_full/g16/Y          
     28    1972    26      2    1.0  INVX1_RVT    wptr_full/g7923/Y        
      0    1972     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-351 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     131                  
     Required Time:=    1619                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     570                  
             Slack:=    -351                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     82    1880    49      2    1.5  AND3X1_RVT   wptr_full/g36/Y         
     90    1970    38      2    1.3  AO22X1_RVT   wptr_full/g3594__7903/Y 
      0    1970     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-349 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     131                  
     Required Time:=    1619                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     568                  
             Slack:=    -349                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                            
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT                  
     80    1878    48      2    1.3  AND3X1_RVT   wptr_full/g3603__7909/Y         
     90    1968    38      2    1.3  AO22X1_RVT   wptr_full/g3590__8428_dup7908/Y 
      0    1968     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D         
#---------------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-340 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     131                  
     Required Time:=    1619                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     560                  
             Slack:=    -340                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     73    1871    47      3    1.8  AND2X1_RVT   wptr_full/g2/Y          
     89    1960    38      2    1.3  AO22X1_RVT   wptr_full/g3601__7918/Y 
      0    1960     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-337 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     130                  
     Required Time:=    1620                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     557                  
             Slack:=    -337                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                            
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT                  
     73    1871    47      3    1.8  AND2X1_RVT   wptr_full/g2/Y                  
     87    1957    35      2    1.0  AO22X1_RVT   wptr_full/g3601__5122_dup7915/Y 
      0    1957     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D         
#---------------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-336 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      92                  
     Required Time:=    1658                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     594                  
             Slack:=    -336                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     82    1880    49      2    1.5  AND3X1_RVT   wptr_full/g36/Y          
     90    1970    38      2    1.3  AO22X1_RVT   wptr_full/g3594__7903/Y  
     24    1994    26      2    1.0  INVX1_RVT    wptr_full/g7906/Y        
      0    1994     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-336 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      92                  
     Required Time:=    1658                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     594                  
             Slack:=    -336                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     82    1880    49      2    1.5  AND3X1_RVT   wptr_full/g36/Y          
     90    1970    38      2    1.3  AO22X1_RVT   wptr_full/g3594__7903/Y  
     24    1994    26      2    1.0  INVX1_RVT    wptr_full/g7906/Y        
      0    1994     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-329 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      92                  
     Required Time:=    1658                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     587                  
             Slack:=    -329                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     82    1880    49      2    1.5  AND3X1_RVT   wptr_full/g36/Y         
    106    1987    34      2    1.0  HADDX1_RVT   wptr_full/g40/SO        
      0    1987     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-323 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     104                  
     Required Time:=    1646                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     569                  
             Slack:=    -323                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     39    1837    78      2    1.1  INVX0_RVT    wptr_full/g3645/Y        
    132    1969    53      3    2.3  AO222X1_RVT  wptr_full/g109/Y         
      0    1969     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-323 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     104                  
     Required Time:=    1646                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     569                  
             Slack:=    -323                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     39    1837    78      2    1.1  INVX0_RVT    wptr_full/g3645/Y        
    132    1969    53      3    2.3  AO222X1_RVT  wptr_full/g109/Y         
      0    1969     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-319 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      98                  
     Required Time:=    1652                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     572                  
             Slack:=    -319                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     68    1866    44      1    1.3  AND2X1_RVT   wptr_full/g188/Y         
    106    1972    39      3    2.3  XOR2X2_RVT   wptr_full/g184/Y         
      0    1972     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-319 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      98                  
     Required Time:=    1652                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     572                  
             Slack:=    -319                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     68    1866    44      1    1.3  AND2X1_RVT   wptr_full/g7990/Y        
    106    1972    39      3    2.3  XOR2X2_RVT   wptr_full/g3593__7989/Y  
      0    1972     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-319 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      98                  
     Required Time:=    1652                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     572                  
             Slack:=    -319                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     68    1866    44      1    1.3  AND2X1_RVT   wptr_full/g7990/Y        
    106    1972    39      3    2.3  XOR2X2_RVT   wptr_full/g3593__7989/Y  
      0    1972     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-319 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      98                  
     Required Time:=    1652                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     572                  
             Slack:=    -319                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     68    1866    44      1    1.3  AND2X1_RVT   wptr_full/g188/Y         
    106    1972    39      3    2.3  XOR2X2_RVT   wptr_full/g184/Y         
      0    1972     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-318 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      96                  
     Required Time:=    1654                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     571                  
             Slack:=    -318                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                     
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT           
     66    1864    42      1    1.0  AND2X1_RVT   wptr_full/g3631__6417/Y  
    108    1971    36      2    1.4  HADDX1_RVT   wptr_full/g3679__6783/SO 
      0    1971     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-316 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     133                  
     Required Time:=    1617                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     533                  
             Slack:=    -316                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     72    1870    42      1    0.5  AND3X1_RVT   wptr_full/g41/Y         
     63    1933    46      4    2.3  AO21X1_RVT   wptr_full/g16/Y         
      0    1933     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-316 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     133                  
     Required Time:=    1617                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     533                  
             Slack:=    -316                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)    winc                    
    398    1798   184     23    8.4  I1025_NS     io_b_winc/DOUT          
     72    1870    42      1    0.5  AND3X1_RVT   wptr_full/g41/Y         
     63    1933    46      4    2.3  AO21X1_RVT   wptr_full/g16/Y         
      0    1933     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-312 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     133                  
     Required Time:=    1617                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     529                  
             Slack:=    -312                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2574.1  (arrival)    winc                    
    311    1711   164     23    8.3  I1025_NS     io_b_winc/DOUT          
    121    1832    46      2    1.3  AND3X1_RVT   wptr_full/g3603__7909/Y 
     32    1864    31      2    1.2  INVX1_RVT    wptr_full/g7968/Y       
     65    1929    46      2    1.0  AO22X1_RVT   wptr_full/g26/Y         
      0    1929     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-310 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      64                  
     Required Time:=    1686                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     596                  
             Slack:=    -310                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     76    1874    50      4    2.2  AND2X1_RVT  wptr_full/g7415__7894/Y 
     63    1936    28      1    0.5  AND3X1_RVT  wptr_full/g3597__7895/Y 
     60    1996    47      4    2.5  AO21X1_RVT  wptr_full/g3595__7861/Y 
      0    1996     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-304 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      59                  
     Required Time:=    1691                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     595                  
             Slack:=    -304                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                     
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT           
     76    1874    50      4    2.2  AND2X1_RVT  wptr_full/g7415__7894/Y  
     58    1932    30      1    1.3  AND2X1_RVT  wptr_full/g7893/Y        
     63    1995    34      2    1.4  XOR2X2_RVT  wptr_full/g46/Y          
      0    1995     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-292 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      69                  
     Required Time:=    1681                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     573                  
             Slack:=    -292                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     76    1874    50      4    2.2  AND2X1_RVT  wptr_full/g7415__7894/Y 
    100    1973    47      4    2.5  AO22X1_RVT  wptr_full/g3598__7896/Y 
      0    1973     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-287 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      60                  
     Required Time:=    1690                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     577                  
             Slack:=    -287                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     87    1885    38      1    0.6  AND3X1_RVT  wptr_full/g918/Y        
     48    1933    47      1    0.5  NAND3X0_RVT wptr_full/g90/Y         
     44    1977    36      1    0.5  NAND2X0_RVT wptr_full/g7124__3680/Y 
      0    1977     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-274 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      66                  
     Required Time:=    1684                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     557                  
             Slack:=    -274                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                            
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT                  
     73    1871    47      3    1.8  AND2X1_RVT  wptr_full/g2/Y                  
     87    1957    35      2    1.0  AO22X1_RVT  wptr_full/g3601__5122_dup7915/Y 
      0    1957     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_1_/D         
#--------------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-257 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      21                  
     Required Time:=    1729                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     587                  
             Slack:=    -257                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     82    1880    49      2    1.5  AND3X1_RVT  wptr_full/g36/Y         
    106    1987    34      2    1.0  HADDX1_RVT  wptr_full/g40/SO        
      0    1987     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-256 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      73                  
     Required Time:=    1677                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     534                  
             Slack:=    -256                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
    136    1934    61      3    2.3  AO222X1_RVT wptr_full/g109/Y        
      0    1934     -      3      -  DFFARX2_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-249 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      61                  
     Required Time:=    1689                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     538                  
             Slack:=    -249                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     68    1866    44      1    1.3  AND2X1_RVT  wptr_full/g7990/Y       
     72    1938    39      3    2.3  XOR2X2_RVT  wptr_full/g3593__7989/Y 
      0    1938     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-249 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      61                  
     Required Time:=    1689                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     538                  
             Slack:=    -249                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     68    1866    44      1    1.3  AND2X1_RVT  wptr_full/g188/Y        
     72    1938    39      3    2.3  XOR2X2_RVT  wptr_full/g184/Y        
      0    1938     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-248 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      69                  
     Required Time:=    1681                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     529                  
             Slack:=    -248                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2574.1  (arrival)   winc                    
    311    1711   164     23    8.3  I1025_NS    io_b_winc/DOUT          
    121    1832    46      2    1.3  AND3X1_RVT  wptr_full/g3603__7909/Y 
     32    1864    31      2    1.2  INVX1_RVT   wptr_full/g7968/Y       
     65    1929    46      2    1.0  AO22X1_RVT  wptr_full/g26/Y         
      0    1929     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-247 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      63                  
     Required Time:=    1687                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     533                  
             Slack:=    -247                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                    
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT          
     72    1870    42      1    0.5  AND3X1_RVT  wptr_full/g41/Y         
     63    1933    46      4    2.3  AO21X1_RVT  wptr_full/g16/Y         
      0    1933     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-243 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      22                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
       Input Delay:-     400                  
         Data Path:-     571                  
             Slack:=    -243                  

Exceptions/Constraints:
  input_delay             400             in_del_160_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    1400     0      1 2505.9  (arrival)   winc                     
    398    1798   184     23    8.4  I1025_NS    io_b_winc/DOUT           
     66    1864    42      1    1.0  AND2X1_RVT  wptr_full/g3631__6417/Y  
    108    1971    36      2    1.4  HADDX1_RVT  wptr_full/g3679__6783/SO 
      0    1971     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-28 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      57                  
     Required Time:=    1693                  
      Launch Clock:-    1000                  
         Data Path:-     721                  
             Slack:=     -28                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    224    1224    38      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     55    1279    29      4  2.7  NBUFFX2_RVT rptr_empty/fopt4275/Y     
     60    1339    31      1  0.5  AO22X1_RVT  rptr_empty/g3768_dup/Y    
     56    1394    39      3  1.7  AO21X1_RVT  rptr_empty/g4065/Y        
     33    1428    36      1  0.5  NAND2X0_RVT rptr_empty/g12_0/Y        
     41    1468    42      1  0.6  NAND2X0_RVT rptr_empty/g11/Y          
     34    1502    37      1  0.5  NAND2X0_RVT rptr_empty/g3912/Y        
     40    1542    34      1  0.5  NAND2X0_RVT rptr_empty/g102/Y         
     52    1593    23      1  0.5  AND2X1_RVT  rptr_empty/g767/Y         
     63    1656    28      1  0.5  AND3X1_RVT  rptr_empty/g762/Y         
     64    1721    27      1  0.5  AND3X1_RVT  rptr_empty/g12/Y          
      0    1721     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D   
#------------------------------------------------------------------------



Path 61: MET (42 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
         Data Path:-     580                  
             Slack:=      42                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT   rptr_empty/g140/Y         
     60    1355    27      2  1.0  AND2X1_RVT   rptr_empty/g4169/Y        
     57    1412    61      2  1.0  NAND3X0_RVT  rptr_empty/g4285/Y        
     94    1505    33      3  1.7  AO22X1_RVT   rptr_empty/g4322/Y        
     48    1554    21      2  1.3  NBUFFX2_RVT  rptr_empty/g31/Y          
     27    1580    26      3  1.9  INVX1_RVT    rptr_empty/g30/Y          
      0    1580     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#-------------------------------------------------------------------------



Path 62: MET (42 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     127                  
     Required Time:=    1623                  
      Launch Clock:-    1000                  
         Data Path:-     580                  
             Slack:=      42                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT   rptr_empty/g140/Y         
     60    1355    27      2  1.0  AND2X1_RVT   rptr_empty/g4169/Y        
     57    1412    61      2  1.0  NAND3X0_RVT  rptr_empty/g4285/Y        
     94    1505    33      3  1.7  AO22X1_RVT   rptr_empty/g4322/Y        
     48    1554    21      2  1.3  NBUFFX2_RVT  rptr_empty/g31/Y          
     27    1580    26      3  1.9  INVX1_RVT    rptr_empty/g30/Y          
      0    1580     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D  
#-------------------------------------------------------------------------



Path 63: MET (69 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     130                  
     Required Time:=    1620                  
      Launch Clock:-    1000                  
         Data Path:-     551                  
             Slack:=      69                  

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                                 
#---------------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK        
    176    1176    53      3  2.4  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN         
     38    1213    37     15  3.5  INVX2_RVT    rptr_empty/g4195/Y                
     53    1266    23      1  0.5  AND2X1_RVT   rptr_empty/g4202/Y                
     64    1330    27      1  0.5  AND3X1_RVT   rptr_empty/g54/Y                  
     75    1405    45      4  2.7  AND3X1_RVT   rptr_empty/g4230/Y                
    114    1518    38      3  1.6  HADDX1_RVT   rptr_empty/g3377__3460_dup4329/SO 
     32    1551    29      2  1.0  INVX0_RVT    rptr_empty/g3533/Y                
      0    1551     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI         
#---------------------------------------------------------------------------------



Path 64: MET (69 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     130                  
     Required Time:=    1620                  
      Launch Clock:-    1000                  
         Data Path:-     551                  
             Slack:=      69                  

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                                 
#---------------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK        
    176    1176    53      3  2.4  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN         
     38    1213    37     15  3.5  INVX2_RVT    rptr_empty/g4195/Y                
     53    1266    23      1  0.5  AND2X1_RVT   rptr_empty/g4202/Y                
     64    1330    27      1  0.5  AND3X1_RVT   rptr_empty/g54/Y                  
     75    1405    45      4  2.7  AND3X1_RVT   rptr_empty/g4230/Y                
    114    1518    38      3  1.6  HADDX1_RVT   rptr_empty/g3377__3460_dup4329/SO 
     32    1551    29      2  1.0  INVX0_RVT    rptr_empty/g3533/Y                
      0    1551     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI         
#---------------------------------------------------------------------------------



Path 65: MET (74 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
         Data Path:-     548                  
             Slack:=      74                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT   rptr_empty/g140/Y         
     57    1352    28      6  3.2  NBUFFX4_RVT  rptr_empty/fopt3803/Y     
     33    1385    34      1  0.5  NAND2X0_RVT  rptr_empty/g28_0/Y        
     47    1432    52      2  1.1  NAND2X0_RVT  rptr_empty/g348/Y         
     63    1495    29      2  1.4  AND2X1_RVT   rptr_empty/g344/Y         
     24    1519    25      2  1.3  INVX1_RVT    rptr_empty/fopt3549/Y     
     29    1548    27      3  1.9  INVX1_RVT    rptr_empty/fopt/Y         
      0    1548     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#-------------------------------------------------------------------------



Path 66: MET (74 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
         Data Path:-     548                  
             Slack:=      74                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT   rptr_empty/g140/Y         
     57    1352    28      6  3.2  NBUFFX4_RVT  rptr_empty/fopt3803/Y     
     33    1385    34      1  0.5  NAND2X0_RVT  rptr_empty/g28_0/Y        
     47    1432    52      2  1.1  NAND2X0_RVT  rptr_empty/g348/Y         
     63    1495    29      2  1.4  AND2X1_RVT   rptr_empty/g344/Y         
     24    1519    25      2  1.3  INVX1_RVT    rptr_empty/fopt3549/Y     
     29    1548    27      3  1.9  INVX1_RVT    rptr_empty/fopt/Y         
      0    1548     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#-------------------------------------------------------------------------



Path 67: MET (81 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      55                  
     Required Time:=    1695                  
      Launch Clock:-    1000                  
         Data Path:-     614                  
             Slack:=      81                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    226    1226    39      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     58    1284    25      1  1.4  OR2X2_RVT   rptr_empty/g4226/Y        
     26    1310    24      6  3.1  INVX2_RVT   rptr_empty/fopt4290/Y     
     46    1356    24      3  1.5  NBUFFX2_RVT rptr_empty/fopt4289/Y     
     87    1442    35      1  0.5  AND4X1_RVT  rptr_empty/g4235/Y        
     55    1498    37      2  1.4  AO21X1_RVT  rptr_empty/g2707/Y        
     26    1524    29      2  1.4  INVX1_RVT   rptr_empty/g2706/Y        
     90    1614    20      1  0.5  AOI22X1_RVT rptr_empty/g2/Y           
      0    1614     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#------------------------------------------------------------------------



Path 68: MET (92 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     129                  
     Required Time:=    1621                  
      Launch Clock:-    1000                  
         Data Path:-     530                  
             Slack:=      92                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT   rptr_empty/g140/Y         
     60    1355    27      2  1.0  AND2X1_RVT   rptr_empty/g4169/Y        
     55    1410    27      2  1.2  AND2X1_RVT   rptr_empty/g49/Y          
     69    1479    41      3  1.7  AO22X1_RVT   rptr_empty/g4322/Y        
     50    1530    24      2  1.3  NBUFFX2_RVT  rptr_empty/g31/Y          
      0    1530     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#-------------------------------------------------------------------------



Path 69: MET (97 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     129                  
     Required Time:=    1621                  
      Launch Clock:-    1000                  
         Data Path:-     524                  
             Slack:=      97                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    184    1184    47      3  2.2  DFFARX2_RVT  rptr_empty/rbin_reg_3_/QN  
     21    1205    27      1  0.6  INVX1_RVT    rptr_empty/g4182/Y         
     82    1287    47      8  6.0  AND2X2_RVT   rptr_empty/g42/Y           
     62    1349    31      4  2.1  DEC24X1_RVT  rptr_empty/g4222/Y3        
     38    1387    35      1  0.6  NAND2X0_RVT  rptr_empty/g28_0/Y         
     42    1429    48      2  1.1  NAND2X0_RVT  rptr_empty/g348/Y          
     68    1497    29      2  1.4  AND2X1_RVT   rptr_empty/g344/Y          
     27    1524    24      2  1.3  INVX1_RVT    rptr_empty/fopt3549/Y      
      0    1524     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI  
#--------------------------------------------------------------------------



Path 70: MET (99 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     129                  
     Required Time:=    1621                  
      Launch Clock:-    1000                  
         Data Path:-     522                  
             Slack:=      99                  

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                                 
#---------------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK        
    185    1185    48      3  2.4  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN         
     30    1215    35     15  3.4  INVX2_RVT    rptr_empty/g4195/Y                
     55    1270    21      1  0.5  AND2X1_RVT   rptr_empty/g4202/Y                
     64    1334    28      1  0.5  AND3X1_RVT   rptr_empty/g54/Y                  
     75    1409    44      4  2.7  AND3X1_RVT   rptr_empty/g4230/Y                
    113    1522    33      3  1.6  HADDX1_RVT   rptr_empty/g3377__3460_dup4329/SO 
      0    1522     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D          
#---------------------------------------------------------------------------------



Path 71: MET (99 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     129                  
     Required Time:=    1621                  
      Launch Clock:-    1000                  
         Data Path:-     522                  
             Slack:=      99                  

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                                 
#---------------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK        
    185    1185    48      3  2.4  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN         
     30    1215    35     15  3.4  INVX2_RVT    rptr_empty/g4195/Y                
     55    1270    21      1  0.5  AND2X1_RVT   rptr_empty/g4202/Y                
     64    1334    28      1  0.5  AND3X1_RVT   rptr_empty/g54/Y                  
     75    1409    44      4  2.7  AND3X1_RVT   rptr_empty/g4230/Y                
    113    1522    33      3  1.6  HADDX1_RVT   rptr_empty/g3377__3460_dup4329/SO 
      0    1522     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D          
#---------------------------------------------------------------------------------



Path 72: MET (106 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      63                  
     Required Time:=    1687                  
      Launch Clock:-    1000                  
         Data Path:-     580                  
             Slack:=     106                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT  rptr_empty/g140/Y         
     60    1355    27      2  1.0  AND2X1_RVT  rptr_empty/g4169/Y        
     57    1412    61      2  1.0  NAND3X0_RVT rptr_empty/g4285/Y        
     94    1505    33      3  1.7  AO22X1_RVT  rptr_empty/g4322/Y        
     48    1554    21      2  1.3  NBUFFX2_RVT rptr_empty/g31/Y          
     27    1580    26      3  1.9  INVX1_RVT   rptr_empty/g30/Y          
      0    1580     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_7_/D  
#------------------------------------------------------------------------



Path 73: MET (110 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      60                  
     Required Time:=    1690                  
      Launch Clock:-    1000                  
         Data Path:-     580                  
             Slack:=     110                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    224    1224    38      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     59    1283    27      1  1.4  OR2X2_RVT   rptr_empty/g4226/Y        
     24    1308    26      6  3.1  INVX2_RVT   rptr_empty/fopt4290/Y     
     46    1353    22      3  1.5  NBUFFX2_RVT rptr_empty/fopt4289/Y     
     64    1417    38      5  2.7  AND2X1_RVT  rptr_empty/g4231/Y        
     53    1470    51      1  1.2  NAND2X0_RVT rptr_empty/g4325/Y        
    110    1580    36      1  0.5  XNOR2X1_RVT rptr_empty/g4324/Y        
      0    1580     -      1    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#------------------------------------------------------------------------



Path 74: MET (120 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      56                  
     Required Time:=    1694                  
      Launch Clock:-    1000                  
         Data Path:-     574                  
             Slack:=     120                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     73    1256    32      1  2.7  OR2X2_RVT   rptr_empty/g4207/Y         
     32    1288    34     18 10.5  INVX4_RVT   rptr_empty/g4206/Y         
     59    1347    28      3  1.5  AND2X1_RVT  rptr_empty/g4212/Y         
     77    1424    37      3  1.7  AO22X1_RVT  rptr_empty/g4280/Y         
     54    1478    26      3  2.4  NBUFFX2_RVT rptr_empty/g3740/Y         
     96    1574    25      1  0.5  HADDX1_RVT  rptr_empty/g4331/SO        
      0    1574     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D   
#-------------------------------------------------------------------------



Path 75: MET (122 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     127                  
     Required Time:=    1623                  
      Launch Clock:-    1000                  
         Data Path:-     502                  
             Slack:=     122                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT    rptr_empty/g4195/Y         
     78    1291    40      3  1.8  AND3X1_RVT   rptr_empty/g4203/Y         
     54    1345    26      2  1.0  AND2X1_RVT   rptr_empty/g1534/Y         
     95    1440    49      5  2.8  AO22X1_RVT   rptr_empty/g1243/Y         
     34    1474    37      2  1.3  INVX0_RVT    rptr_empty/g517/Y          
     28    1502    26      2  1.0  INVX1_RVT    rptr_empty/g516/Y          
      0    1502     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D   
#--------------------------------------------------------------------------



Path 76: MET (125 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      56                  
     Required Time:=    1694                  
      Launch Clock:-    1000                  
         Data Path:-     568                  
             Slack:=     125                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    185    1185    60      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     93    1278    46     11  5.8  AND2X2_RVT  rptr_empty/g140/Y         
     56    1334    25      6  3.1  NBUFFX4_RVT rptr_empty/fopt3803/Y     
     35    1370    37      1  0.6  NAND2X0_RVT rptr_empty/g4224/Y        
     72    1442    40      3  1.7  AO22X1_RVT  rptr_empty/g104/Y         
     29    1471    30      1  1.0  INVX0_RVT   rptr_empty/g683/Y         
     98    1568    25      1  0.5  HADDX1_RVT  rptr_empty/g4333/SO       
      0    1568     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 77: MET (127 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     215                  
     Required Time:=    1535                  
      Launch Clock:-    1000                  
         Data Path:-     408                  
             Slack:=     127                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     39    1209    38      6  4.1  INVX2_RVT      wptr_full/g8054/Y         
     33    1242    35      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     41    1283    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     24    1307    28      2  1.0  INVX1_RVT      fifomem/fopt307/Y         
     49    1356    52      2  1.3  NAND2X0_RVT    fifomem/g284__1705/Y      
     23    1380    29      1  0.5  INVX0_RVT      fifomem/g283/Y            
     28    1408    28      1  0.0  NAND2X0_RVT    fifomem/g278__6783/Y      
      0    1408     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (128 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     212                  
     Required Time:=    1538                  
      Launch Clock:-    1000                  
         Data Path:-     411                  
             Slack:=     128                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     39    1209    38      6  4.1  INVX2_RVT      wptr_full/g8054/Y         
     33    1242    35      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     41    1283    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     24    1307    28      2  1.0  INVX1_RVT      fifomem/fopt307/Y         
     51    1358    55      2  1.4  NAND2X0_RVT    fifomem/g282__2802/Y      
     53    1411    20      1  0.0  OR2X1_RVT      fifomem/g277__5526/Y      
      0    1411     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (128 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     212                  
     Required Time:=    1538                  
      Launch Clock:-    1000                  
         Data Path:-     411                  
             Slack:=     128                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     39    1209    38      6  4.1  INVX2_RVT      wptr_full/g8054/Y         
     33    1242    35      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     41    1283    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     24    1307    28      2  1.0  INVX1_RVT      fifomem/fopt307/Y         
     51    1358    55      2  1.4  NAND2X0_RVT    fifomem/g282__2802/Y      
     53    1411    20      1  0.0  OR2X1_RVT      fifomem/g275__4319/Y      
      0    1411     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (129 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
         Data Path:-     493                  
             Slack:=     129                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT   rptr_empty/g140/Y         
     71    1366    29      1  0.6  AND3X1_RVT   rptr_empty/g528/Y         
     68    1434    38      2  1.4  AO22X1_RVT   rptr_empty/g525/Y         
     31    1464    33      3  1.9  INVX1_RVT    rptr_empty/g524/Y         
     29    1493    26      2  1.4  INVX1_RVT    rptr_empty/g523/Y         
      0    1493     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#-------------------------------------------------------------------------



Path 81: MET (130 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     135                  
     Required Time:=    1615                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     130                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    224    1224    38      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     59    1283    27      1  1.4  OR2X2_RVT    rptr_empty/g4226/Y        
     24    1308    26      6  3.1  INVX2_RVT    rptr_empty/fopt4290/Y     
     63    1370    32      2  1.1  AND3X1_RVT   rptr_empty/g4227/Y        
     74    1444    29      2  1.1  AO21X1_RVT   rptr_empty/g3970/Y        
     42    1486    49      1  0.9  NAND2X0_RVT  rptr_empty/g314/Y         
      0    1486     -      1    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#-------------------------------------------------------------------------



Path 82: MET (130 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     211                  
     Required Time:=    1539                  
      Launch Clock:-    1000                  
         Data Path:-     408                  
             Slack:=     130                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     39    1209    38      6  4.1  INVX2_RVT      wptr_full/g8054/Y         
     33    1242    35      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     41    1283    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     24    1307    28      2  1.0  INVX1_RVT      fifomem/fopt307/Y         
     49    1356    52      2  1.3  NAND2X0_RVT    fifomem/g284__1705/Y      
     52    1408    19      1  0.0  OR2X1_RVT      fifomem/g276__8428/Y      
      0    1408     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (131 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     128                  
     Required Time:=    1622                  
      Launch Clock:-    1000                  
         Data Path:-     490                  
             Slack:=     131                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    226    1226    39      3  1.9  DFFASX1_RVT  rptr_empty/rempty_reg/Q   
     34    1260    30      2  1.1  INVX0_RVT    rptr_empty/g135/Y         
     78    1338    47      4  2.1  AND3X1_RVT   rptr_empty/g4160/Y        
     97    1436    42      3  1.8  AO22X1_RVT   rptr_empty/g4280/Y        
     55    1490    28      3  2.4  NBUFFX2_RVT  rptr_empty/g3740/Y        
      0    1490     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#-------------------------------------------------------------------------



Path 84: MET (135 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     132                  
     Required Time:=    1618                  
      Launch Clock:-    1000                  
         Data Path:-     482                  
             Slack:=     135                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT  rptr_empty/rbin_reg_3_/QN  
     28    1203    30      1  0.6  INVX1_RVT    rptr_empty/g4182/Y         
     82    1285    49      8  6.0  AND2X2_RVT   rptr_empty/g42/Y           
     76    1360    82      3  1.7  NAND3X0_RVT  rptr_empty/g4221/Y         
     85    1445    43      5  2.7  AO22X1_RVT   rptr_empty/g1243/Y         
     37    1482    34      2  1.3  INVX0_RVT    rptr_empty/g517/Y          
      0    1482     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI  
#--------------------------------------------------------------------------



Path 85: MET (138 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      63                  
     Required Time:=    1687                  
      Launch Clock:-    1000                  
         Data Path:-     548                  
             Slack:=     138                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT  rptr_empty/g140/Y         
     57    1352    28      6  3.2  NBUFFX4_RVT rptr_empty/fopt3803/Y     
     33    1385    34      1  0.5  NAND2X0_RVT rptr_empty/g28_0/Y        
     47    1432    52      2  1.1  NAND2X0_RVT rptr_empty/g348/Y         
     63    1495    29      2  1.4  AND2X1_RVT  rptr_empty/g344/Y         
     24    1519    25      2  1.3  INVX1_RVT   rptr_empty/fopt3549/Y     
     29    1548    27      3  1.9  INVX1_RVT   rptr_empty/fopt/Y         
      0    1548     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 86: MET (141 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     215                  
     Required Time:=    1535                  
      Launch Clock:-    1000                  
         Data Path:-     394                  
             Slack:=     141                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    179    1179    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     32    1211    36      6  4.0  INVX2_RVT      wptr_full/g8054/Y         
     36    1247    34      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     38    1286    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     56    1342    54      2  1.3  NAND2X0_RVT    fifomem/g281__1617/Y      
     24    1365    30      1  0.5  INVX0_RVT      fifomem/g280/Y            
     28    1394    28      1  0.0  NAND2X0_RVT    fifomem/g272__2398/Y      
      0    1394     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (143 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      62                  
     Required Time:=    1688                  
      Launch Clock:-    1000                  
         Data Path:-     545                  
             Slack:=     143                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT rptr_empty/rbin_reg_3_/QN  
     28    1203    30      1  0.6  INVX1_RVT   rptr_empty/g4182/Y         
     82    1285    49      8  6.0  AND2X2_RVT  rptr_empty/g42/Y           
     76    1360    82      3  1.7  NAND3X0_RVT rptr_empty/g4221/Y         
     85    1445    43      5  2.7  AO22X1_RVT  rptr_empty/g1243/Y         
     66    1511    25      2  1.1  OR2X1_RVT   rptr_empty/g1525/Y         
     34    1545    40      1  0.5  NAND2X0_RVT rptr_empty/g3821/Y         
      0    1545     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D   
#-------------------------------------------------------------------------



Path 88: MET (144 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      56                  
     Required Time:=    1694                  
      Launch Clock:-    1000                  
         Data Path:-     550                  
             Slack:=     144                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    224    1224    38      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     55    1279    29      4  2.7  NBUFFX2_RVT rptr_empty/fopt4275/Y     
     64    1343    40      3  2.8  OR2X1_RVT   rptr_empty/g4307/Y        
    108    1451    33      1  1.0  HADDX1_RVT  rptr_empty/g3906/SO       
     99    1550    25      1  0.5  HADDX1_RVT  rptr_empty/g4327/SO       
      0    1550     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 89: MET (144 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     212                  
     Required Time:=    1538                  
      Launch Clock:-    1000                  
         Data Path:-     394                  
             Slack:=     144                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    179    1179    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     32    1211    36      6  4.0  INVX2_RVT      wptr_full/g8054/Y         
     36    1247    34      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     38    1286    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     56    1342    54      2  1.3  NAND2X0_RVT    fifomem/g281__1617/Y      
     52    1394    20      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0    1394     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (154 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      55                  
     Required Time:=    1695                  
      Launch Clock:-    1000                  
         Data Path:-     541                  
             Slack:=     154                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    226    1226    39      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     58    1284    25      1  1.4  OR2X2_RVT   rptr_empty/g4226/Y        
     26    1310    24      6  3.1  INVX2_RVT   rptr_empty/fopt4290/Y     
     57    1367    27      1  0.5  AND3X1_RVT  rptr_empty/g403/Y         
     86    1453    40      2  1.6  AO22X1_RVT  rptr_empty/g401/Y         
     66    1519    22      2  1.3  IBUFFX2_RVT rptr_empty/g400/Y         
     22    1541    20      2  1.1  INVX1_RVT   rptr_empty/g399/Y         
      0    1541     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D  
#------------------------------------------------------------------------



Path 91: MET (157 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     211                  
     Required Time:=    1539                  
      Launch Clock:-    1000                  
         Data Path:-     381                  
             Slack:=     157                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    179    1179    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     32    1211    36      6  4.0  INVX2_RVT      wptr_full/g8054/Y         
     36    1247    34      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     38    1286    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     47    1333    41      1  0.7  NAND2X0_RVT    fifomem/g285__5122/Y      
     48    1381    19      1  0.0  OR2X1_RVT      fifomem/g273__5107/Y      
      0    1381     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (170 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      63                  
     Required Time:=    1687                  
      Launch Clock:-    1000                  
         Data Path:-     517                  
             Slack:=     170                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT   rptr_empty/g4195/Y         
     53    1266    23      1  0.5  AND2X1_RVT  rptr_empty/g4202/Y         
     64    1330    27      1  0.5  AND3X1_RVT  rptr_empty/g54/Y           
     75    1405    45      4  2.7  AND3X1_RVT  rptr_empty/g4230/Y         
     30    1435    33      2  1.1  INVX0_RVT   rptr_empty/g3917/Y         
     82    1517    26      3  1.6  OAI22X1_RVT rptr_empty/g4317/Y         
      0    1517     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_8_/D   
#-------------------------------------------------------------------------



Path 93: MET (186 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      63                  
     Required Time:=    1687                  
      Launch Clock:-    1000                  
         Data Path:-     502                  
             Slack:=     186                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT   rptr_empty/g4195/Y         
     78    1291    40      3  1.8  AND3X1_RVT  rptr_empty/g4203/Y         
     54    1345    26      2  1.0  AND2X1_RVT  rptr_empty/g1534/Y         
     95    1440    49      5  2.8  AO22X1_RVT  rptr_empty/g1243/Y         
     34    1474    37      2  1.3  INVX0_RVT   rptr_empty/g517/Y          
     28    1502    26      2  1.0  INVX1_RVT   rptr_empty/g516/Y          
      0    1502     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_5_/D   
#-------------------------------------------------------------------------



Path 94: MET (187 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     216                  
     Required Time:=    1534                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    180    1180    60      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     43    1223    42      7  4.3  INVX2_RVT      rptr_empty/g407/Y          
     25    1248    29      2  1.1  INVX1_RVT      fifomem/g305/Y             
     48    1296    54      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     24    1319    30      1  0.5  INVX0_RVT      fifomem/g298/Y             
     28    1348    28      1  0.0  NAND2X0_RVT    fifomem/g290__7098/Y       
      0    1348     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (190 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     212                  
     Required Time:=    1538                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    180    1180    60      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     43    1223    42      7  4.3  INVX2_RVT      rptr_empty/g407/Y          
     25    1248    29      2  1.1  INVX1_RVT      fifomem/g305/Y             
     48    1296    54      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     52    1348    20      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0    1348     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (192 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     216                  
     Required Time:=    1534                  
      Launch Clock:-    1000                  
         Data Path:-     343                  
             Slack:=     192                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    172    1172    51      2  1.9  DFFARX2_RVT    rptr_empty/rbin_reg_7_/QN  
     45    1217    43     10  5.9  INVX2_RVT      rptr_empty/g3875/Y         
     24    1242    29      2  1.0  INVX1_RVT      fifomem/g304/Y             
     50    1291    52      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     23    1315    29      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28    1343    28      1  0.0  NAND2X0_RVT    fifomem/g294__7482/Y       
      0    1343     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (195 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     211                  
     Required Time:=    1539                  
      Launch Clock:-    1000                  
         Data Path:-     343                  
             Slack:=     195                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    172    1172    51      2  1.9  DFFARX2_RVT    rptr_empty/rbin_reg_7_/QN  
     45    1217    43     10  5.9  INVX2_RVT      rptr_empty/g3875/Y         
     24    1242    29      2  1.0  INVX1_RVT      fifomem/g304/Y             
     50    1291    52      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     52    1343    19      1  0.0  OR2X1_RVT      fifomem/g295__4733/Y       
      0    1343     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (196 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      64                  
     Required Time:=    1686                  
      Launch Clock:-    1000                  
         Data Path:-     490                  
             Slack:=     196                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    226    1226    39      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     34    1260    30      2  1.1  INVX0_RVT   rptr_empty/g135/Y         
     78    1338    47      4  2.1  AND3X1_RVT  rptr_empty/g4160/Y        
     97    1436    42      3  1.8  AO22X1_RVT  rptr_empty/g4280/Y        
     55    1490    28      3  2.4  NBUFFX2_RVT rptr_empty/g3740/Y        
      0    1490     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 99: MET (200 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      57                  
     Required Time:=    1693                  
      Launch Clock:-    1000                  
         Data Path:-     493                  
             Slack:=     200                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT  rptr_empty/g140/Y         
     71    1366    29      1  0.6  AND3X1_RVT  rptr_empty/g528/Y         
     68    1434    38      2  1.4  AO22X1_RVT  rptr_empty/g525/Y         
     31    1464    33      3  1.9  INVX1_RVT   rptr_empty/g524/Y         
     29    1493    26      2  1.4  INVX1_RVT   rptr_empty/g523/Y         
      0    1493     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#------------------------------------------------------------------------



Path 100: MET (208 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     216                  
     Required Time:=    1534                  
      Launch Clock:-    1000                  
         Data Path:-     326                  
             Slack:=     208                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    180    1180    60      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     43    1223    42      7  4.3  INVX2_RVT      rptr_empty/g407/Y          
     25    1248    29      2  1.1  INVX1_RVT      fifomem/g305/Y             
     53    1301    25      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1326    28      1  0.0  NAND2X0_RVT    fifomem/g292__1881/Y       
      0    1326     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (211 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     213                  
     Required Time:=    1537                  
      Launch Clock:-    1000                  
         Data Path:-     326                  
             Slack:=     211                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    180    1180    60      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     43    1223    42      7  4.3  INVX2_RVT      rptr_empty/g407/Y          
     25    1248    29      2  1.1  INVX1_RVT      fifomem/g305/Y             
     53    1301    25      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1326    23      1  0.0  NAND2X0_RVT    fifomem/g293__5115/Y       
      0    1326     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (212 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     217                  
     Required Time:=    1533                  
      Launch Clock:-    1000                  
         Data Path:-     321                  
             Slack:=     212                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    179    1179    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     32    1211    36      6  4.0  INVX2_RVT      wptr_full/g8054/Y         
     36    1247    34      4  2.3  INVX1_RVT      wptr_full/fopt7398/Y      
     38    1286    41      6  3.3  INVX1_RVT      wptr_full/fopt7397/Y      
     36    1321    32      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0    1321     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (217 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     211                  
     Required Time:=    1539                  
      Launch Clock:-    1000                  
         Data Path:-     321                  
             Slack:=     217                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     32    1201    32      4  2.6  INVX2_RVT      rptr_empty/g9/Y            
     65    1266    44     11  6.7  NBUFFX2_RVT    rptr_empty/g323/Y          
     55    1321    19      1  0.0  OR2X1_RVT      fifomem/g289__8246/Y       
      0    1321     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (222 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      66                  
     Required Time:=    1684                  
      Launch Clock:-    1000                  
         Data Path:-     461                  
             Slack:=     222                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    224    1224    38      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     55    1279    29      4  2.7  NBUFFX2_RVT rptr_empty/fopt4275/Y     
     64    1343    40      3  2.8  OR2X1_RVT   rptr_empty/g4307/Y        
    118    1461    36      1  0.5  XNOR2X1_RVT rptr_empty/g4319/Y        
      0    1461     -      1    -  DFFARX2_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 105: MET (223 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      62                  
     Required Time:=    1688                  
      Launch Clock:-    1000                  
         Data Path:-     464                  
             Slack:=     223                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    207    1207    64      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1295    50     11  5.9  AND2X2_RVT  rptr_empty/g140/Y         
     63    1358    29      1  0.5  AND3X1_RVT  rptr_empty/g4208/Y        
     55    1413    40      3  1.8  AO21X1_RVT  rptr_empty/g113/Y         
     51    1464    25      2  1.5  NBUFFX2_RVT rptr_empty/g112/Y         
      0    1464     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D  
#------------------------------------------------------------------------



Path 106: MET (233 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-     217                  
     Required Time:=    1533                  
      Launch Clock:-    1000                  
         Data Path:-     300                  
             Slack:=     233                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     26    1205    30      4  2.6  INVX2_RVT      rptr_empty/g9/Y            
     64    1270    43     11  6.8  NBUFFX2_RVT    rptr_empty/g323/Y          
     31    1300    30      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0    1300     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (237 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      60                  
     Required Time:=    1690                  
      Launch Clock:-    1000                  
         Data Path:-     453                  
             Slack:=     237                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    226    1226    39      3  1.9  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     55    1281    27      4  2.5  NBUFFX2_RVT rptr_empty/fopt4275/Y     
     49    1330    23      1  0.5  AO22X1_RVT  rptr_empty/g3768_dup/Y    
     52    1382    33      3  1.7  AO21X1_RVT  rptr_empty/g4065/Y        
     50    1432    22      2  1.6  NBUFFX2_RVT rptr_empty/g3827/Y        
     21    1453    18      1  0.5  INVX0_RVT   rptr_empty/fopt3636/Y     
      0    1453     -      1    -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 108: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (335 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (335 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (335 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (335 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (335 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (335 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (335 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (335 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750          375     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1375     
                                              
             Setup:-    -179                  
     Required Time:=    1929                  
      Launch Clock:-    1375                  
         Data Path:-     219                  
             Slack:=     335                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1375   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1594    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1594     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 173: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 174: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 175: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 176: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 177: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 178: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 179: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 180: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 181: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 182: MET (467 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 183: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 184: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 185: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 186: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 187: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 188: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 189: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 190: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 191: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 192: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 193: MET (467 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-      58                  
     Required Time:=    1692                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     467                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 194: MET (620 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (620 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (620 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (620 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (620 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (620 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (620 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (620 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     310                  
             Slack:=     620                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     33    1202    33      4  2.5  INVX2_RVT      wptr_full/g7812/Y          
     30    1233    31      3  2.0  INVX1_RVT      wptr_full/fopt7595/Y       
     30    1263    28      2  1.7  INVX1_RVT      wptr_full/fopt7391/Y       
     47    1310    24     10  1.5  NBUFFX2_RVT    wptr_full/fopt7914/Y       
      0    1310     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (621 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (621 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (621 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (621 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (621 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (621 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (621 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (621 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     621                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     28    1197    29      3  1.7  INVX2_RVT      wptr_full/g21/Y            
     36    1234    39      3  2.1  INVX0_RVT      wptr_full/fopt7768/Y       
     56    1290    27      5  4.7  NBUFFX4_RVT    wptr_full/fopt7632/Y       
     21    1312    20     13  3.5  INVX4_RVT      wptr_full/fopt7631/Y       
      0    1312     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (631 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (631 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (631 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (631 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (631 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (631 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (631 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (631 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -176                  
     Required Time:=    1926                  
      Launch Clock:-    1000                  
         Data Path:-     295                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    53      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     60    1232    60      8  5.1  INVX1_RVT      wptr_full/g7760/Y          
     63    1295    33     13  3.2  NBUFFX2_RVT    wptr_full/fopt7421/Y       
      0    1295     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (653 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (653 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (653 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (653 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (653 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (653 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (653 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (653 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -178                  
     Required Time:=    1928                  
      Launch Clock:-    1000                  
         Data Path:-     275                  
             Slack:=     653                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     50    1220    48      5  3.5  INVX1_RVT      wptr_full/g58/Y            
     56    1275    28     11  2.1  NBUFFX2_RVT    wptr_full/g7921/Y          
      0    1275     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (671 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (671 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (671 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (671 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (671 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (671 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (671 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (671 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -180                  
     Required Time:=    1930                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     671                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     28    1206    31      5  3.5  INVX4_RVT      rptr_empty/fopt3959/Y      
     26    1232    27      4  3.1  INVX2_RVT      rptr_empty/fopt3958/Y      
     27    1259    25     14  3.2  INVX2_RVT      rptr_empty/fopt3957/Y      
      0    1259     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (675 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (675 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (675 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (675 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (675 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (675 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (675 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (675 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     257                  
             Slack:=     675                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     37    1210    36      5  3.4  INVX2_RVT      rptr_empty/fopt3953/Y      
     26    1236    29      5  3.0  INVX2_RVT      rptr_empty/fopt4059/Y      
     21    1257    19      9  0.5  INVX1_RVT      rptr_empty/fopt3950/Y      
      0    1257     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (677 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (677 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (677 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (677 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (677 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (677 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (677 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (677 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -182                  
     Required Time:=    1932                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     677                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     63    1233    30      5  5.5  NBUFFX4_RVT    wptr_full/fopt198/Y        
     22    1255    21     12  3.3  INVX4_RVT      wptr_full/fopt197/Y        
      0    1255     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (678 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (678 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (678 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (678 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (678 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (678 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (678 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (678 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -183                  
     Required Time:=    1933                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    174    1174    52      3  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     60    1234    27      3  2.1  NBUFFX2_RVT    rptr_empty/g4158/Y         
     21    1255    19      9  0.5  INVX1_RVT      rptr_empty/g3990/Y         
      0    1255     -      9    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (689 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (689 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (689 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (689 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (689 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (689 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (689 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (689 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -169                  
     Required Time:=    1919                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     689                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    181    1181    58      4  3.3  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     49    1230    47     17  6.3  INVX2_RVT      wptr_full/g248/Y           
      0    1230     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (700 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (700 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (700 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (700 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (700 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (700 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (700 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (700 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     222                  
             Slack:=     700                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    179    1179    56      3  2.9  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     43    1222    42     16  4.8  INVX2_RVT      wptr_full/g249/Y           
      0    1222     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (709 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (709 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (709 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (709 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (709 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (709 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (709 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (709 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     215                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      3  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     37    1215    37     14  3.2  INVX2_RVT      rptr_empty/fopt3876/Y      
      0    1215     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (711 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (711 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (711 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (711 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (711 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (711 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (711 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (711 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -174                  
     Required Time:=    1924                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    176    1176    53      3  2.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     38    1213    37     15  3.5  INVX2_RVT      rptr_empty/g4195/Y         
      0    1213     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (711 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (711 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (711 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (711 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (711 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (711 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (711 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (711 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -172                  
     Required Time:=    1922                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     42    1211    41     17  5.4  INVX2_RVT      rptr_empty/fopt4189/Y      
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (712 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (712 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (712 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (712 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (712 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (712 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (712 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (712 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1750         1000     
                                              
             Setup:-    -173                  
     Required Time:=    1923                  
      Launch Clock:-    1000                  
         Data Path:-     211                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     42    1211    40     17  4.8  INVX2_RVT      rptr_empty/g536/Y          
      0    1211     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

