<profile>

<section name = "Vitis HLS Report for 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'" level="0">
<item name = "Date">Tue Sep 30 15:49:36 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ffn_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21242991, 21242991, 84.972 ms, 84.972 ms, 21242991, 21242991, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_push_tensor1d_fu_122">push_tensor1d, 782, 782, 3.128 us, 3.128 us, 782, 782, no</column>
<column name="grp_push_tensor2d_bycol_fu_131">push_tensor2d_bycol, 2359309, 2359309, 9.437 ms, 9.437 ms, 2359297, 2359297, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Multiply_VecMat_fu_140">Multiply_VecMat, 4719368, 4719368, 18.877 ms, 18.877 ms, 4719368, 4719368, no</column>
<column name="grp_push_tensor1d_1_fu_147">push_tensor1d_1, 782, 782, 3.128 us, 3.128 us, 782, 782, no</column>
<column name="grp_push_tensor2d_bycol_2_fu_155">push_tensor2d_bycol_2, 2359309, 2359309, 9.437 ms, 9.437 ms, 2359297, 2359297, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Multiply_VecMat_3_fu_164">Multiply_VecMat_3, 4719368, 4719368, 18.877 ms, 18.877 ms, 4719368, 4719368, no</column>
<column name="grp_Swish_fu_171">Swish, 3119, 3119, 12.476 us, 12.476 us, 3073, 3073, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_push_tensor2d_bycol_4_fu_177">push_tensor2d_bycol_4, 2359309, 2359309, 9.437 ms, 9.437 ms, 2359297, 2359297, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Multiply_Vec_fu_186">Multiply_Vec, 3075, 3075, 12.300 us, 12.300 us, 3073, 3073, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Multiply_VecMat_5_fu_193">Multiply_VecMat_5, 4721672, 4721672, 18.887 ms, 18.887 ms, 4721672, 4721672, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">0, -, 366, 492, -</column>
<column name="Instance">0, 9, 1858, 4486, 3</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 718, -</column>
<column name="Register">-, -, 446, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Multiply_Vec_fu_186">Multiply_Vec, 0, 1, 49, 60, 0</column>
<column name="grp_Multiply_VecMat_fu_140">Multiply_VecMat, 0, 0, 102, 337, 1</column>
<column name="grp_Multiply_VecMat_3_fu_164">Multiply_VecMat_3, 0, 0, 102, 337, 1</column>
<column name="grp_Multiply_VecMat_5_fu_193">Multiply_VecMat_5, 0, 0, 111, 300, 1</column>
<column name="grp_Swish_fu_171">Swish, 0, 7, 1039, 2081, 0</column>
<column name="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U77">fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1, 0, 1, 1, 1, 0</column>
<column name="grp_push_tensor1d_fu_122">push_tensor1d, 0, 0, 89, 218, 0</column>
<column name="grp_push_tensor1d_1_fu_147">push_tensor1d_1, 0, 0, 89, 218, 0</column>
<column name="grp_push_tensor2d_bycol_fu_131">push_tensor2d_bycol, 0, 0, 92, 311, 0</column>
<column name="grp_push_tensor2d_bycol_2_fu_155">push_tensor2d_bycol_2, 0, 0, 92, 311, 0</column>
<column name="grp_push_tensor2d_bycol_4_fu_177">push_tensor2d_bycol_4, 0, 0, 92, 312, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="W_strm_fifo_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="x_strm_fifo_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="z1_strm_fifo_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="z2_Silu_strm_fifo_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="z2_strm_fifo_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="z3_strm_fifo_U">0, 61, 0, -, 64, 32, 2048</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="W_strm_din">32, 3, 32, 96</column>
<column name="W_strm_read">1, 4, 1, 4</column>
<column name="W_strm_write">1, 4, 1, 4</column>
<column name="ap_NS_fsm">11, 19, 1, 19</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="grp_fu_264_ce">3, 5, 1, 5</column>
<column name="grp_fu_264_p0">32, 3, 32, 96</column>
<column name="grp_fu_264_p1">32, 3, 32, 96</column>
<column name="grp_fu_264_p2">32, 3, 32, 96</column>
<column name="grp_fu_264_p3">32, 3, 32, 96</column>
<column name="grp_fu_264_p4">32, 2, 32, 64</column>
<column name="m_axi_gmem_0_ARADDR">191, 6, 64, 384</column>
<column name="m_axi_gmem_0_ARBURST">24, 6, 2, 12</column>
<column name="m_axi_gmem_0_ARCACHE">24, 6, 4, 24</column>
<column name="m_axi_gmem_0_ARID">3, 6, 1, 6</column>
<column name="m_axi_gmem_0_ARLEN">96, 6, 32, 192</column>
<column name="m_axi_gmem_0_ARLOCK">24, 6, 2, 12</column>
<column name="m_axi_gmem_0_ARPROT">24, 6, 3, 18</column>
<column name="m_axi_gmem_0_ARQOS">24, 6, 4, 24</column>
<column name="m_axi_gmem_0_ARREGION">24, 6, 4, 24</column>
<column name="m_axi_gmem_0_ARSIZE">24, 6, 3, 18</column>
<column name="m_axi_gmem_0_ARUSER">3, 6, 1, 6</column>
<column name="m_axi_gmem_0_ARVALID">3, 6, 1, 6</column>
<column name="m_axi_gmem_0_RREADY">3, 6, 1, 6</column>
<column name="x_strm_din">32, 2, 32, 64</column>
<column name="x_strm_read">1, 3, 1, 3</column>
<column name="x_strm_write">1, 3, 1, 3</column>
<column name="z1_strm_read">1, 2, 1, 2</column>
<column name="z1_strm_write">1, 2, 1, 2</column>
<column name="z2_Silu_strm_read">1, 2, 1, 2</column>
<column name="z2_Silu_strm_write">1, 2, 1, 2</column>
<column name="z2_strm_read">1, 2, 1, 2</column>
<column name="z2_strm_write">1, 2, 1, 2</column>
<column name="z3_strm_read">1, 2, 1, 2</column>
<column name="z3_strm_write">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="W1_vec_read_reg_249">64, 0, 64, 0</column>
<column name="W2_vec_read_reg_254">64, 0, 64, 0</column>
<column name="W3_vec_read_reg_259">64, 0, 64, 0</column>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Multiply_VecMat_3_fu_164_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Multiply_VecMat_5_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Multiply_VecMat_fu_140_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Multiply_Vec_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Swish_fu_171_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fu_264_ce">1, 0, 1, 0</column>
<column name="grp_fu_264_p0">32, 0, 32, 0</column>
<column name="grp_fu_264_p1">32, 0, 32, 0</column>
<column name="grp_fu_264_p2">32, 0, 32, 0</column>
<column name="grp_fu_264_p3">32, 0, 32, 0</column>
<column name="grp_push_tensor1d_1_fu_147_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_push_tensor1d_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_push_tensor2d_bycol_2_fu_155_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_push_tensor2d_bycol_4_fu_177_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_push_tensor2d_bycol_fu_131_ap_start_reg">1, 0, 1, 0</column>
<column name="i_vec_read_reg_201">64, 0, 64, 0</column>
<column name="pre_grp_fu_264_p4_reg">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="i_vec">in, 64, ap_none, i_vec, scalar</column>
<column name="W1_vec">in, 64, ap_none, W1_vec, scalar</column>
<column name="W2_vec">in, 64, ap_none, W2_vec, scalar</column>
<column name="W3_vec">in, 64, ap_none, W3_vec, scalar</column>
<column name="res_strm_din">out, 32, ap_fifo, res_strm, pointer</column>
<column name="res_strm_full_n">in, 1, ap_fifo, res_strm, pointer</column>
<column name="res_strm_write">out, 1, ap_fifo, res_strm, pointer</column>
<column name="res_strm_num_data_valid">in, 7, ap_fifo, res_strm, pointer</column>
<column name="res_strm_fifo_cap">in, 7, ap_fifo, res_strm, pointer</column>
</table>
</item>
</section>
</profile>
