<root><simulation><result_generated_time />2023-05-12 16:53:32<layer><layer_spec />{'B': 1, 'K': 384, 'C': 64, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 12544, 'O': 75264}<total_data_reuse />{'W': 196, 'I': 384.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/52</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [392, 1, 1], 'O': [392, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 14), ('OY', 2)]], [[('C', 2), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('OY', 7), ('C', 2)], [('OX', 14), ('OY', 2)]], [], []]<O />[[[('C', 2)], []], [[('OY', 7), ('K', 2)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16)], [('C', 32), ('K', 3), ('K', 4)], []]<I />[[('K', 16), ('C', 32), ('K', 3), ('K', 4)], [], []]<O />[[('K', 16), ('C', 32)], [('K', 3), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [2.0, 192.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 196608, 196608], 'I': [256, 100352, 100352], 'O': [128, 602112, 602112], 'O_partial': [128, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.25, 0.01, 0.0], 'I': [0.5, 0.0, 0.0], 'O': [0.25, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.03, 0.0], 'I': [0.5, 0.03, 0.0], 'O': [0.25, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 6144, 196608], 'I': [256, 100352, 100352], 'O': [128, 200704, 602112], 'O_partial': [128, 0, 0], 'O_final': [0, 200704, 602112]}<total_unit_count />{'W': [784, 4, 1, 1], 'I': [784, 392, 1, 1], 'O': [784, 392, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [392, 392, 1, 1], 'O': [392, 392, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[24576, 24576], [24576, 24576], [24576, 0]]<I />[[150528, 12544], [12544, 12544], [12544, 0]]<O />[[(2333184, 2408448), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(2333184, 2408448), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3072, 3072], [384, 384], [96, 0]]<I />[[18816, 1568], [196, 196], [49, 0]]<O />[[(291648, 301056), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([291648, 301056], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />1474560</mac_count></basic_info><energy><total_energy />10604615.3<mem_energy_breakdown><W />[2.2, 76.1, 127.9]<I />[6.9, 38.8, 65.3]<O />[210.9, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />73728.0<total />10603462.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6994<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9135<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6726<latency_cycle_without_data_loading />6144<ideal_computing_cycle />6144<data_loading><load_cycle_total />582<load_cycle_individual />{'W': [2, 384, 0], 'I': [197, 196, 0]}<load_cycle_combined />{'W': 384, 'I': 198}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6143], [-5362, -5745], [-6144, -6144]], 'I': [[-6143], [-6144, -6144], [-6144, -6144]], 'O': [[-6144], [-6120, -4968], [-4968, -5850]]}<mem_stall_cycle_shared />{'W': [[-6143], [-5362, 0], [0, 0]], 'I': [[-6143], [-6144, 0], [0, 0]], 'O': [[-6144], [-6120, -4968], [-4968, -5850]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 196608, 196608], 'I': [256, 100352, 100352], 'O': [128, 602112, 602112], 'O_partial': [128, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [512, 196608, 196608], 'I': [100352, 100352, 100352], 'O': [50176, 602112, 602112]}<loop_cycles_each_level />{'W': [16, 6144, 6144], 'I': [6144, 6144, 6144], 'O': [512, 6144, 6144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [12, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.0], [16.3, 16.3], [16.3, 16.3]], 'O': [[8.0, 0.2], [98.0, 98.0], [98.0, 98.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.5], [196.0, 16.3], [16.3, 16.3]], 'O': [[8.0, 8.0], [3136.0, 98.0], [98.0, 98.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]], 'I': [[8.0, 0.0], [16.3, 16.3], [16.3, 0]], 'O': [[8.0, 0.2], [98.0, 98.0], [98.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [146.3, 146.3], [48.3, 98.0]], 'I': [[8.0, 0.0], [146.3, 146.3], [48.3, 98.0]], 'O': [[8.0, 0.2], [146.3, 146.3], [48.3, 98.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6144], [16, 16, 384], [6144, 6144, 1]], 'I': [[1, 1, 6144], [6144, 6144, 1], [6144, 6144, 1]], 'O': [[1, 1, 6144], [512, 512, 12], [6144, 6144, 1]]}<trans_time_real />{'W': [[0, 1, 6144], [[2, 16, 384], [1, 16, 384]], [[384, 6144, 1], [96, 6144, 1]]], 'I': [[0, 1, 6144], [[4, 6144, 1], [196, 6144, 1]], [[196, 6144, 1], [49, 6144, 1]]], 'O': [[0, 1, 6144], [[2, 512, 12], [98, 512, 12]], [[1176, 6144, 1], [294, 6144, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -15], [-5760, -6048]], 'I': [[-1], [-6140, -5948], [-5948, -6095]], 'O': [[-1], [-510, -414], [-4968, -5850]]}<single_stall_count />{'W': [6143, 383, 0], 'I': [6143, 0, 0], 'O': [6144, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [766, 0], 'I': [0, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5378, -6144], [-4968, -4968]], 1: [[-6144, -6144], [-4968, -6144]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />120.8<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>