#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 24 15:43:47 2025
# Process ID: 44484
# Current directory: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7964 C:\harman\May_team_project_I2C_SPI\project_I2C_SPI\project_I2C_SPI.xpr
# Log file: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/vivado.log
# Journal file: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.652 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv w ]
add_files C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_Slave.sv w ]
add_files -fileset sim_1 C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_Slave.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_Slave.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_Slave.sv
file delete -force C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_Slave.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv w ]
add_files -fileset sim_1 C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv
update_compile_order -fileset sim_1
set_property top tb_I2C_Slave [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_Slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_I2C_Slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_I2C_Slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xelab -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_Slave
Compiling module xil_defaultlib.tb_I2C_Slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_I2C_Slave_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_Slave_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 24 15:49:14 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_Slave_behav -key {Behavioral:sim_1:Functional:tb_I2C_Slave} -tclbatch {tb_I2C_Slave.tcl} -view {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/tb_I2C_master_only_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/tb_I2C_master_only_behav.wcfg
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/CMD was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/state was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/clk was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/reset was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/CMD was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/tx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/rx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/tx_done was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/rx_done was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/ready was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/sda was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/scl was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/sda_SOMI was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/data_box was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/box_count was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/d1 was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/d2 was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/fall was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/rising was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/master_IO_sel was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/clk was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/reset was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/CMD was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/tx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/rx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/ready was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/scl was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/state was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/clk_count was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/clk_count_next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/bit_count was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/bit_count_next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda_IO was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda_IO_next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda_reg was not found in the design.
source tb_I2C_Slave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_Slave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.652 ; gain = 0.000
add_files -fileset constrs_1 -norecurse C:/harman/Basys-3-Master.xdc
import_files -fileset constrs_1 C:/harman/Basys-3-Master.xdc
set_property top I2C_Slave [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv w ]
add_files C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/harman/FPGA_Harman-1/final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v] -no_script -reset -force -quiet
remove_files  C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v
file delete -force C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v
import_files -norecurse {{C:/harman/FPGA_Harman-1/2025-05-16 SPI_FND/2025-05-16 SPI_FND.srcs/sources_1/imports/sources_1/fndController.v}}
update_compile_order -fileset sources_1
set_property top top_I2C_Slave [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_I2C_Slave
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1532.211 ; gain = 254.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:29]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'fndCom' does not match port width (4) of module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1608.309 ; gain = 330.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.309 ; gain = 330.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.309 ; gain = 330.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1608.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1856.562 ; gain = 578.793
27 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1856.562 ; gain = 770.910
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.949 ; gain = 32.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:30]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.719 ; gain = 83.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1976.629 ; gain = 106.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1976.629 ; gain = 106.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1991.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.656 ; gain = 121.738
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:30]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'fndCom' does not match port width (4) of module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:42]
WARNING: [Synth 8-689] width (1) of port connection 'fndFont' does not match port width (8) of module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.656 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1991.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1991.656 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 24 16:02:03 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sat May 24 16:02:03 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.656 ; gain = 0.000
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183BB7A24A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183BB7A24A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A24A
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3490.785 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183BB7A24A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183BB7A24A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A24A
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 24 16:08:07 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sat May 24 16:08:08 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3571.133 ; gain = 69.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:30]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3613.199 ; gain = 111.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3636.105 ; gain = 134.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3636.105 ; gain = 134.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3653.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3653.492 ; gain = 152.102
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183BB7A24A]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183BB7A24A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A24A
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat May 24 16:18:44 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sat May 24 16:18:44 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3653.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:30]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3653.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3653.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3653.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3669.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3669.285 ; gain = 15.793
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3669.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3673.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4233.246 ; gain = 63.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:30]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (2#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (4#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (7#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (8#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (9#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/imports/sources_1/fndController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (10#1) [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/top_I2C_Slave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4273.266 ; gain = 103.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.172 ; gain = 127.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.172 ; gain = 127.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4314.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4314.598 ; gain = 145.203
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 24 16:33:05 2025] Launched synth_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/synth_1/runme.log
[Sat May 24 16:33:05 2025] Launched impl_1...
Run output will be captured here: C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.runs/impl_1/top_I2C_Slave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_Slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_I2C_Slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_I2C_Slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xelab -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'slv_reg0' is not found for implicit .* port connection [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_Slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_I2C_Slave_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xelab -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'slv_reg0' is not found for implicit .* port connection [C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_Slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_I2C_Slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_I2C_Slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
"xelab -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a1de2a1f27844c16a13a6f51e91fbe0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_Slave_behav xil_defaultlib.tb_I2C_Slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_Slave
Compiling module xil_defaultlib.tb_I2C_Slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_I2C_Slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_Slave_behav -key {Behavioral:sim_1:Functional:tb_I2C_Slave} -tclbatch {tb_I2C_Slave.tcl} -view {C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/tb_I2C_master_only_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/tb_I2C_master_only_behav.wcfg
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/CMD was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/state was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/clk was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/reset was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/CMD was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/tx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/rx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/tx_done was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/rx_done was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/ready was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/sda was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/scl was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/sda_SOMI was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/data_box was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/box_count was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/d1 was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/d2 was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/fall was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/rising was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/master_IO_sel was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/clk was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/reset was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/CMD was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/tx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/rx_data was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/ready was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/scl was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/state was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/clk_count was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/clk_count_next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/bit_count was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/bit_count_next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda_IO was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda_IO_next was not found in the design.
WARNING: Simulation object /tb_I2C_master_only/u_I2C_Master/sda_reg was not found in the design.
source tb_I2C_Slave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_Slave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4320.293 ; gain = 0.000
run all
test start
start transmission
Master tran 00 to Slave
Master tran 01 to Slave
Master tran aa to Slave
Master tran 99 to Slave
Master tran 88 to Slave
Master tran 77 to Slave
end transmission
$finish called at time : 641035 ns : File "C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sim_1/new/tb_I2C_Slave.sv" Line 111
