

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1'
================================================================
* Date:           Fri Mar 28 16:44:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.527 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  30.000 ns|  30.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/awq_macro.cpp:146]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_74 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_75 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_76 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_77 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_78 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_79 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_80 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%qscale0_4_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_4_promoted"   --->   Operation 13 'read' 'qscale0_4_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%qscale0_5_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_5_promoted"   --->   Operation 14 'read' 'qscale0_5_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qscale0_2_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_2_promoted"   --->   Operation 15 'read' 'qscale0_2_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qscale0_3_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_3_promoted"   --->   Operation 16 'read' 'qscale0_3_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qscale0_0_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_0_promoted"   --->   Operation 17 'read' 'qscale0_0_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qscale0_1_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_1_promoted"   --->   Operation 18 'read' 'qscale0_1_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qscale0_6_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_6_promoted"   --->   Operation 19 'read' 'qscale0_6_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qscale0_7_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale0_7_promoted"   --->   Operation 20 'read' 'qscale0_7_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_7_promoted_read, i32 %empty_80"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_6_promoted_read, i32 %empty_79"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_1_promoted_read, i32 %empty_78"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_0_promoted_read, i32 %empty_77"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_3_promoted_read, i32 %empty_76"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_2_promoted_read, i32 %empty_75"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_5_promoted_read, i32 %empty_74"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale0_4_promoted_read, i32 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln146 = store i3 0, i3 %j" [src/awq_macro.cpp:146]   --->   Operation 29 'store' 'store_ln146' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_5 = load i3 %j" [src/awq_macro.cpp:146]   --->   Operation 31 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%icmp_ln146 = icmp_eq  i3 %j_5, i3 4" [src/awq_macro.cpp:146]   --->   Operation 32 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%add_ln146 = add i3 %j_5, i3 1" [src/awq_macro.cpp:146]   --->   Operation 33 'add' 'add_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.body.i.split, void %for.cond.cleanup.i.exitStub" [src/awq_macro.cpp:146]   --->   Operation 34 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i3 %j_5" [src/awq_macro.cpp:146]   --->   Operation 35 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:146]   --->   Operation 36 'specpipeline' 'specpipeline_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/awq_macro.cpp:146]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/awq_macro.cpp:146]   --->   Operation 38 'specloopname' 'specloopname_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.54ns)   --->   "%switch_ln150 = switch i2 %trunc_ln146, void %arrayidx23.i675.case.7, i2 0, void %arrayidx23.i675.case.1, i2 1, void %arrayidx23.i675.case.3, i2 2, void %for.body.i.split.arrayidx23.i675.exit_crit_edge" [src/awq_macro.cpp:150]   --->   Operation 39 'switch' 'switch_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.54>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_74"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 2)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 2)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx23.i675.exit" [src/awq_macro.cpp:150]   --->   Operation 42 'br' 'br_ln150' <Predicate = (!icmp_ln146 & trunc_ln146 == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_76"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 1)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_75"   --->   Operation 44 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 1)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx23.i675.exit" [src/awq_macro.cpp:151]   --->   Operation 45 'br' 'br_ln151' <Predicate = (!icmp_ln146 & trunc_ln146 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_78"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 0)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_77"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 0)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx23.i675.exit" [src/awq_macro.cpp:151]   --->   Operation 48 'br' 'br_ln151' <Predicate = (!icmp_ln146 & trunc_ln146 == 0)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_80"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 3)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_79"   --->   Operation 50 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 3)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx23.i675.exit" [src/awq_macro.cpp:151]   --->   Operation 51 'br' 'br_ln151' <Predicate = (!icmp_ln146 & trunc_ln146 == 3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln146 = store i3 %add_ln146, i3 %j" [src/awq_macro.cpp:146]   --->   Operation 52 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.body.i" [src/awq_macro.cpp:146]   --->   Operation 53 'br' 'br_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty"   --->   Operation 54 'load' 'p_load23' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_74"   --->   Operation 55 'load' 'p_load22' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_75"   --->   Operation 56 'load' 'p_load21' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_76"   --->   Operation 57 'load' 'p_load20' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_77"   --->   Operation 58 'load' 'p_load19' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_78"   --->   Operation 59 'load' 'p_load18' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_79"   --->   Operation 60 'load' 'p_load17' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_80"   --->   Operation 61 'load' 'p_load' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load17"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load18"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load19"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load20"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load21"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load22"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load23"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.527ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln146', src/awq_macro.cpp:146) of constant 0 on local variable 'j', src/awq_macro.cpp:146 [42]  (0.427 ns)
	'load' operation 3 bit ('j', src/awq_macro.cpp:146) on local variable 'j', src/awq_macro.cpp:146 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln146', src/awq_macro.cpp:146) [46]  (0.673 ns)
	'store' operation 0 bit ('store_ln146', src/awq_macro.cpp:146) of variable 'add_ln146', src/awq_macro.cpp:146 on local variable 'j', src/awq_macro.cpp:146 [72]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
