|stateDiagramVerilog
c => c.IN2
x => o0.IN1
x => o1.IN1
x => comb.IN1
x => o4.IN1
x => o5.IN1
reset => reset.IN2
W <= comb.DB_MAX_OUTPUT_PORT_TYPE


|stateDiagramVerilog|D_ff:d0
clk => q~reg0.CLK
d => q.DATAA
rst => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|stateDiagramVerilog|D_ff:d1
clk => q~reg0.CLK
d => q.DATAA
rst => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


