```verilog
if ((enc_p == 16'hFFFF) && (enc_c == 16'h0703))
    $display("Ciphertext is correct");
```

