Analysis & Synthesis report for final_work
Tue Sep 06 00:50:45 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 06 00:50:45 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; final_work                                 ;
; Top-level Entity Name              ; final_work                                 ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 60                                         ;
;     Total combinational functions  ; 60                                         ;
;     Dedicated logic registers      ; 36                                         ;
; Total registers                    ; 36                                         ;
; Total pins                         ; 35                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; final_work         ; final_work         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------+---------+
; mux2x1.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/mux2x1.bdf            ;         ;
; mux4x1.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/mux4x1.bdf            ;         ;
; mux8x1.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/mux8x1.bdf            ;         ;
; decod3x8.bdf                     ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/decod3x8.bdf          ;         ;
; decod4x16.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/decod4x16.bdf         ;         ;
; and_8bits.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/and_8bits.bdf         ;         ;
; or_8bits.bdf                     ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/or_8bits.bdf          ;         ;
; not_8bits.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/not_8bits.bdf         ;         ;
; mux8x1_8bits.bdf                 ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/mux8x1_8bits.bdf      ;         ;
; mux2x1_8bits.bdf                 ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf      ;         ;
; Ahmes.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/Ahmes.bdf             ;         ;
; zero_check.bdf                   ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/zero_check.bdf        ;         ;
; final_work.bdf                   ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/final_work.bdf        ;         ;
; negative_check.bdf               ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/negative_check.bdf    ;         ;
; control_unit.bdf                 ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/control_unit.bdf      ;         ;
; reg_8_bits.bdf                   ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/reg_8_bits.bdf        ;         ;
; neander_alu.bdf                  ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/neander_alu.bdf       ;         ;
; freq_div25_select.bdf            ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/freq_div25_select.bdf ;         ;
; 8_bits_adder.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/8_bits_adder.bdf      ;         ;
; full_adder.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/full_adder.bdf        ;         ;
; half_adder.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/half_adder.bdf        ;         ;
; freq_div.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/freq_div.bdf          ;         ;
; counter_8_bits.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/counter_8_bits.bdf    ;         ;
; generic_counter.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/generic_counter.bdf   ;         ;
; display_7_seg.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/display_7_seg.bdf     ;         ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 60        ;
;                                             ;           ;
; Total combinational functions               ; 60        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 18        ;
;     -- 3 input functions                    ; 11        ;
;     -- <=2 input functions                  ; 31        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 60        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 36        ;
;     -- Dedicated logic registers            ; 36        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 36        ;
; Total fan-out                               ; 305       ;
; Average fan-out                             ; 1.84      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |final_work                         ; 60 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 35   ; 0            ; |final_work                                                                            ; work         ;
;    |Ahmes:inst|                     ; 60 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst                                                                 ; work         ;
;       |control_unit:inst|           ; 4 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|control_unit:inst                                               ; work         ;
;          |counter_8_bits:inst2|     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|control_unit:inst|counter_8_bits:inst2                          ; work         ;
;             |generic_counter:inst3| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|control_unit:inst|counter_8_bits:inst2|generic_counter:inst3    ; work         ;
;             |generic_counter:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|control_unit:inst|counter_8_bits:inst2|generic_counter:inst4    ; work         ;
;             |generic_counter:inst|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|control_unit:inst|counter_8_bits:inst2|generic_counter:inst     ; work         ;
;          |decod3x8:inst|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|control_unit:inst|decod3x8:inst                                 ; work         ;
;       |counter_8_bits:PC|           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC                                               ; work         ;
;          |generic_counter:inst3|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst3                         ; work         ;
;          |generic_counter:inst4|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst4                         ; work         ;
;          |generic_counter:inst5|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst5                         ; work         ;
;          |generic_counter:inst6|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst6                         ; work         ;
;          |generic_counter:inst7|    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst7                         ; work         ;
;          |generic_counter:inst8|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst8                         ; work         ;
;          |generic_counter:inst9|    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst9                         ; work         ;
;          |generic_counter:inst|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|counter_8_bits:PC|generic_counter:inst                          ; work         ;
;       |display_7_seg:inst4|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|display_7_seg:inst4                                             ; work         ;
;       |display_7_seg:inst5|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|display_7_seg:inst5                                             ; work         ;
;       |freq_div25_select:inst6|     ; 32 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6                                         ; work         ;
;          |freq_div:inst10|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst10                         ; work         ;
;          |freq_div:inst11|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst11                         ; work         ;
;          |freq_div:inst12|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst12                         ; work         ;
;          |freq_div:inst13|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst13                         ; work         ;
;          |freq_div:inst14|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst14                         ; work         ;
;          |freq_div:inst15|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst15                         ; work         ;
;          |freq_div:inst16|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst16                         ; work         ;
;          |freq_div:inst17|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst17                         ; work         ;
;          |freq_div:inst18|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst18                         ; work         ;
;          |freq_div:inst19|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst19                         ; work         ;
;          |freq_div:inst1|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst1                          ; work         ;
;          |freq_div:inst20|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst20                         ; work         ;
;          |freq_div:inst21|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst21                         ; work         ;
;          |freq_div:inst22|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst22                         ; work         ;
;          |freq_div:inst23|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst23                         ; work         ;
;          |freq_div:inst24|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst24                         ; work         ;
;          |freq_div:inst2|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst2                          ; work         ;
;          |freq_div:inst3|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst3                          ; work         ;
;          |freq_div:inst4|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst4                          ; work         ;
;          |freq_div:inst5|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst5                          ; work         ;
;          |freq_div:inst6|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst6                          ; work         ;
;          |freq_div:inst7|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst7                          ; work         ;
;          |freq_div:inst8|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst8                          ; work         ;
;          |freq_div:inst9|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst9                          ; work         ;
;          |freq_div:inst|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|freq_div:inst                           ; work         ;
;          |mux8x1:inst25|            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25                           ; work         ;
;             |mux2x1:inst1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux2x1:inst1              ; work         ;
;             |mux4x1:inst2|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst2              ; work         ;
;                |mux2x1:inst2|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst2|mux2x1:inst2 ; work         ;
;             |mux4x1:inst|           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst               ; work         ;
;                |mux2x1:inst2|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst|mux2x1:inst2  ; work         ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; Ahmes:inst|reg_8_bits:RDM|inst2        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RDM|inst3        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RDM|inst4        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RDM|inst5        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RDM|inst6        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RDM|inst7        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RDM|inst1        ; Merged with Ahmes:inst|reg_8_bits:RDM|inst  ;
; Ahmes:inst|reg_8_bits:RI|inst5         ; Merged with Ahmes:inst|reg_8_bits:RI|inst3  ;
; Ahmes:inst|reg_8_bits:RI|inst7         ; Merged with Ahmes:inst|reg_8_bits:RI|inst3  ;
; Ahmes:inst|reg_8_bits:RI|inst1         ; Merged with Ahmes:inst|reg_8_bits:RI|inst3  ;
; Ahmes:inst|reg_8_bits:RDM|inst         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:RI|inst3         ; Stuck at GND due to stuck port data_in      ;
; Ahmes:inst|reg_8_bits:AC|inst          ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst2         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst3         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst4         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst5         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst6         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst7         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|reg_8_bits:AC|inst1         ; Stuck at GND due to stuck port clock_enable ;
; Ahmes:inst|inst11                      ; Stuck at VCC due to stuck port clock_enable ;
; Ahmes:inst|inst23                      ; Stuck at VCC due to stuck port clock_enable ;
; Total Number of Removed Registers = 22 ;                                             ;
+----------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+--------------------------------+--------------------------------+-----------------------------------------------------------------+
; Register name                  ; Reason for Removal             ; Registers Removed due to This Register                          ;
+--------------------------------+--------------------------------+-----------------------------------------------------------------+
; Ahmes:inst|reg_8_bits:RI|inst3 ; Stuck at GND                   ; Ahmes:inst|reg_8_bits:AC|inst2, Ahmes:inst|reg_8_bits:AC|inst3, ;
;                                ; due to stuck port data_in      ; Ahmes:inst|reg_8_bits:AC|inst5, Ahmes:inst|reg_8_bits:AC|inst6, ;
;                                ;                                ; Ahmes:inst|reg_8_bits:AC|inst7, Ahmes:inst|inst23               ;
; Ahmes:inst|reg_8_bits:RDM|inst ; Stuck at GND                   ; Ahmes:inst|reg_8_bits:AC|inst, Ahmes:inst|reg_8_bits:AC|inst4,  ;
;                                ; due to stuck port clock_enable ; Ahmes:inst|reg_8_bits:AC|inst1, Ahmes:inst|inst11               ;
+--------------------------------+--------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Sep 06 00:50:43 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.bdf
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.bdf
    Info (12023): Found entity 1: mux4x1
Info (12021): Found 1 design units, including 1 entities, in source file mux16x1.bdf
    Info (12023): Found entity 1: mux16x1
Info (12021): Found 1 design units, including 1 entities, in source file mux8x1.bdf
    Info (12023): Found entity 1: mux8x1
Info (12021): Found 1 design units, including 1 entities, in source file decod3x8.bdf
    Info (12023): Found entity 1: decod3x8
Info (12021): Found 1 design units, including 1 entities, in source file decod4x16.bdf
    Info (12023): Found entity 1: decod4x16
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop_d_edge.bdf
    Info (12023): Found entity 1: flip_flop_D_edge
Info (12021): Found 1 design units, including 1 entities, in source file register.bdf
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file register_8bits.bdf
    Info (12023): Found entity 1: register_8bits
Info (12021): Found 1 design units, including 1 entities, in source file and_8bits.bdf
    Info (12023): Found entity 1: and_8bits
Info (12021): Found 1 design units, including 1 entities, in source file or_8bits.bdf
    Info (12023): Found entity 1: or_8bits
Info (12021): Found 1 design units, including 1 entities, in source file not_8bits.bdf
    Info (12023): Found entity 1: not_8bits
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1_8bits.bdf
    Info (12023): Found entity 1: mux4x1_8bits
Info (12021): Found 1 design units, including 1 entities, in source file mux8x1_8bits.bdf
    Info (12023): Found entity 1: mux8x1_8bits
Info (12021): Found 1 design units, including 1 entities, in source file ahmes_alu.bdf
    Info (12023): Found entity 1: ahmes_alu
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_8bits.bdf
    Info (12023): Found entity 1: mux2x1_8bits
Info (12021): Found 1 design units, including 1 entities, in source file decod2x4.bdf
    Info (12023): Found entity 1: decod2x4
Info (12021): Found 1 design units, including 1 entities, in source file ahmes.bdf
    Info (12023): Found entity 1: Ahmes
Info (12021): Found 1 design units, including 1 entities, in source file zero_check.bdf
    Info (12023): Found entity 1: zero_check
Info (12021): Found 1 design units, including 1 entities, in source file shl.bdf
    Info (12023): Found entity 1: shl
Info (12021): Found 1 design units, including 1 entities, in source file mux16x1_8bitsa.bdf
    Info (12023): Found entity 1: mux16x1_8bitsa
Info (12021): Found 1 design units, including 1 entities, in source file gnd_8bits.bdf
    Info (12023): Found entity 1: gnd_8bits
Info (12021): Found 1 design units, including 1 entities, in source file final_work.bdf
    Info (12023): Found entity 1: final_work
Info (12021): Found 1 design units, including 1 entities, in source file overflow_check.bdf
    Info (12023): Found entity 1: overflow_check
Info (12021): Found 1 design units, including 1 entities, in source file carry_check.bdf
    Info (12023): Found entity 1: carry_check
Info (12021): Found 1 design units, including 1 entities, in source file add_sub_neg.bdf
    Info (12023): Found entity 1: add_sub_neg
Info (12021): Found 1 design units, including 1 entities, in source file negative_check.bdf
    Info (12023): Found entity 1: negative_check
Info (12021): Found 1 design units, including 1 entities, in source file borrow_check.bdf
    Info (12023): Found entity 1: borrow_check
Info (12021): Found 1 design units, including 1 entities, in source file latch_sr_e.bdf
    Info (12023): Found entity 1: latch_SR_E
Info (12021): Found 1 design units, including 1 entities, in source file latch_sr.bdf
    Info (12023): Found entity 1: latch_SR
Info (12021): Found 1 design units, including 1 entities, in source file latch_d.bdf
    Info (12023): Found entity 1: latch_D
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop.bdf
    Info (12023): Found entity 1: flip_flop
Info (12021): Found 1 design units, including 1 entities, in source file xx.bdf
    Info (12023): Found entity 1: xx
Info (12021): Found 1 design units, including 1 entities, in source file latch_sr_sr.bdf
    Info (12023): Found entity 1: latch_SR_sr
Info (12021): Found 1 design units, including 1 entities, in source file latch_sr_e_sr.bdf
    Info (12023): Found entity 1: latch_SR_E_sr
Info (12021): Found 1 design units, including 1 entities, in source file latch_d_sr.bdf
    Info (12023): Found entity 1: latch_D_sr
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop_sr.bdf
    Info (12023): Found entity 1: flip_flop_sr
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop_e_sr.bdf
    Info (12023): Found entity 1: flip_flop_E_sr
Warning (12019): Can't analyze file -- file latch_with_reset/latch_SR.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file latch_sr_reset.bdf
    Info (12023): Found entity 1: latch_SR_reset
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.bdf
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file reg_8_bits.bdf
    Info (12023): Found entity 1: reg_8_bits
Info (12021): Found 1 design units, including 1 entities, in source file neander_alu.bdf
    Info (12023): Found entity 1: neander_alu
Info (12021): Found 1 design units, including 1 entities, in source file freq_div25_select.bdf
    Info (12023): Found entity 1: freq_div25_select
Info (12127): Elaborating entity "final_work" for the top level hierarchy
Info (12128): Elaborating entity "Ahmes" for hierarchy "Ahmes:inst"
Warning (275083): Bus "Mem2[7..0]" found using same base name as "Mem", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "Mem" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Mem[7..0]" to "Mem7..0"
    Warning (275081): Converted element name(s) from "Mem[7..0]" to "Mem7..0"
Warning (275080): Converted elements in bus name "Mem2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Mem2[7..0]" to "Mem27..0"
Info (12128): Elaborating entity "neander_alu" for hierarchy "Ahmes:inst|neander_alu:inst22"
Info (12128): Elaborating entity "zero_check" for hierarchy "Ahmes:inst|neander_alu:inst22|zero_check:inst24"
Info (12128): Elaborating entity "mux8x1_8bits" for hierarchy "Ahmes:inst|neander_alu:inst22|mux8x1_8bits:inst12"
Info (12128): Elaborating entity "mux8x1" for hierarchy "Ahmes:inst|neander_alu:inst22|mux8x1_8bits:inst12|mux8x1:inst2"
Info (12128): Elaborating entity "mux2x1" for hierarchy "Ahmes:inst|neander_alu:inst22|mux8x1_8bits:inst12|mux8x1:inst2|mux2x1:inst1"
Info (12128): Elaborating entity "mux4x1" for hierarchy "Ahmes:inst|neander_alu:inst22|mux8x1_8bits:inst12|mux8x1:inst2|mux4x1:inst"
Warning (12125): Using design file 8_bits_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8_bits_adder
Info (12128): Elaborating entity "8_bits_adder" for hierarchy "Ahmes:inst|neander_alu:inst22|8_bits_adder:inst"
Warning (12125): Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: full_adder
Info (12128): Elaborating entity "full_adder" for hierarchy "Ahmes:inst|neander_alu:inst22|8_bits_adder:inst|full_adder:inst7"
Warning (12125): Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: half_adder
Info (12128): Elaborating entity "half_adder" for hierarchy "Ahmes:inst|neander_alu:inst22|8_bits_adder:inst|full_adder:inst7|half_adder:inst1"
Info (12128): Elaborating entity "and_8bits" for hierarchy "Ahmes:inst|neander_alu:inst22|and_8bits:inst1"
Info (12128): Elaborating entity "or_8bits" for hierarchy "Ahmes:inst|neander_alu:inst22|or_8bits:inst2"
Info (12128): Elaborating entity "not_8bits" for hierarchy "Ahmes:inst|neander_alu:inst22|not_8bits:inst3"
Info (12128): Elaborating entity "negative_check" for hierarchy "Ahmes:inst|neander_alu:inst22|negative_check:inst4"
Info (12128): Elaborating entity "reg_8_bits" for hierarchy "Ahmes:inst|reg_8_bits:AC"
Info (12128): Elaborating entity "freq_div25_select" for hierarchy "Ahmes:inst|freq_div25_select:inst6"
Warning (12125): Using design file freq_div.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: freq_div
Info (12128): Elaborating entity "freq_div" for hierarchy "Ahmes:inst|freq_div25_select:inst6|freq_div:inst24"
Info (12128): Elaborating entity "control_unit" for hierarchy "Ahmes:inst|control_unit:inst"
Info (12128): Elaborating entity "decod3x8" for hierarchy "Ahmes:inst|control_unit:inst|decod3x8:inst"
Warning (12125): Using design file counter_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter_8_bits
Info (12128): Elaborating entity "counter_8_bits" for hierarchy "Ahmes:inst|control_unit:inst|counter_8_bits:inst2"
Warning (12125): Using design file generic_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: generic_counter
Info (12128): Elaborating entity "generic_counter" for hierarchy "Ahmes:inst|control_unit:inst|counter_8_bits:inst2|generic_counter:inst3"
Info (12128): Elaborating entity "decod4x16" for hierarchy "Ahmes:inst|control_unit:inst|decod4x16:inst3"
Warning (12125): Using design file display_7_seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display_7_seg
Info (12128): Elaborating entity "display_7_seg" for hierarchy "Ahmes:inst|display_7_seg:inst2"
Info (12128): Elaborating entity "mux2x1_8bits" for hierarchy "Ahmes:inst|mux2x1_8bits:inst3"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux2x1:inst1|inst2~0
    Warning (19017): Found clock multiplexer Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst2|mux2x1:inst2|inst2~0
    Warning (19017): Found clock multiplexer Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst|mux2x1:inst2|inst2~0
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "z" is stuck at VCC
    Warning (13410): Pin "n" is stuck at VCC
    Warning (13410): Pin "pc0[6]" is stuck at VCC
    Warning (13410): Pin "pc0[5]" is stuck at GND
    Warning (13410): Pin "pc0[4]" is stuck at GND
    Warning (13410): Pin "pc0[3]" is stuck at GND
    Warning (13410): Pin "pc0[2]" is stuck at GND
    Warning (13410): Pin "pc0[1]" is stuck at GND
    Warning (13410): Pin "pc0[0]" is stuck at GND
    Warning (13410): Pin "pc1[6]" is stuck at VCC
    Warning (13410): Pin "pc1[5]" is stuck at GND
    Warning (13410): Pin "pc1[4]" is stuck at GND
    Warning (13410): Pin "pc1[3]" is stuck at GND
    Warning (13410): Pin "pc1[2]" is stuck at GND
    Warning (13410): Pin "pc1[1]" is stuck at GND
    Warning (13410): Pin "pc1[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 95 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 60 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4618 megabytes
    Info: Processing ended: Tue Sep 06 00:50:45 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


