<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">cmh_doa_miss_state_reg</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">register__W1</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.cmh_doa_miss_state_reg.html">cmh_doa_miss_state_reg</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="WIDTH">
            <p>WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#3">import/register.v, 3:29</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_d">
            <p>i_d</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#4">import/register.v, 4:37</a>
            </p>
          </td>
          <td>
            <h4>glb_miss_state</h4>
            <p>
              <a href="instruction_cache.html#glb_miss_state">instruction_cache.glb_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#320">src/instruction_cache.v:320</a>
            </p>
          </td>
          <td>
            <h4>o_q</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#o_q">instruction_cache.cmh_doa_miss_state_reg.o_q</a>
            </p>
            <p>Examine RTL: <a href="import__register.v.html#21">import/register.v:21</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#6">import/register.v, 6:37</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.html#clk">instruction_cache.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#322">src/instruction_cache.v:322</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#7">import/register.v, 7:37</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.html#arst_n">instruction_cache.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#323">src/instruction_cache.v:323</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#8">import/register.v, 8:37</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.html#i_halt">instruction_cache.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#324">src/instruction_cache.v:324</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#o_ready">instruction_cache.cmh_doa_miss_state_reg.o_ready</a>
            </p>
            <p>Examine RTL: <a href="import__register.v.html#14">import/register.v:14</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_q">
            <p>o_q</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#10">import/register.v, 10:37</a>
            </p>
          </td>
          <td>
            <h4>i_d</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#i_d">instruction_cache.cmh_doa_miss_state_reg.i_d</a>
            </p>
            <p>Examine RTL: <a href="import__register.v.html#21">import/register.v:21</a>
            </p>
          </td>
          <td>
            <h4>cdmsr_miss_state</h4>
            <p>
              <a href="instruction_cache.html#cdmsr_miss_state">instruction_cache.cdmsr_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#326">src/instruction_cache.v:326</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="import__register.v.html#18">import/register.v:18</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__register.v.html#11">import/register.v, 11:37</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#i_halt">instruction_cache.cmh_doa_miss_state_reg.i_halt</a>
            </p>
            <p>Examine RTL: <a href="import__register.v.html#14">import/register.v:14</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>