# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FOC_BLDC.gen/sources_1/ip/FOC_fuzzyLogic_BRAM/FOC_fuzzyLogic_BRAM_sim_netlist.vhdl" \
"../../../../FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/sim/mpDSP_DSP_macro.vhd" \

vhdl2008 FOC_lib  \
"../../../../FOC_BLDC.srcs/sources_1/new/FOC_types.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/new/FOC_fuzzyLogic.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/new/mpDSP.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../FOC_BLDC.srcs/sim_1/new/testbench_Fuzzylogic.vhd" \

# Do not sort compile order
nosort
