module adder_pipe_64bit (
    input wire clk,          // Clock input
    input wire rst_n,        // Active low reset signal
    input wire i_en,         // Enable signal for addition operation
    input wire [63:0] adda,   // 64-bit input operand A
    input wire [63:0] addb,   // 64-bit input operand B
    output reg [64:0] result, // 65-bit output representing the sum of adda and addb
    output reg o_en          // Output enable signal
);