Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jun 18 17:53:10 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Speaker_VR_primary_timing_summary_routed.rpt -pb Speaker_VR_primary_timing_summary_routed.pb -rpx Speaker_VR_primary_timing_summary_routed.rpx -warn_on_violation
| Design       : Speaker_VR_primary
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_7/inst/DRDY (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.805        0.000                      0                  100        0.207        0.000                      0                  100       41.160        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.805        0.000                      0                  100        0.207        0.000                      0                  100       41.160        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.805ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.396ns (43.339%)  route 3.133ns (56.661%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  clk_cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    clk_cnt1_reg[24]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.613 r  clk_cnt1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.613    clk_cnt1_reg[28]_i_1_n_6
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425    88.119    CLK_IBUF_BUFG
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[29]/C
                         clock pessimism              0.272    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    88.418    clk_cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                 77.805    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.375ns (43.123%)  route 3.133ns (56.877%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  clk_cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    clk_cnt1_reg[24]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.592 r  clk_cnt1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.592    clk_cnt1_reg[28]_i_1_n_4
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425    88.119    CLK_IBUF_BUFG
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[31]/C
                         clock pessimism              0.272    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    88.418    clk_cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.900ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 2.301ns (42.348%)  route 3.133ns (57.652%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  clk_cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    clk_cnt1_reg[24]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.518 r  clk_cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.518    clk_cnt1_reg[28]_i_1_n_5
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425    88.119    CLK_IBUF_BUFG
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[30]/C
                         clock pessimism              0.272    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    88.418    clk_cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                 77.900    

Slack (MET) :             77.916ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.285ns (42.178%)  route 3.133ns (57.822%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  clk_cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    clk_cnt1_reg[24]_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.502 r  clk_cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.502    clk_cnt1_reg[28]_i_1_n_7
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.425    88.119    CLK_IBUF_BUFG
    SLICE_X33Y81         FDCE                                         r  clk_cnt1_reg[28]/C
                         clock pessimism              0.272    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)        0.062    88.418    clk_cnt1_reg[28]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                 77.916    

Slack (MET) :             77.942ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.282ns (42.146%)  route 3.133ns (57.854%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.499 r  clk_cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.499    clk_cnt1_reg[24]_i_1_n_6
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    88.118    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[25]/C
                         clock pessimism              0.296    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)        0.062    88.441    clk_cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                 77.942    

Slack (MET) :             77.963ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.261ns (41.921%)  route 3.133ns (58.079%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.478 r  clk_cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.478    clk_cnt1_reg[24]_i_1_n_4
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    88.118    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
                         clock pessimism              0.296    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)        0.062    88.441    clk_cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 77.963    

Slack (MET) :             77.975ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.396ns (44.666%)  route 2.968ns (55.334%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.536     5.080    CLK_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  clk_cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  clk_cnt2_reg[11]/Q
                         net (fo=2, routed)           0.807     6.343    clk_cnt2_reg[11]
    SLICE_X28Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.467 r  FREQ40kHz_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.639     7.106    FREQ40kHz_OBUF_inst_i_8_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.230 f  FREQ40kHz_OBUF_inst_i_4/O
                         net (fo=34, routed)          1.513     8.743    FREQ40kHz_OBUF_inst_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.867 r  clk_cnt2[0]_i_5/O
                         net (fo=1, routed)           0.000     8.867    clk_cnt2[0]_i_5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.417 r  clk_cnt2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.426    clk_cnt2_reg[0]_i_1_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  clk_cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    clk_cnt2_reg[4]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  clk_cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    clk_cnt2_reg[8]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.882 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.882    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  clk_cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    clk_cnt2_reg[24]_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.444 r  clk_cnt2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.444    clk_cnt2_reg[28]_i_1_n_6
    SLICE_X29Y81         FDCE                                         r  clk_cnt2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.427    88.121    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt2_reg[29]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)        0.062    88.419    clk_cnt2_reg[29]
  -------------------------------------------------------------------
                         required time                         88.419    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                 77.975    

Slack (MET) :             77.996ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.375ns (44.449%)  route 2.968ns (55.551%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.536     5.080    CLK_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  clk_cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  clk_cnt2_reg[11]/Q
                         net (fo=2, routed)           0.807     6.343    clk_cnt2_reg[11]
    SLICE_X28Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.467 r  FREQ40kHz_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.639     7.106    FREQ40kHz_OBUF_inst_i_8_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.230 f  FREQ40kHz_OBUF_inst_i_4/O
                         net (fo=34, routed)          1.513     8.743    FREQ40kHz_OBUF_inst_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.867 r  clk_cnt2[0]_i_5/O
                         net (fo=1, routed)           0.000     8.867    clk_cnt2[0]_i_5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.417 r  clk_cnt2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.426    clk_cnt2_reg[0]_i_1_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  clk_cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    clk_cnt2_reg[4]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  clk_cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    clk_cnt2_reg[8]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.882 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.882    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  clk_cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    clk_cnt2_reg[24]_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.423 r  clk_cnt2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.423    clk_cnt2_reg[28]_i_1_n_4
    SLICE_X29Y81         FDCE                                         r  clk_cnt2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.427    88.121    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt2_reg[31]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)        0.062    88.419    clk_cnt2_reg[31]
  -------------------------------------------------------------------
                         required time                         88.419    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 77.996    

Slack (MET) :             78.032ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 2.168ns (40.902%)  route 3.133ns (59.098%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.385 r  clk_cnt1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.385    clk_cnt1_reg[20]_i_1_n_6
    SLICE_X33Y79         FDCE                                         r  clk_cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    88.118    CLK_IBUF_BUFG
    SLICE_X33Y79         FDCE                                         r  clk_cnt1_reg[21]/C
                         clock pessimism              0.272    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X33Y79         FDCE (Setup_fdce_C_D)        0.062    88.417    clk_cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                 78.032    

Slack (MET) :             78.037ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.187ns (41.113%)  route 3.133ns (58.887%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.541     5.085    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.226    clk_cnt1_reg[27]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.350 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     6.997    buf1_i_7_n_0
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.121 f  buf1_i_3/O
                         net (fo=36, routed)          1.791     8.912    buf1_i_3_n_0
    SLICE_X33Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.036 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     9.036    clk_cnt1[0]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.586 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.595    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.404 r  clk_cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.404    clk_cnt1_reg[24]_i_1_n_5
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.424    88.118    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  clk_cnt1_reg[26]/C
                         clock pessimism              0.296    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)        0.062    88.441    clk_cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                 78.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buf2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.584%)  route 0.126ns (40.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.552     1.456    CLK_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  buf1_reg/Q
                         net (fo=2, routed)           0.126     1.723    buf1
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  buf2_i_1/O
                         net (fo=1, routed)           0.000     1.768    buf2_i_1_n_0
    SLICE_X32Y78         FDCE                                         r  buf2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.967    CLK_IBUF_BUFG
    SLICE_X32Y78         FDCE                                         r  buf2_reg/C
                         clock pessimism             -0.498     1.469    
    SLICE_X32Y78         FDCE (Hold_fdce_C_D)         0.092     1.561    buf2_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.393%)  route 0.127ns (40.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.552     1.456    CLK_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  buf1_reg/Q
                         net (fo=2, routed)           0.127     1.724    buf1
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.769    btn_buf
    SLICE_X32Y78         FDCE                                         r  btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.967    CLK_IBUF_BUFG
    SLICE_X32Y78         FDCE                                         r  btn_out_reg/C
                         clock pessimism             -0.498     1.469    
    SLICE_X32Y78         FDCE (Hold_fdce_C_D)         0.091     1.560    btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.453    CLK_IBUF_BUFG
    SLICE_X33Y76         FDCE                                         r  clk_cnt1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  clk_cnt1_reg[10]/Q
                         net (fo=2, routed)           0.122     1.715    clk_cnt1_reg[10]
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  clk_cnt1[8]_i_3/O
                         net (fo=1, routed)           0.000     1.760    clk_cnt1[8]_i_3_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.826 r  clk_cnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    clk_cnt1_reg[8]_i_1_n_5
    SLICE_X33Y76         FDCE                                         r  clk_cnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.814     1.964    CLK_IBUF_BUFG
    SLICE_X33Y76         FDCE                                         r  clk_cnt1_reg[10]/C
                         clock pessimism             -0.511     1.453    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.105     1.558    clk_cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.551     1.455    CLK_IBUF_BUFG
    SLICE_X33Y77         FDCE                                         r  clk_cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  clk_cnt1_reg[14]/Q
                         net (fo=2, routed)           0.122     1.717    clk_cnt1_reg[14]
    SLICE_X33Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.762 r  clk_cnt1[12]_i_3/O
                         net (fo=1, routed)           0.000     1.762    clk_cnt1[12]_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.828 r  clk_cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_cnt1_reg[12]_i_1_n_5
    SLICE_X33Y77         FDCE                                         r  clk_cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.966    CLK_IBUF_BUFG
    SLICE_X33Y77         FDCE                                         r  clk_cnt1_reg[14]/C
                         clock pessimism             -0.511     1.455    
    SLICE_X33Y77         FDCE (Hold_fdce_C_D)         0.105     1.560    clk_cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.453    CLK_IBUF_BUFG
    SLICE_X30Y73         FDCE                                         r  pwm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  pwm_cnt_reg[3]/Q
                         net (fo=1, routed)           0.137     1.754    pwm_cnt_reg_n_0_[3]
    SLICE_X30Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  pwm_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.799    pwm_cnt[0]_i_3_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  pwm_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    pwm_cnt_reg[0]_i_1_n_4
    SLICE_X30Y73         FDCE                                         r  pwm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.814     1.964    CLK_IBUF_BUFG
    SLICE_X30Y73         FDCE                                         r  pwm_cnt_reg[3]/C
                         clock pessimism             -0.511     1.453    
    SLICE_X30Y73         FDCE (Hold_fdce_C_D)         0.134     1.587    pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.548     1.452    CLK_IBUF_BUFG
    SLICE_X30Y74         FDCE                                         r  pwm_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  pwm_cnt_reg[7]/Q
                         net (fo=3, routed)           0.148     1.764    pwm_cnt_reg[7]
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  pwm_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.809    pwm_cnt[4]_i_2_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.873 r  pwm_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    pwm_cnt_reg[4]_i_1_n_4
    SLICE_X30Y74         FDCE                                         r  pwm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.813     1.963    CLK_IBUF_BUFG
    SLICE_X30Y74         FDCE                                         r  pwm_cnt_reg[7]/C
                         clock pessimism             -0.511     1.452    
    SLICE_X30Y74         FDCE (Hold_fdce_C_D)         0.134     1.586    pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     1.453    CLK_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  pwm_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  pwm_cnt_reg[15]/Q
                         net (fo=2, routed)           0.149     1.766    pwm_cnt_reg[15]
    SLICE_X30Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  pwm_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.811    pwm_cnt[12]_i_2_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.875 r  pwm_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    pwm_cnt_reg[12]_i_1_n_4
    SLICE_X30Y76         FDCE                                         r  pwm_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.814     1.964    CLK_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  pwm_cnt_reg[15]/C
                         clock pessimism             -0.511     1.453    
    SLICE_X30Y76         FDCE (Hold_fdce_C_D)         0.134     1.587    pwm_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.548     1.452    CLK_IBUF_BUFG
    SLICE_X30Y75         FDCE                                         r  pwm_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  pwm_cnt_reg[11]/Q
                         net (fo=3, routed)           0.149     1.765    pwm_cnt_reg[11]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  pwm_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.810    pwm_cnt[8]_i_2_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.874 r  pwm_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    pwm_cnt_reg[8]_i_1_n_4
    SLICE_X30Y75         FDCE                                         r  pwm_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.813     1.963    CLK_IBUF_BUFG
    SLICE_X30Y75         FDCE                                         r  pwm_cnt_reg[11]/C
                         clock pessimism             -0.511     1.452    
    SLICE_X30Y75         FDCE (Hold_fdce_C_D)         0.134     1.586    pwm_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.551     1.455    CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  pwm_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  pwm_cnt_reg[19]/Q
                         net (fo=2, routed)           0.149     1.768    pwm_cnt_reg[19]
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  pwm_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.813    pwm_cnt[16]_i_2_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  pwm_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    pwm_cnt_reg[16]_i_1_n_4
    SLICE_X30Y77         FDCE                                         r  pwm_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.816     1.966    CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  pwm_cnt_reg[19]/C
                         clock pessimism             -0.511     1.455    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.134     1.589    pwm_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.551     1.455    CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  pwm_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  pwm_cnt_reg[23]/Q
                         net (fo=2, routed)           0.149     1.768    pwm_cnt_reg[23]
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  pwm_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.813    pwm_cnt[20]_i_2_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  pwm_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    pwm_cnt_reg[20]_i_1_n_4
    SLICE_X30Y78         FDCE                                         r  pwm_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.967    CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  pwm_cnt_reg[23]/C
                         clock pessimism             -0.512     1.455    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.134     1.589    pwm_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X32Y78   btn_out_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X32Y79   buf1_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X32Y78   buf2_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X33Y74   clk_cnt1_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X33Y76   clk_cnt1_reg[10]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X33Y76   clk_cnt1_reg[11]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X33Y77   clk_cnt1_reg[12]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X33Y77   clk_cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X33Y77   clk_cnt1_reg[12]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X33Y77   clk_cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X33Y77   clk_cnt1_reg[15]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt2_reg[28]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt2_reg[29]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt2_reg[30]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt2_reg[31]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X30Y77   pwm_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X30Y77   pwm_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X30Y77   pwm_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X32Y79   buf1_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y79   clk_cnt1_reg[20]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y79   clk_cnt1_reg[21]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y79   clk_cnt1_reg[22]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y79   clk_cnt1_reg[23]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y81   clk_cnt1_reg[28]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y81   clk_cnt1_reg[29]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y81   clk_cnt1_reg[30]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X33Y81   clk_cnt1_reg[31]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y77   clk_cnt2_reg[13]/C



