# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 439.5 6.4e-05 2048 0.059 3000 249856 87.9204 34.9933 1801.74 1043.88 2968.74 2968.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 439.5 6.4e-05 2048 0.059 3000 251136 87.9028 35.0625 2101.76 1045.59 3270.52 3270.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 439.5 6.4e-05 2048 0.059 3000 250880 87.7037 35.1048 2188.92 1043.92 3355.85 3356.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 439.5 6.4e-05 2048 0.059 3000 251904 87.7463 35.0848 2054.69 1046.7 3224.43 3224.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 439.5 6.4e-05 2048 0.059 3000 249600 88.7018 35.298 2055.98 1047.16 3227.35 3227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 439.5 6.4e-05 2048 0.059 3000 247296 87.582 34.9908 2093.14 1038.38 3254.29 3254.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 439.5 6.4e-05 2048 0.059 3000 249600 87.5895 35.0421 2120.86 1040.58 3284.27 3284.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 439.5 6.4e-05 2048 0.059 3000 249856 87.8458 35.048 2053.49 1043.96 3220.54 3220.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 439.5 6.4e-05 2048 0.059 3000 245760 87.8623 34.9327 2041.66 1038.51 3203.16 3203.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 439.5 6.4e-05 2048 0.059 3000 249600 88.5731 35.1462 2228.2 1048.53 3400.65 3400.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 439.5 6.4e-05 2048 0.059 3000 245760 87.2583 34.7382 2549.32 1034.25 3705.78 3705.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 439.5 6.4e-05 2048 0.059 3000 250880 88.1111 35.0461 1796.01 1046.69 2966.07 2966.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 439.5 6.4e-05 2048 0.059 3000 250880 88.5763 35.162 1818.36 1047.39 2989.7 2989.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 439.5 6.4e-05 2048 0.059 3000 250368 88.4266 35.138 1801.32 1047.52 2972.6 2972.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 439.5 6.4e-05 2048 0.059 3000 249088 88.1977 35.1096 1837.14 1043.16 3003.81 3003.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 439.5 6.4e-05 2048 0.059 3000 249856 87.9238 34.9976 1860.34 1044.74 3028.21 3028.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 439.5 6.4e-05 2048 0.059 3000 248832 88.4639 35.0893 2125.98 1044.7 3294.43 3294.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 439.5 6.4e-05 2048 0.059 3000 248320 88.2298 35.0883 2075.59 1044.81 3243.91 3244.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 439.5 6.4e-05 2048 0.059 3000 248832 88.3582 35.1498 2215.28 1047.71 3386.71 3386.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 439.5 6.4e-05 2048 0.059 3000 249600 88.5594 35.2438 2198.54 1047.4 3369.94 3370.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 439.5 6.4e-05 2048 0.059 3000 247296 87.5699 34.9227 2197.89 1039.52 3360.11 3360.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 439.5 6.4e-05 2048 0.059 3000 245760 88.4197 35.1196 2144.58 1040.33 3308.65 3308.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 439.5 6.4e-05 2048 0.059 3000 249856 87.806 35.1186 2088.8 1044.06 3255.98 3256.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 439.5 6.4e-05 2048 0.059 3000 245760 87.8526 34.8724 2402.12 1039.69 3564.73 3564.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 439.5 6.4e-05 2048 0.059 3000 249600 88.585 35.2645 2457.27 1047.65 3628.96 3629.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 439.5 6.4e-05 2048 0.059 3000 245760 87.2414 34.7438 2196.57 1033.39 3352.14 3352.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 439.5 6.4e-05 2048 0.059 3000 250880 88.0973 35.0731 1702.91 1046.54 2872.81 2872.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 439.5 6.4e-05 2048 0.059 3000 250880 88.4718 35.1681 1913.03 1048.09 3084.97 3085.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 439.5 6.4e-05 2048 0.059 3000 250368 88.358 35.0945 1782.43 1047.45 2953.52 2953.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 439.5 6.4e-05 2048 0.059 3000 249088 88.205 35.07 1799.6 1044.03 2967.09 2967.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 439.5 6.4e-05 2048 0.059 3000 249856 87.85 35.0542 1799.1 1044.63 2966.83 2966.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 439.5 6.4e-05 2048 0.059 3000 248832 88.4277 35.0884 2234.19 1045.58 3403.49 3403.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 439.5 6.4e-05 2048 0.059 3000 244224 88.1892 34.8938 1529.62 1038.6 2691.51 2691.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 439.5 6.4e-05 2048 0.059 3000 248320 88.1963 35.06 2145.68 1044.09 3313.22 3313.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 439.5 6.4e-05 2048 0.059 3000 245760 88.6882 34.9901 1487.97 1044.18 2656.03 2656.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 439.5 6.4e-05 2048 0.059 3000 248832 88.391 35.0843 2018.6 1047.7 3189.98 3190.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 439.5 6.4e-05 2048 0.059 3000 245760 87.8391 34.9176 1432.21 1038.91 2594.08 2594.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 439.5 6.4e-05 2048 0.059 3000 249600 88.5672 35.2276 2112.7 1047.73 3284.43 3284.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 439.5 6.4e-05 2048 0.059 3000 249600 88.5929 35.1508 1491.31 1048.96 2664.21 2664.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 439.5 6.4e-05 2048 0.059 3000 247296 87.5672 34.9581 2674.48 1039.5 3836.71 3836.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 439.5 6.4e-05 2048 0.059 3000 243712 88.3188 34.9056 1716.32 1039.13 2878.87 2879.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 439.5 6.4e-05 2048 0.059 3000 245760 88.3729 34.9967 2538.05 1041.64 3703.26 3703.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 439.5 6.4e-05 2048 0.059 3000 238080 88.9648 34.7299 1670.21 1031.83 2825.94 2826.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 439.5 6.4e-05 2048 0.059 3000 249856 87.8075 34.9963 2504.48 1044.01 3671.49 3671.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 439.5 6.4e-05 2048 0.059 3000 245760 87.2248 34.7607 1661.01 1034.16 2817.35 2817.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 439.5 6.4e-05 2048 0.059 3000 245760 87.8224 34.8736 2159.33 1039.72 3321.95 3322.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 439.5 6.4e-05 2048 0.059 3000 233472 88.6336 34.2904 1442.44 1022.91 2588.47 2588.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 439.5 6.4e-05 2048 0.059 3000 249600 88.5962 35.1488 2273.63 1047.59 3445.18 3445.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 439.5 6.4e-05 2048 0.059 3000 243200 87.6836 34.7305 1602.09 1032.03 2756.74 2756.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 439.5 6.4e-05 2048 0.059 3000 250880 88.0835 35.0966 1679.04 1046.69 2849.12 2849.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 439.5 6.4e-05 2048 0.059 3000 250880 88.5489 35.1621 1780.65 1048.25 2952.82 2952.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 439.5 6.4e-05 2048 0.059 3000 250368 88.3728 35.095 1753.1 1046.76 2923.53 2923.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 439.5 6.4e-05 2048 0.059 3000 248832 88.3468 35.0679 1120.23 1046.66 2290.51 2290.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 439.5 6.4e-05 2048 0.059 3000 249088 88.0809 35.0758 2006.79 1043.11 3173.25 3173.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 439.5 6.4e-05 2048 0.059 3000 247296 87.5941 34.9362 1264.23 1039.36 2426.32 2426.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 439.5 6.4e-05 2048 0.059 3000 249856 87.7944 35.0228 1919.23 1044.95 3087.2 3087.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 439.5 6.4e-05 2048 0.059 3000 249856 87.8152 35.0061 1266.09 1045.15 2434.26 2434.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 439.5 6.4e-05 2048 0.059 3000 248832 88.4598 35.0802 2138.72 1044.58 3307.04 3307.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 439.5 6.4e-05 2048 0.059 3000 244224 88.238 34.9266 1471.72 1039.58 2634.66 2634.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 439.5 6.4e-05 2048 0.059 3000 248320 88.2249 35.0512 2025.1 1044.8 3193.37 3193.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 439.5 6.4e-05 2048 0.059 3000 245760 88.6646 35.0597 1439.95 1045 2608.89 2609.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 439.5 6.4e-05 2048 0.059 3000 248832 88.3189 35.129 2606.35 1047.69 3777.69 3777.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 439.5 6.4e-05 2048 0.059 3000 245760 87.8376 34.9079 1645.81 1038.73 2807.48 2807.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 439.5 6.4e-05 2048 0.059 3000 249600 88.6217 35.2215 2563.5 1047.56 3735.1 3735.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 439.5 6.4e-05 2048 0.059 3000 249600 88.6112 35.2124 1742.66 1048.44 2915.13 2915.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 439.5 6.4e-05 2048 0.059 3000 247296 87.5531 34.9393 2493.48 1039.53 3655.69 3655.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 439.5 6.4e-05 2048 0.059 3000 243712 88.3352 35.086 1627.34 1038.81 2789.77 2789.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 439.5 6.4e-05 2048 0.059 3000 245760 88.3803 34.9909 2402.93 1040.32 3566.82 3566.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 439.5 6.4e-05 2048 0.059 3000 238080 88.9047 34.711 1505.35 1030.58 2659.74 2659.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 439.5 6.4e-05 2048 0.059 3000 249856 87.8031 35.0782 2335.71 1044.22 3503.02 3503.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 439.5 6.4e-05 2048 0.059 3000 245760 87.2337 34.7955 1547.1 1034.28 2703.63 2703.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 439.5 6.4e-05 2048 0.059 3000 248832 88.4031 35.2174 1887.94 1046.54 3058.3 3058.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 439.5 6.4e-05 2048 0.059 3000 249600 88.777 35.2385 1707.07 1048.23 2879.53 2879.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 439.5 6.4e-05 2048 0.059 3000 248320 88.2948 35.0231 1097.06 1044.91 2265.49 2265.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 439.5 6.4e-05 2048 0.059 3000 248832 88.5371 35.0999 1809.03 1047.35 2980.21 2980.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 439.5 6.4e-05 2048 0.059 3000 248832 88.3817 35.0619 1165.1 1046.84 2335.59 2335.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 439.5 6.4e-05 2048 0.059 3000 247296 88.4743 35.2382 1922.99 1042.91 3089.81 3089.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 439.5 6.4e-05 2048 0.059 3000 243712 88.4077 34.9093 1199.47 1039.48 2362.46 2362.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 439.5 6.4e-05 2048 0.059 3000 247808 88.2489 35.0122 1996 1044.73 3164.19 3164.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 439.5 6.4e-05 2048 0.059 3000 245760 88.7564 35.1217 1294.49 1044.12 2462.69 2462.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 439.5 6.4e-05 2048 0.059 3000 248832 88.4411 35.072 2139.58 1045.48 3308.76 3308.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 439.5 6.4e-05 2048 0.059 3000 244224 88.2425 34.9007 1513.3 1038.78 2675.42 2675.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 439.5 6.4e-05 2048 0.059 3000 248320 88.2004 35.0611 2075.43 1043.91 3242.8 3242.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 439.5 6.4e-05 2048 0.059 3000 245760 88.6581 35.1223 1448 1044.17 2616.15 2616.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 439.5 6.4e-05 2048 0.059 3000 248832 88.301 35.0536 2533.54 1046.74 3703.83 3703.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 439.5 6.4e-05 2048 0.059 3000 245760 87.8218 34.8768 1682.04 1038.74 2843.66 2843.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 439.5 6.4e-05 2048 0.059 3000 249600 88.6201 35.1983 2538.87 1048.14 3711.02 3711.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 439.5 6.4e-05 2048 0.059 3000 249600 88.5768 35.1537 1712.29 1048.54 2884.76 2884.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 439.5 6.4e-05 2048 0.059 3000 243712 88.3404 34.9291 2407.36 1039.37 3570.19 3570.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 439.5 6.4e-05 2048 0.059 3000 243712 88.32 34.8436 1584.94 1038.96 2747.26 2747.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 439.5 6.4e-05 2048 0.059 3000 245760 88.3735 35.0215 2353.89 1041.47 3518.96 3519.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 439.5 6.4e-05 2048 0.059 3000 238080 88.949 34.7718 1511.27 1030.61 2665.8 2665.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 439.5 6.4e-05 2048 0.059 3000 245760 88.7795 35.0456 2251.4 1044.04 3419.45 3419.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 439.5 6.4e-05 2048 0.059 3000 237568 89.4464 34.9143 1536.19 1034.37 2695.13 2695.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 439.5 6.4e-05 2048 0.059 3008 251904 87.785 35.07 1681.52 1046.53 2851.12 2851.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 439.5 6.4e-05 2048 0.059 3008 249856 87.8656 35.0044 1074.61 1044.74 2242.42 2242.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 439.5 6.4e-05 2048 0.059 3008 252160 88.1192 35.1845 1720.26 1047.41 2891.19 2891.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 439.5 6.4e-05 2048 0.059 3008 250880 87.6458 35.0702 1100.74 1044.81 2268.47 2268.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 439.5 6.4e-05 2048 0.059 3008 251904 87.8584 35.0968 1863.23 1046.57 3032.96 3033.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 439.5 6.4e-05 2048 0.059 3008 251904 87.6984 35.2128 1195.63 1046.59 2365.34 2365.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 439.5 6.4e-05 2048 0.059 3008 249088 88.1029 35.0904 1815.55 1043.32 2982.27 2982.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 439.5 6.4e-05 2048 0.059 3008 247296 87.5837 34.8836 1149.04 1038.67 2310.37 2310.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 439.5 6.4e-05 2048 0.059 3008 247296 87.7071 35.0227 942.713 1038.48 2104.12 2104.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 439.5 6.4e-05 2048 0.059 3008 249856 87.8092 35.0749 1822.77 1044.86 2990.72 2990.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 439.5 6.4e-05 2048 0.059 3008 249856 87.8335 35.2411 1211.12 1045.03 2379.42 2379.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 439.5 6.4e-05 2048 0.059 3008 245760 87.8091 34.888 995.058 1038.74 2156.7 2156.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 439.5 6.4e-05 2048 0.059 3008 251136 87.8309 35.1007 2648.61 1044.59 3816.32 3816.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 439.5 6.4e-05 2048 0.059 3008 248832 87.1678 34.9009 1656.12 1039.37 2817.77 2817.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 439.5 6.4e-05 2048 0.059 3008 248832 87.3612 34.9339 1368.14 1039.56 2530.18 2530.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 439.5 6.4e-05 2048 0.059 3008 250880 87.5746 35.1004 2458.93 1044.06 3625.86 3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 439.5 6.4e-05 2048 0.059 3008 250880 87.4683 35.0331 1661.04 1045.13 2828.87 2829.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 439.5 6.4e-05 2048 0.059 3008 245760 87.036 34.8094 1362.36 1031.57 2515.98 2516.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 439.5 6.4e-05 2048 0.059 3008 251904 87.6683 35.1068 2345.04 1047.59 3515.6 3515.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 439.5 6.4e-05 2048 0.059 3008 245760 87.8223 34.8637 1486.79 1039.48 2649.16 2649.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 439.5 6.4e-05 2048 0.059 3008 248832 87.1175 34.945 1312.54 1038.83 2473.62 2473.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 439.5 6.4e-05 2048 0.059 3008 249600 88.5997 35.1973 2289.6 1047.31 3460.91 3461.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 439.5 6.4e-05 2048 0.059 3008 249600 88.6014 35.287 1590.24 1048.43 2762.75 2762.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 439.5 6.4e-05 2048 0.059 3008 240000 88.636 34.8035 1273.43 1031.56 2428.64 2428.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 439.5 6.4e-05 2048 0.059 3008 247296 87.5878 34.8892 2202.45 1038.48 3363.6 3363.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 439.5 6.4e-05 2048 0.059 3008 243712 88.319 34.8469 1517.1 1038.96 2679.44 2679.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 439.5 6.4e-05 2048 0.059 3008 247296 87.6376 35.0904 1268.26 1039.91 2431.08 2431.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 439.5 6.4e-05 2048 0.059 3008 249600 87.511 35.113 2175.85 1040.58 3339.26 3339.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 439.5 6.4e-05 2048 0.059 3008 245760 87.0575 34.7175 1540.67 1031.48 2694.12 2694.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 439.5 6.4e-05 2048 0.059 3008 241920 86.575 34.371 1252.77 1020.66 2394.57 2394.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 439.5 6.4e-05 2048 0.059 3008 249856 87.8241 35.1001 2197.14 1043.87 3364.14 3364.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 439.5 6.4e-05 2048 0.059 3008 245760 87.2723 34.795 1464.62 1034.15 2621.03 2621.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 439.5 6.4e-05 2048 0.059 3008 233472 88.6202 34.3531 1259.17 1022.75 2405.1 2405.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 439.5 6.4e-05 2048 0.059 3000 250880 87.9884 35.1053 1696.61 1047.4 2867.31 2867.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 439.5 6.4e-05 2048 0.059 3000 249856 87.7953 35.0994 1084.28 1044.62 2252.01 2252.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 439.5 6.4e-05 2048 0.059 3000 250880 88.3532 35.162 1917.72 1048.25 3089.68 3089.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 439.5 6.4e-05 2048 0.059 3000 248320 88.2052 35.0474 1213.76 1044.81 2382.03 2382.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 439.5 6.4e-05 2048 0.059 3000 245760 88.3861 35.0458 985.197 1040.54 2149.37 2149.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 439.5 6.4e-05 2048 0.059 3000 250368 88.3137 35.0887 1773.57 1046.59 2943.78 2943.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 439.5 6.4e-05 2048 0.059 3000 248832 88.3498 35.0804 1155.83 1046.73 2326.18 2326.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 439.5 6.4e-05 2048 0.059 3000 244224 88.2263 34.8946 930.483 1039.47 2093.27 2093.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 439.5 6.4e-05 2048 0.059 3000 249088 88.0683 35.0622 2530.21 1043.92 3697.46 3697.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 439.5 6.4e-05 2048 0.059 3000 247296 87.5232 34.9082 1583.4 1039.5 2745.54 2745.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 439.5 6.4e-05 2048 0.059 3000 247296 87.7337 35 1286.82 1038.65 2448.41 2448.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 439.5 6.4e-05 2048 0.059 3000 249856 87.7281 35.0065 2357.83 1044.63 3525.41 3525.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 439.5 6.4e-05 2048 0.059 3000 249856 87.8022 35.0053 1490.96 1044.21 2658.18 2658.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 439.5 6.4e-05 2048 0.059 3000 245760 87.7999 34.9512 1197.06 1039.35 2359.37 2359.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 439.5 6.4e-05 2048 0.059 3000 248832 88.4072 35.1639 2413.53 1044.61 3581.91 3582.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 439.5 6.4e-05 2048 0.059 3000 244224 88.2306 34.8897 1544.05 1039.46 2706.83 2706.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 439.5 6.4e-05 2048 0.059 3000 241920 89.0569 34.9552 1349.05 1038.78 2512.03 2512.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 439.5 6.4e-05 2048 0.059 3000 239616 89.3348 34.8578 1189.34 1039.14 2352.87 2353.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 439.5 6.4e-05 2048 0.059 3000 248320 88.1987 35.0964 2260.75 1044.07 3428.31 3428.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 439.5 6.4e-05 2048 0.059 3000 245760 88.7176 35.0604 1520.65 1045.01 2689.64 2689.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 439.5 6.4e-05 2048 0.059 3000 238080 88.9714 34.7037 1237.82 1030.63 2392.33 2392.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 439.5 6.4e-05 2048 0.059 3000 245760 88.9022 35.0351 1264.33 1044.32 2432.79 2432.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 439.5 6.4e-05 2048 0.059 3000 248832 88.335 35.1744 2133.85 1047.58 3305.15 3305.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 439.5 6.4e-05 2048 0.059 3000 245760 87.8158 34.8526 1504.56 1039.61 2667.03 2667.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 439.5 6.4e-05 2048 0.059 3000 239616 89.2868 34.9452 1210.33 1039.98 2374.73 2374.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 439.5 6.4e-05 2048 0.059 3000 233472 88.6489 34.3484 1108.97 1023.5 2255.68 2255.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 439.5 6.4e-05 2048 0.059 3000 249600 88.6226 35.199 2219.03 1048.29 3391.35 3391.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 439.5 6.4e-05 2048 0.059 3000 249600 88.5957 35.1478 1515.73 1047.38 2687.06 2687.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 439.5 6.4e-05 2048 0.059 3000 240000 88.6586 35.0024 1261.71 1031.77 2417.35 2417.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 439.5 6.4e-05 2048 0.059 3000 243200 87.6252 34.7345 1175.04 1031.92 2329.53 2329.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 439.5 6.4e-05 2048 0.059 3024 247808 88.6036 35.0942 1824.66 1047.43 2995.99 2996.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 439.5 6.4e-05 2048 0.059 3024 245760 88.736 35.0369 1162.06 1044 2330.04 2330.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 439.5 6.4e-05 2048 0.059 3024 245760 89.074 35.072 964.425 1046.88 2135.65 2135.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 439.5 6.4e-05 2048 0.059 3024 248320 88.8866 35.178 1766.25 1047.56 2938.07 2938.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 439.5 6.4e-05 2048 0.059 3024 245760 88.7578 35.0414 1147.41 1044.87 2316.28 2316.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 439.5 6.4e-05 2048 0.059 3024 245760 88.3536 34.9942 936.251 1041.12 2100.91 2101.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 439.5 6.4e-05 2048 0.059 3024 247296 88.8768 35.1314 2460.59 1047.45 3632.25 3632.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 439.5 6.4e-05 2048 0.059 3024 245760 89.0461 35.1255 1539.25 1047.6 2711.22 2711.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 439.5 6.4e-05 2048 0.059 3024 244224 88.2221 34.8959 1233.91 1039.33 2396.55 2396.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 439.5 6.4e-05 2048 0.059 3024 239616 89.4252 34.8919 1024.43 1038.72 2187.66 2187.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 439.5 6.4e-05 2048 0.059 3024 245504 88.8996 35.1151 2257.88 1043.33 3425.43 3425.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 439.5 6.4e-05 2048 0.059 3024 243712 88.3818 34.933 1415.83 1038.24 2577.6 2577.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 439.5 6.4e-05 2048 0.059 3024 241920 89.0244 34.9452 1156.92 1038.7 2319.78 2319.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 439.5 6.4e-05 2048 0.059 3024 243712 88.334 34.9258 1047.85 1039.78 2211.09 2211.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 439.5 6.4e-05 2048 0.059 3024 245760 88.7636 34.9966 2174.27 1044.05 3342.28 3342.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 439.5 6.4e-05 2048 0.059 3024 245760 88.7598 35.029 1401.03 1044.92 2569.94 2570.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 439.5 6.4e-05 2048 0.059 3024 239616 89.4279 34.8519 1138.22 1038.49 2301.19 2301.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 439.5 6.4e-05 2048 0.059 3024 237568 89.4624 34.8121 999.271 1033.43 2157.18 2157.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 439.5 6.4e-05 2048 0.059 3024 246528 88.884 35.1606 2148.99 1045.59 3318.83 3318.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 439.5 6.4e-05 2048 0.059 3024 244224 88.2272 34.8898 1484.46 1038.33 2646.1 2646.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 439.5 6.4e-05 2048 0.059 3024 241920 89.1012 34.9409 1248.02 1039.67 2411.93 2412.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 439.5 6.4e-05 2048 0.059 3024 239616 89.3564 34.8836 1242.2 1039.86 2406.5 2406.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 439.5 6.4e-05 2048 0.059 3024 245760 88.7986 35.028 2120.58 1044.76 3289.37 3289.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 439.5 6.4e-05 2048 0.059 3024 245760 88.6565 35.0618 1520.3 1045.12 2689.33 2689.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 439.5 6.4e-05 2048 0.059 3024 238080 88.917 34.7083 1217.3 1030.78 2371.9 2372.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 439.5 6.4e-05 2048 0.059 3024 245760 88.92 35.0442 1175.57 1044.55 2344.28 2344.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 439.5 6.4e-05 2048 0.059 3000 245760 88.9926 35.0618 1885.09 1046.55 3055.9 3056.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 439.5 6.4e-05 2048 0.059 3000 243712 89.1747 35.0326 1190.3 1044.74 2359.45 2359.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 439.5 6.4e-05 2048 0.059 3000 245760 89.0333 35.1912 987.243 1046.86 2158.52 2158.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 439.5 6.4e-05 2048 0.059 3000 245760 89.4454 35.1766 1759.7 1047.27 2931.79 2931.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 439.5 6.4e-05 2048 0.059 3000 243200 89.2999 35.0923 1119.43 1044.9 2288.92 2289.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 439.5 6.4e-05 2048 0.059 3000 241920 89.4027 35.0335 928.678 1041.34 2094.66 2094.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 439.5 6.4e-05 2048 0.059 3000 240640 89.6672 35.0003 794.225 1043.87 1962.96 1963.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 439.5 6.4e-05 2048 0.059 3000 245760 89.1412 35.1231 2405.11 1046.58 3576.15 3576.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 439.5 6.4e-05 2048 0.059 3000 245760 89.0597 35.067 1498.47 1047.46 2670.25 2670.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 439.5 6.4e-05 2048 0.059 3000 239616 89.5227 34.9389 1191.21 1039.57 2355.45 2355.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 439.5 6.4e-05 2048 0.059 3000 239616 89.4239 34.9673 1013.75 1039.59 2177.93 2178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 439.5 6.4e-05 2048 0.059 3000 243712 89.2958 35.0837 2184.7 1044.16 3353.44 3353.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 439.5 6.4e-05 2048 0.059 3000 240128 89.3468 34.9244 1369.18 1039.38 2533.03 2533.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 439.5 6.4e-05 2048 0.059 3000 241920 89.0656 34.9211 1131.65 1039.4 2295.22 2295.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 439.5 6.4e-05 2048 0.059 3000 236544 89.8798 34.9443 996.384 1038.98 2160.38 2160.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 439.5 6.4e-05 2048 0.059 3000 243712 89.1508 35.0045 2152.53 1044.75 3321.64 3321.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 439.5 6.4e-05 2048 0.059 3000 241664 89.6045 35.0366 1388.85 1044.81 2558.51 2558.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 439.5 6.4e-05 2048 0.059 3000 239616 89.4288 34.8537 1154.25 1039.87 2318.61 2318.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 439.5 6.4e-05 2048 0.059 3000 237568 89.4793 34.8873 1012.94 1034.54 2172.05 2172.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 439.5 6.4e-05 2048 0.059 3000 244224 89.4097 35.1074 2226.19 1045.94 3396.85 3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 439.5 6.4e-05 2048 0.059 3000 239616 89.5029 34.8864 1555.74 1038.86 2719.18 2719.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 439.5 6.4e-05 2048 0.059 3000 241920 89.0849 35.0392 1295.1 1038.96 2458.39 2458.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 439.5 6.4e-05 2048 0.059 3000 239616 89.3579 34.8877 1219.67 1040 2384.12 2384.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 439.5 6.4e-05 2048 0.059 3000 230400 89.1993 34.4192 1074.15 1021.85 2219.81 2219.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 439.5 6.4e-05 2048 0.059 3000 243200 89.3299 35.0904 2148.53 1044.98 3318.13 3318.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 439.5 6.4e-05 2048 0.059 3000 240640 89.6423 35.0046 1467.06 1045.06 2636.97 2637.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 439.5 6.4e-05 2048 0.059 3000 238080 88.963 34.9248 1231.37 1031.62 2387.09 2387.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 439.5 6.4e-05 2048 0.059 3000 235520 91.3977 35.1636 1125.67 1044.68 2297.12 2297.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 439.5 6.4e-05 2048 0.059 3000 230400 90.8787 34.7391 1057.92 1030.96 2214.69 2214.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 439.5 6.4e-05 2048 0.059 3000 249856 88.2378 35.1194 1765.13 1046.7 2935.39 2935.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 439.5 6.4e-05 2048 0.059 3000 247808 88.2476 35.0024 1150.12 1044.02 2317.59 2317.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 439.5 6.4e-05 2048 0.059 3000 248832 88.3494 35.0558 934.622 1047.06 2105.3 2105.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 439.5 6.4e-05 2048 0.059 3000 245760 88.7544 35.0024 800.623 1045.22 1969.8 1969.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 439.5 6.4e-05 2048 0.059 3000 249600 88.6165 35.2358 2443.65 1047.17 3614.89 3615.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 439.5 6.4e-05 2048 0.059 3000 248320 88.2048 35.0659 1513.62 1044.71 2681.8 2681.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 439.5 6.4e-05 2048 0.059 3000 245760 88.3845 35.0559 1221.08 1040.95 2385.68 2385.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 439.5 6.4e-05 2048 0.059 3000 245760 88.6995 35.0734 1034.51 1045.3 2203.79 2203.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 439.5 6.4e-05 2048 0.059 3000 248832 88.3885 35.1191 2233.71 1047.74 3405.16 3405.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 439.5 6.4e-05 2048 0.059 3000 248832 88.3342 35.0577 1404.86 1046.91 2575.37 2575.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 439.5 6.4e-05 2048 0.059 3000 244224 88.2238 34.9304 1132 1039.52 2294.87 2295.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 439.5 6.4e-05 2048 0.059 3000 245760 87.8492 34.8631 1028.31 1038.85 2190.08 2190.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 439.5 6.4e-05 2048 0.059 3000 238080 88.9537 34.7541 863.04 1031.56 2018.5 2018.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 439.5 6.4e-05 2048 0.059 3000 247296 88.4623 35.1035 2119.54 1044.19 3287.51 3287.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 439.5 6.4e-05 2048 0.059 3000 243712 88.4141 35.0188 1329.75 1038.26 2491.64 2491.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 439.5 6.4e-05 2048 0.059 3000 241920 89.0309 34.9343 1105.73 1038.84 2268.74 2268.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 439.5 6.4e-05 2048 0.059 3000 243712 88.3393 34.9368 978.668 1038.96 2141.11 2141.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 439.5 6.4e-05 2048 0.059 3000 241920 88.4668 35.0152 859.79 1035.12 2018.59 2018.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 439.5 6.4e-05 2048 0.059 3000 247808 88.2371 35.0842 1994.81 1044.6 3162.92 3163.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 439.5 6.4e-05 2048 0.059 3000 245760 88.7246 35.0456 1345.44 1044.81 2514.2 2514.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 439.5 6.4e-05 2048 0.059 3000 245760 87.8401 34.9696 1116.25 1039.71 2278.98 2279.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 439.5 6.4e-05 2048 0.059 3000 237568 89.4473 34.9466 987.282 1034.17 2146.04 2146.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 439.5 6.4e-05 2048 0.059 3000 245760 88.9071 35.0294 936.523 1044.55 2105.21 2105.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 439.5 6.4e-05 2048 0.059 3008 247808 88.5901 35.066 1732.25 1047.52 2903.62 2903.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 439.5 6.4e-05 2048 0.059 3008 245760 88.7169 35.0105 1104.02 1043.85 2271.79 2271.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 439.5 6.4e-05 2048 0.059 3008 245760 89.0609 35.0822 911.075 1047.7 2083.11 2083.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 439.5 6.4e-05 2048 0.059 3008 245760 88.7813 35.1919 787.63 1044 1955.8 1955.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 439.5 6.4e-05 2048 0.059 3008 247040 89.195 35.1404 2334.47 1047.23 3506.24 3506.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 439.5 6.4e-05 2048 0.059 3008 245760 88.7612 35.0945 1419.61 1043.94 2587.61 2587.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 439.5 6.4e-05 2048 0.059 3008 241920 89.3952 34.9801 1154.93 1041.36 2320.87 2321.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 439.5 6.4e-05 2048 0.059 3008 245760 88.6923 35.0167 1006.92 1044.74 2175.57 2175.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 439.5 6.4e-05 2048 0.059 3008 243200 90.1193 35.2092 910.235 1047.66 2083.42 2083.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 439.5 6.4e-05 2048 0.059 3008 247296 88.8616 35.1662 2154.42 1047.45 3326.1 3326.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 439.5 6.4e-05 2048 0.059 3008 245760 89.0669 35.0638 1340.06 1047.74 2512.13 2512.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 439.5 6.4e-05 2048 0.059 3008 244224 88.2332 34.8979 1094.32 1038.62 2256.28 2256.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 439.5 6.4e-05 2048 0.059 3008 239616 89.4684 34.8538 954.66 1038.77 2117.96 2118.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 439.5 6.4e-05 2048 0.059 3008 238080 88.9157 34.7953 833.613 1030.45 1987.97 1988.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 439.5 6.4e-05 2048 0.059 3008 245504 88.9121 35.063 2010.71 1044.15 3179.04 3179.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 439.5 6.4e-05 2048 0.059 3008 243712 88.3819 34.9129 1264.55 1039.38 2427.42 2427.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 439.5 6.4e-05 2048 0.059 3008 241920 89.0264 35.0241 1062.17 1038.66 2225.09 2225.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 439.5 6.4e-05 2048 0.059 3008 243712 88.3398 34.8508 940.389 1039.69 2103.46 2103.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 439.5 6.4e-05 2048 0.059 3008 241920 88.4793 34.8734 827.616 1034.15 1985.32 1985.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 439.5 6.4e-05 2048 0.059 3008 245760 88.7148 35.0638 1969.17 1043.62 3136.78 3136.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 439.5 6.4e-05 2048 0.059 3008 245760 88.7774 35.0263 1316.35 1044.03 2484.37 2484.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 439.5 6.4e-05 2048 0.059 3008 239616 89.468 34.9597 1062.45 1038.89 2225.97 2226.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 439.5 6.4e-05 2048 0.059 3008 237568 89.4692 34.8026 962.384 1033.44 2120.29 2120.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 439.5 6.4e-05 2048 0.059 3008 245760 88.8703 35.032 921.482 1044.73 2090.31 2090.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 439.5 6.4e-05 2048 0.059 3008 233472 88.6599 34.3864 822.829 1023.76 1969.82 1969.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 439.5 6.4e-05 2048 0.059 3072 246272 89.1292 35.1623 1911.64 1046.73 3082.86 3083.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 439.5 6.4e-05 2048 0.059 3072 245760 88.9288 35.1463 1974.6 1046.5 3145.38 3145.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 439.5 6.4e-05 2048 0.059 3072 243712 89.1668 35.0328 1268.53 1043.93 2436.87 2437.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 439.5 6.4e-05 2048 0.059 3072 245760 89.0635 35.0612 1042.5 1046.67 2213.5 2213.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 439.5 6.4e-05 2048 0.059 3072 241664 89.6471 35.0884 916.493 1044.02 2085.45 2085.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 439.5 6.4e-05 2048 0.059 3072 240640 89.6667 34.9902 837.778 1044.14 2006.77 2006.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 439.5 6.4e-05 2048 0.059 3072 239616 89.468 34.8753 769.862 1038.54 1932.95 1933.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 439.5 6.4e-05 2048 0.059 3072 236544 89.8696 34.9025 717.017 1038.96 1880.95 1881.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 439.5 6.4e-05 2048 0.059 3072 237568 89.4747 34.7523 685.305 1034.52 1844.26 1844.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 439.5 6.4e-05 2048 0.059 3000 243712 88.3878 34.868 936.012 1039.94 2099.41 2099.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 439.5 6.4e-05 2048 0.059 3008 243712 88.3582 34.869 647.722 1039.18 1810.33 1810.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 439.5 6.4e-05 2048 0.059 3000 232960 90.6674 34.8664 636.299 1035.02 1797.05 1797.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 439.5 6.4e-05 2048 0.059 3024 241920 88.5795 34.9757 912.325 1034.27 2070.35 2070.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 439.5 6.4e-05 2048 0.059 3008 249856 87.9413 35.0572 1031.51 1044.83 2199.54 2199.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 439.5 6.4e-05 2048 0.059 3008 245760 86.9191 34.9484 1162.87 1032.25 2317.2 2317.36
