--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf atlys_vmodcam.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6970 paths analyzed, 916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.111ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd2_1 (SLICE_X24Y110.AX), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_15 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.468 - 0.513)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_15 to comm_fpga_fx2/state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y117.CQ     Tcko                  0.408   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_15
    SLICE_X5Y117.A2      net (fanout=3)        4.579   comm_fpga_fx2/count<15>
    SLICE_X5Y117.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>5
    SLICE_X7Y115.A6      net (fanout=1)        0.532   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y110.C3     net (fanout=3)        3.304   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y110.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X25Y110.B4     net (fanout=2)        0.333   N562
    SLICE_X25Y110.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1
    SLICE_X24Y110.AX     net (fanout=1)        0.703   comm_fpga_fx2/state_FSM_FFd2-In
    SLICE_X24Y110.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.031ns (1.580ns logic, 9.451ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_8 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.468 - 0.517)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_8 to comm_fpga_fx2/state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y115.AQ     Tcko                  0.408   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8
    SLICE_X7Y115.B5      net (fanout=4)        4.298   comm_fpga_fx2/count<8>
    SLICE_X7Y115.B       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y115.A1      net (fanout=1)        0.763   N393
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y110.C3     net (fanout=3)        3.304   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y110.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X25Y110.B4     net (fanout=2)        0.333   N562
    SLICE_X25Y110.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1
    SLICE_X24Y110.AX     net (fanout=1)        0.703   comm_fpga_fx2/state_FSM_FFd2-In
    SLICE_X24Y110.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.981ns (1.580ns logic, 9.401ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_14 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.468 - 0.513)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_14 to comm_fpga_fx2/state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y117.AQ     Tcko                  0.408   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_14
    SLICE_X5Y117.A5      net (fanout=3)        3.969   comm_fpga_fx2/count<14>
    SLICE_X5Y117.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>5
    SLICE_X7Y115.A6      net (fanout=1)        0.532   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y110.C3     net (fanout=3)        3.304   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y110.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X25Y110.B4     net (fanout=2)        0.333   N562
    SLICE_X25Y110.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1
    SLICE_X24Y110.AX     net (fanout=1)        0.703   comm_fpga_fx2/state_FSM_FFd2-In
    SLICE_X24Y110.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.421ns (1.580ns logic, 8.841ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd1 (SLICE_X25Y110.AX), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_15 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.468 - 0.513)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_15 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y117.CQ     Tcko                  0.408   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_15
    SLICE_X5Y117.A2      net (fanout=3)        4.579   comm_fpga_fx2/count<15>
    SLICE_X5Y117.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>5
    SLICE_X7Y115.A6      net (fanout=1)        0.532   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y111.A1     net (fanout=3)        3.842   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y111.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In3
    SLICE_X25Y110.AX     net (fanout=1)        0.374   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X25Y110.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.575ns (1.248ns logic, 9.327ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_8 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.468 - 0.517)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_8 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y115.AQ     Tcko                  0.408   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8
    SLICE_X7Y115.B5      net (fanout=4)        4.298   comm_fpga_fx2/count<8>
    SLICE_X7Y115.B       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y115.A1      net (fanout=1)        0.763   N393
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y111.A1     net (fanout=3)        3.842   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y111.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In3
    SLICE_X25Y110.AX     net (fanout=1)        0.374   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X25Y110.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.525ns (1.248ns logic, 9.277ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_14 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.468 - 0.513)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_14 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y117.AQ     Tcko                  0.408   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_14
    SLICE_X5Y117.A5      net (fanout=3)        3.969   comm_fpga_fx2/count<14>
    SLICE_X5Y117.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>5
    SLICE_X7Y115.A6      net (fanout=1)        0.532   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y111.A1     net (fanout=3)        3.842   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y111.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In3
    SLICE_X25Y110.AX     net (fanout=1)        0.374   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X25Y110.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.965ns (1.248ns logic, 8.717ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd3_1 (SLICE_X23Y110.AX), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_15 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.468 - 0.513)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_15 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y117.CQ     Tcko                  0.408   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_15
    SLICE_X5Y117.A2      net (fanout=3)        4.579   comm_fpga_fx2/count<15>
    SLICE_X5Y117.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>5
    SLICE_X7Y115.A6      net (fanout=1)        0.532   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y110.C3     net (fanout=3)        3.304   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y110.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X25Y110.D5     net (fanout=2)        0.215   N562
    SLICE_X25Y110.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X23Y110.AX     net (fanout=1)        0.399   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X23Y110.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.536ns (1.507ns logic, 9.029ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_8 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.486ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.468 - 0.517)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_8 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y115.AQ     Tcko                  0.408   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8
    SLICE_X7Y115.B5      net (fanout=4)        4.298   comm_fpga_fx2/count<8>
    SLICE_X7Y115.B       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>1_SW1
    SLICE_X7Y115.A1      net (fanout=1)        0.763   N393
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y110.C3     net (fanout=3)        3.304   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y110.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X25Y110.D5     net (fanout=2)        0.215   N562
    SLICE_X25Y110.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X23Y110.AX     net (fanout=1)        0.399   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X23Y110.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     10.486ns (1.507ns logic, 8.979ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_14 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.468 - 0.513)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_14 to comm_fpga_fx2/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y117.AQ     Tcko                  0.408   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_14
    SLICE_X5Y117.A5      net (fanout=3)        3.969   comm_fpga_fx2/count<14>
    SLICE_X5Y117.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>5
    SLICE_X7Y115.A6      net (fanout=1)        0.532   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>4
    SLICE_X7Y115.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_7_o_equal_19_o<31>6
    SLICE_X25Y110.C3     net (fanout=3)        3.304   comm_fpga_fx2/count[31]_GND_7_o_equal_19_o
    SLICE_X25Y110.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2-In1_SW0
    SLICE_X25Y110.D5     net (fanout=2)        0.215   N562
    SLICE_X25Y110.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X23Y110.AX     net (fanout=1)        0.399   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X23Y110.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3_1
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.926ns (1.507ns logic, 8.419ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (SLICE_X37Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y97.BMUX    Tshcko                0.238   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    SLICE_X37Y97.DX      net (fanout=6)        0.122   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
    SLICE_X37Y97.CLK     Tckdi       (-Th)    -0.059   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.297ns logic, 0.122ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (SLICE_X20Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y93.AQ      Tcko                  0.200   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X20Y93.A6      net (fanout=10)       0.040   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X20Y93.CLK     Tah         (-Th)    -0.190   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (SLICE_X21Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y93.AQ      Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    SLICE_X21Y93.A6      net (fanout=3)        0.022   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<6>
    SLICE_X21Y93.CLK     Tah         (-Th)    -0.215   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[6]_GND_56_o_add_0_OUT_xor<6>11
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y46.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y46.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 360 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.309ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_0 (SLICE_X32Y66.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.799ns (Levels of Logic = 1)
  Clock Path Skew:      -3.475ns (0.935 - 4.410)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X32Y80.A2      net (fanout=3)        2.549   Inst_SysCon/DcmProgDone
    SLICE_X32Y80.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X32Y66.CE      net (fanout=1)        1.164   Inst_SysCon/_n0155_inv
    SLICE_X32Y66.CLK     Tceck                 0.335   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.799ns (2.086ns logic, 3.713ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.019ns (Levels of Logic = 2)
  Clock Path Skew:      0.425ns (0.720 - 0.295)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.D       Treg                  1.159   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X32Y66.B3      net (fanout=1)        0.535   Inst_SysCon/Start_Up_Rst
    SLICE_X32Y66.B       Tilo                  0.205   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.A4      net (fanout=9)        1.370   Inst_SysCon/DcmRst
    SLICE_X32Y80.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X32Y66.CE      net (fanout=1)        1.164   Inst_SysCon/_n0155_inv
    SLICE_X32Y66.CLK     Tceck                 0.335   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.950ns logic, 3.069ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.080ns (0.935 - 0.855)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X32Y66.B4      net (fanout=2)        0.473   Inst_SysCon/RstQ<97>
    SLICE_X32Y66.B       Tilo                  0.205   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.A4      net (fanout=9)        1.370   Inst_SysCon/DcmRst
    SLICE_X32Y80.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X32Y66.CE      net (fanout=1)        1.164   Inst_SysCon/_n0155_inv
    SLICE_X32Y66.CLK     Tceck                 0.335   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.238ns logic, 3.007ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X32Y66.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.760ns (Levels of Logic = 1)
  Clock Path Skew:      -3.475ns (0.935 - 4.410)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X32Y80.A2      net (fanout=3)        2.549   Inst_SysCon/DcmProgDone
    SLICE_X32Y80.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X32Y66.CE      net (fanout=1)        1.164   Inst_SysCon/_n0155_inv
    SLICE_X32Y66.CLK     Tceck                 0.296   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (2.047ns logic, 3.713ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.980ns (Levels of Logic = 2)
  Clock Path Skew:      0.425ns (0.720 - 0.295)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.D       Treg                  1.159   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X32Y66.B3      net (fanout=1)        0.535   Inst_SysCon/Start_Up_Rst
    SLICE_X32Y66.B       Tilo                  0.205   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.A4      net (fanout=9)        1.370   Inst_SysCon/DcmRst
    SLICE_X32Y80.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X32Y66.CE      net (fanout=1)        1.164   Inst_SysCon/_n0155_inv
    SLICE_X32Y66.CLK     Tceck                 0.296   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (1.911ns logic, 3.069ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.206ns (Levels of Logic = 2)
  Clock Path Skew:      0.080ns (0.935 - 0.855)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X32Y66.B4      net (fanout=2)        0.473   Inst_SysCon/RstQ<97>
    SLICE_X32Y66.B       Tilo                  0.205   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.A4      net (fanout=9)        1.370   Inst_SysCon/DcmRst
    SLICE_X32Y80.AMUX    Tilo                  0.251   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X32Y66.CE      net (fanout=1)        1.164   Inst_SysCon/_n0155_inv
    SLICE_X32Y66.CLK     Tceck                 0.296   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.199ns logic, 3.007ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X33Y80.B4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.211ns (Levels of Logic = 3)
  Clock Path Skew:      -2.041ns (0.100 - 2.141)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X33Y81.C5      net (fanout=3)        2.152   Inst_SysCon/DcmProgDone
    SLICE_X33Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y80.A2      net (fanout=5)        0.620   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y80.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X33Y80.B4      net (fanout=2)        1.099   Inst_SysCon/loadRegEn
    SLICE_X33Y80.CLK     Tas                   0.322   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT101
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (2.340ns logic, 3.871ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.359ns (0.100 - 0.459)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.BQ      Tcko                  0.408   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X33Y81.C4      net (fanout=2)        0.301   Inst_SysCon/state_FSM_FFd7
    SLICE_X33Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y80.A2      net (fanout=5)        0.620   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y80.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X33Y80.B4      net (fanout=2)        1.099   Inst_SysCon/loadRegEn
    SLICE_X33Y80.CLK     Tas                   0.322   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT101
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.248ns logic, 2.020ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.665ns (Levels of Logic = 3)
  Clock Path Skew:      1.261ns (2.249 - 0.988)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.AQ      Tcko                  0.408   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    SLICE_X33Y81.C1      net (fanout=2)        1.698   Inst_SysCon/prevRes<0>
    SLICE_X33Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y80.A2      net (fanout=5)        0.620   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y80.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X33Y80.B4      net (fanout=2)        1.099   Inst_SysCon/loadRegEn
    SLICE_X33Y80.CLK     Tas                   0.322   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT101
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.248ns logic, 3.417ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X32Y81.A4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 2)
  Clock Path Skew:      1.218ns (1.731 - 0.513)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.BQ      Tcko                  0.200   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X33Y81.C3      net (fanout=2)        0.747   Inst_SysCon/prevRes<2>
    SLICE_X33Y81.C       Tilo                  0.156   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X32Y81.A4      net (fanout=5)        0.113   Inst_SysCon/state__n0159_inv1
    SLICE_X32Y81.CLK     Tah         (-Th)    -0.190   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6-In1
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.546ns logic, 0.860ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 2)
  Clock Path Skew:      1.218ns (1.731 - 0.513)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.AQ      Tcko                  0.200   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    SLICE_X33Y81.C1      net (fanout=2)        1.020   Inst_SysCon/prevRes<0>
    SLICE_X33Y81.C       Tilo                  0.156   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X32Y81.A4      net (fanout=5)        0.113   Inst_SysCon/state__n0159_inv1
    SLICE_X32Y81.CLK     Tah         (-Th)    -0.190   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6-In1
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.546ns logic, 1.133ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.BQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X33Y81.C4      net (fanout=2)        0.096   Inst_SysCon/state_FSM_FFd7
    SLICE_X33Y81.C       Tilo                  0.156   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X32Y81.A4      net (fanout=5)        0.113   Inst_SysCon/state__n0159_inv1
    SLICE_X32Y81.CLK     Tah         (-Th)    -0.190   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6-In1
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.546ns logic, 0.209ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd4 (SLICE_X32Y80.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.997ns (1.114 - 0.117)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.DQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X32Y66.B6      net (fanout=2)        0.132   Inst_SysCon/RstQ<98>
    SLICE_X32Y66.B       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.SR      net (fanout=9)        0.700   Inst_SysCon/DcmRst
    SLICE_X32Y80.CLK     Tcksr       (-Th)    -0.001   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.377ns logic, 0.832ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.997ns (1.114 - 0.117)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X32Y66.B5      net (fanout=2)        0.182   Inst_SysCon/RstQ<96>
    SLICE_X32Y66.B       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.SR      net (fanout=9)        0.700   Inst_SysCon/DcmRst
    SLICE_X32Y80.CLK     Tcksr       (-Th)    -0.001   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.377ns logic, 0.882ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.997ns (1.114 - 0.117)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X32Y66.B4      net (fanout=2)        0.235   Inst_SysCon/RstQ<97>
    SLICE_X32Y66.B       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X32Y80.SR      net (fanout=9)        0.700   Inst_SysCon/DcmRst
    SLICE_X32Y80.CLK     Tcksr       (-Th)    -0.001   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.377ns logic, 0.935ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_4 (SLICE_X33Y81.B4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 2)
  Clock Path Skew:      1.218ns (1.731 - 0.513)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.BQ      Tcko                  0.200   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X33Y81.C3      net (fanout=2)        0.747   Inst_SysCon/prevRes<2>
    SLICE_X33Y81.C       Tilo                  0.156   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y81.B4      net (fanout=5)        0.120   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y81.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT61
                                                       Inst_SysCon/DcmProgReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.571ns logic, 0.867ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.711ns (Levels of Logic = 2)
  Clock Path Skew:      1.218ns (1.731 - 0.513)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.AQ      Tcko                  0.200   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    SLICE_X33Y81.C1      net (fanout=2)        1.020   Inst_SysCon/prevRes<0>
    SLICE_X33Y81.C       Tilo                  0.156   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y81.B4      net (fanout=5)        0.120   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y81.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT61
                                                       Inst_SysCon/DcmProgReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.571ns logic, 1.140ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.BQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X33Y81.C4      net (fanout=2)        0.096   Inst_SysCon/state_FSM_FFd7
    SLICE_X33Y81.C       Tilo                  0.156   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y81.B4      net (fanout=5)        0.120   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y81.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT61
                                                       Inst_SysCon/DcmProgReg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.571ns logic, 0.216ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.534ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X4Y81.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.571 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y77.C5       net (fanout=3)        2.736   Inst_FBCtl/p1_wr_empty
    SLICE_X5Y77.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X5Y77.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (3.243ns logic, 4.201ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.730ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.479 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X4Y65.D1       net (fanout=3)        1.264   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X4Y65.D        Tilo                  0.205   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A3       net (fanout=1)        1.111   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (1.327ns logic, 3.403ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.479 - 0.530)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_6 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.CQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<7>
                                                       Inst_FBCtl/pa_wr_addr_6
    SLICE_X4Y65.D3       net (fanout=3)        1.126   Inst_FBCtl/pa_wr_addr<6>
    SLICE_X4Y65.D        Tilo                  0.205   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A3       net (fanout=1)        1.111   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.455   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.327ns logic, 3.265ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X4Y81.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.571 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y77.C5       net (fanout=3)        2.736   Inst_FBCtl/p1_wr_empty
    SLICE_X5Y77.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X5Y77.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (3.232ns logic, 4.201ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.479 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X4Y65.D1       net (fanout=3)        1.264   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X4Y65.D        Tilo                  0.205   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A3       net (fanout=1)        1.111   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.316ns logic, 3.403ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.479 - 0.530)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_6 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.CQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<7>
                                                       Inst_FBCtl/pa_wr_addr_6
    SLICE_X4Y65.D3       net (fanout=3)        1.126   Inst_FBCtl/pa_wr_addr<6>
    SLICE_X4Y65.D        Tilo                  0.205   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A3       net (fanout=1)        1.111   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.444   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.316ns logic, 3.265ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X4Y81.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.571 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y77.C5       net (fanout=3)        2.736   Inst_FBCtl/p1_wr_empty
    SLICE_X5Y77.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X5Y77.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (3.209ns logic, 4.201ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.479 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y76.AQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X4Y65.D1       net (fanout=3)        1.264   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X4Y65.D        Tilo                  0.205   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A3       net (fanout=1)        1.111   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.293ns logic, 3.403ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_6 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.479 - 0.530)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_6 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.CQ       Tcko                  0.408   Inst_FBCtl/pa_wr_addr<7>
                                                       Inst_FBCtl/pa_wr_addr_6
    SLICE_X4Y65.D3       net (fanout=3)        1.126   Inst_FBCtl/pa_wr_addr<6>
    SLICE_X4Y65.D        Tilo                  0.205   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A3       net (fanout=1)        1.111   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X5Y77.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X4Y81.SR       net (fanout=6)        1.028   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X4Y81.CLK      Tsrck                 0.421   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.293ns logic, 3.265ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.BQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_3
                                                       Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y51.BQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_11
                                                       Inst_FBCtl/p1_wr_data_9
    MCB_X0Y1.P1WRDATA9   net (fanout=1)        0.150   Inst_FBCtl/p1_wr_data_9
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.243ns logic, 0.150ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X5Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y65.CQ       Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X5Y65.DX       net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X5Y65.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.696ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_13 (SLICE_X4Y73.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.588 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y69.C3       net (fanout=3)        2.113   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y69.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y69.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (3.135ns logic, 3.485ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.AQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X4Y55.D3       net (fanout=3)        1.362   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X4Y55.D        Tilo                  0.205   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A3       net (fanout=1)        1.323   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.273ns logic, 3.606ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X4Y55.D4       net (fanout=3)        1.314   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X4Y55.D        Tilo                  0.205   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A3       net (fanout=1)        1.323   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.273ns logic, 3.558ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_12 (SLICE_X4Y73.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.609ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.588 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y69.C3       net (fanout=3)        2.113   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y69.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y69.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (3.124ns logic, 3.485ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.AQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X4Y55.D3       net (fanout=3)        1.362   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X4Y55.D        Tilo                  0.205   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A3       net (fanout=1)        1.323   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.262ns logic, 3.606ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X4Y55.D4       net (fanout=3)        1.314   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X4Y55.D        Tilo                  0.205   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A3       net (fanout=1)        1.323   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.262ns logic, 3.558ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_14 (SLICE_X4Y73.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.588 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y69.C3       net (fanout=3)        2.113   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y69.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y69.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.586ns (3.101ns logic, 3.485ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_0 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.AQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_0
    SLICE_X4Y55.D3       net (fanout=3)        1.362   Inst_FBCtl/pb_wr_addr<0>
    SLICE_X4Y55.D        Tilo                  0.205   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A3       net (fanout=1)        1.323   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (1.239ns logic, 3.606ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.797ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X4Y55.D4       net (fanout=3)        1.314   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X4Y55.D        Tilo                  0.205   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A3       net (fanout=1)        1.323   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y69.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y73.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y73.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (1.239ns logic, 3.558ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.BQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_0
    MCB_X0Y1.P2WRDATA0   net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_0
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.243 - 0.209)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.CQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2WRDATA14  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6237 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.686ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X51Y50.B4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.132ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.484 - 0.486)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y18.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X48Y41.B3      net (fanout=11)       2.415   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X48Y41.B       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X51Y52.B5      net (fanout=4)        1.180   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X51Y52.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X51Y50.C1      net (fanout=1)        0.776   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X51Y50.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X51Y50.B4      net (fanout=1)        0.327   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X51Y50.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (1.434ns logic, 4.698ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.495ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.484 - 0.483)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y28.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X48Y41.B1      net (fanout=7)        1.778   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X48Y41.B       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X51Y52.B5      net (fanout=4)        1.180   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X51Y52.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X51Y50.C1      net (fanout=1)        0.776   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X51Y50.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X51Y50.B4      net (fanout=1)        0.327   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X51Y50.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (1.434ns logic, 4.061ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.921ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X48Y41.B5      net (fanout=5)        1.187   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X48Y41.B       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X51Y52.B5      net (fanout=4)        1.180   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X51Y52.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X51Y50.C1      net (fanout=1)        0.776   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X51Y50.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X51Y50.B4      net (fanout=1)        0.327   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X51Y50.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.451ns logic, 3.470ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X12Y26.B6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.580ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.476 - 0.532)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y4.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X16Y21.B1      net (fanout=10)       2.013   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X16Y21.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X12Y27.A4      net (fanout=4)        1.309   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y27.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y26.C2      net (fanout=1)        0.675   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X12Y26.C       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X12Y26.B6      net (fanout=1)        0.219   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X12Y26.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.364ns logic, 4.216ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.476 - 0.535)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X16Y21.B2      net (fanout=7)        1.038   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X16Y21.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X12Y27.A4      net (fanout=4)        1.309   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y27.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y26.C2      net (fanout=1)        0.675   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X12Y26.C       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X12Y26.B6      net (fanout=1)        0.219   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X12Y26.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (1.364ns logic, 3.241ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X16Y21.B4      net (fanout=5)        0.910   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X16Y21.B       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X12Y27.A4      net (fanout=4)        1.309   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y27.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y26.C2      net (fanout=1)        0.675   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X12Y26.C       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X12Y26.B6      net (fanout=1)        0.219   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X12Y26.CLK     Tas                   0.341   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.347ns logic, 3.113ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/RST_O (SLICE_X37Y23.A5), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X39Y22.C1      net (fanout=3)        1.118   Inst_camctlB/rstCnt<12>
    SLICE_X39Y22.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X39Y22.B5      net (fanout=1)        0.358   N4
    SLICE_X39Y22.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X39Y22.A5      net (fanout=2)        0.193   Inst_camctlB/_n01511
    SLICE_X39Y22.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X37Y23.C3      net (fanout=1)        0.500   N64
    SLICE_X37Y23.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X37Y23.D4      net (fanout=2)        0.408   Inst_camctlB/_n01381
    SLICE_X37Y23.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X37Y23.B2      net (fanout=2)        0.446   Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o
    SLICE_X37Y23.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X37Y23.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X37Y23.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (2.323ns logic, 3.210ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_20 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.251ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.232 - 0.253)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_20 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y27.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<21>
                                                       Inst_camctlB/rstCnt_20
    SLICE_X39Y22.C2      net (fanout=3)        0.836   Inst_camctlB/rstCnt<20>
    SLICE_X39Y22.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X39Y22.B5      net (fanout=1)        0.358   N4
    SLICE_X39Y22.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X39Y22.A5      net (fanout=2)        0.193   Inst_camctlB/_n01511
    SLICE_X39Y22.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X37Y23.C3      net (fanout=1)        0.500   N64
    SLICE_X37Y23.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X37Y23.D4      net (fanout=2)        0.408   Inst_camctlB/_n01381
    SLICE_X37Y23.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X37Y23.B2      net (fanout=2)        0.446   Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o
    SLICE_X37Y23.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X37Y23.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X37Y23.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (2.323ns logic, 2.928ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_11 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.156ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_11 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_11
    SLICE_X39Y22.C6      net (fanout=3)        0.741   Inst_camctlB/rstCnt<11>
    SLICE_X39Y22.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X39Y22.B5      net (fanout=1)        0.358   N4
    SLICE_X39Y22.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X39Y22.A5      net (fanout=2)        0.193   Inst_camctlB/_n01511
    SLICE_X39Y22.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X37Y23.C3      net (fanout=1)        0.500   N64
    SLICE_X37Y23.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X37Y23.D4      net (fanout=2)        0.408   Inst_camctlB/_n01381
    SLICE_X37Y23.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X37Y23.B2      net (fanout=2)        0.446   Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o
    SLICE_X37Y23.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X37Y23.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X37Y23.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (2.323ns logic, 2.833ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X10Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   Inst_camctlB/initFb<6>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X10Y33.AX      net (fanout=3)        0.239   Inst_camctlB/initFb<3>
    SLICE_X10Y33.CLK     Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.078ns logic, 0.239ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM9 (SLICE_X10Y33.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_0 to Inst_camctlB/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.200   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_0
    SLICE_X10Y33.DI      net (fanout=1)        0.123   Inst_camctlB/initFb<8>
    SLICE_X10Y33.CLK     Tdh         (-Th)     0.002   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.198ns logic, 0.123ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM7 (SLICE_X52Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_6 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_6 to Inst_camctlA/Mram_CamInitRAM7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.CQ      Tcko                  0.198   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_6
    SLICE_X52Y59.CX      net (fanout=3)        0.239   Inst_camctlA/initFb<6>
    SLICE_X52Y59.CLK     Tdh         (-Th)     0.098   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM7
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.100ns logic, 0.239ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11964 paths analyzed, 1314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.492ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (SLICE_X30Y56.D2), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      8.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.566 - 0.629)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y54.C2      net (fanout=100)      3.617   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y54.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B3      net (fanout=8)        1.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.D2      net (fanout=3)        0.657   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (1.348ns logic, 6.935ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.566 - 0.590)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X30Y62.C2      net (fanout=38)       4.442   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X30Y62.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X30Y62.B4      net (fanout=8)        0.307   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.D2      net (fanout=3)        0.657   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (1.348ns logic, 6.448ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.566 - 0.625)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y75.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y54.C4      net (fanout=106)      2.993   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y54.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B3      net (fanout=8)        1.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.D2      net (fanout=3)        0.657   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (1.348ns logic, 6.311ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X30Y56.A4), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          24.002ns
  Data Path Delay:      8.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.566 - 0.629)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y54.C2      net (fanout=100)      3.617   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y54.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B3      net (fanout=8)        1.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.A4      net (fanout=3)        0.470   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (1.348ns logic, 6.748ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.609ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.566 - 0.590)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X30Y62.C2      net (fanout=38)       4.442   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X30Y62.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X30Y62.B4      net (fanout=8)        0.307   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.A4      net (fanout=3)        0.470   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (1.348ns logic, 6.261ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.566 - 0.625)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y75.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y54.C4      net (fanout=106)      2.993   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y54.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B3      net (fanout=8)        1.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.A4      net (fanout=3)        0.470   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (1.348ns logic, 6.124ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (SLICE_X30Y56.C5), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      8.006ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.566 - 0.629)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y78.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y54.C2      net (fanout=100)      3.617   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X30Y54.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B3      net (fanout=8)        1.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.C5      net (fanout=3)        0.380   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      8.006ns (1.348ns logic, 6.658ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.519ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.566 - 0.590)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X30Y62.C2      net (fanout=38)       4.442   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X30Y62.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X30Y62.B4      net (fanout=8)        0.307   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.C5      net (fanout=3)        0.380   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (1.348ns logic, 6.171ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.566 - 0.625)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y75.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y54.C4      net (fanout=106)      2.993   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X30Y54.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B3      net (fanout=8)        1.619   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv3
    SLICE_X30Y62.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW4_F
    SLICE_X30Y56.B1      net (fanout=1)        1.042   N475
    SLICE_X30Y56.BMUX    Tilo                  0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW41
    SLICE_X30Y56.C5      net (fanout=3)        0.380   N321
    SLICE_X30Y56.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (1.348ns logic, 6.034ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg (SLICE_X10Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X10Y89.CE      net (fanout=38)       0.144   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X10Y89.CLK     Tckce       (-Th)     0.108   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.090ns logic, 0.144ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (SLICE_X31Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.DQ      Tcko                  0.234   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X31Y64.SR      net (fanout=68)       0.282   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X31Y64.CLK     Tcksr       (-Th)     0.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.103ns logic, 0.282ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (SLICE_X36Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.DQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    SLICE_X36Y59.D6      net (fanout=5)        0.035   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
    SLICE_X36Y59.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_RstCounter[9]_GND_251_o_mux_21_OUT81
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X22Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.093ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.018ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.496 - 0.489)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.DMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.581   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.437ns logic, 3.581ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.368ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.496 - 0.506)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    OLOGIC_X12Y118.D2    net (fanout=1)        3.013   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<1>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.036   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (0.355ns logic, 3.013ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m (OLOGIC_X4Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.253ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.496 - 0.505)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.DQ       Tcko                  0.391   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    OLOGIC_X4Y119.D1     net (fanout=1)        2.886   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y119.CLKDIV Tosdck_D             -0.024   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (0.367ns logic, 2.886ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X8Y94.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.924 - 0.883)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y93.CQ       Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8
    SLICE_X8Y94.D5       net (fanout=1)        0.158   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
    SLICE_X8Y94.CLK      Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.388ns logic, 0.158ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X22Y100.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.907 - 0.870)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.AQ      Tcko                  0.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    SLICE_X22Y100.B6     net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
    SLICE_X22Y100.CLK    Tah         (-Th)    -0.197   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.431ns logic, 0.113ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (SLICE_X22Y100.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.907 - 0.871)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.AMUX    Tshcko                0.266   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    SLICE_X22Y100.C5     net (fanout=1)        0.175   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<4>
    SLICE_X22Y100.CLK    Tah         (-Th)    -0.131   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.397ns logic, 0.175ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7755 paths analyzed, 1113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.415ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X12Y68.B2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.315ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA16  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.A2       net (fanout=2)        1.931   Inst_FBCtl/p3_rd_data<16>
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC17
    SLICE_X12Y68.B2      net (fanout=1)        2.084   FbRdData<0>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (3.300ns logic, 4.015ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA0   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.A1       net (fanout=2)        1.736   Inst_FBCtl/p3_rd_data<0>
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC17
    SLICE_X12Y68.B2      net (fanout=1)        2.084   FbRdData<0>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.120ns (3.300ns logic, 3.820ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.593 - 0.619)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AMUX     Tshcko                0.461   Inst_FBCtl/p3_rd_en
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X5Y51.A5       net (fanout=21)       1.231   Inst_FBCtl/rd_data_sel
    SLICE_X5Y51.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC17
    SLICE_X12Y68.B2      net (fanout=1)        2.084   FbRdData<0>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.061ns logic, 3.315ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X12Y68.B3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.200ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA3   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.B4       net (fanout=3)        1.914   Inst_FBCtl/p3_rd_data<3>
    SLICE_X5Y51.BMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>1
    SLICE_X12Y68.B3      net (fanout=1)        1.932   Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.200ns (3.354ns logic, 3.846ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA19  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.B1       net (fanout=3)        1.885   Inst_FBCtl/p3_rd_data<19>
    SLICE_X5Y51.BMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>1
    SLICE_X12Y68.B3      net (fanout=1)        1.932   Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (3.354ns logic, 3.817ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA1   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.B2       net (fanout=2)        1.759   Inst_FBCtl/p3_rd_data<1>
    SLICE_X5Y51.BMUX     Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>1
    SLICE_X12Y68.B3      net (fanout=1)        1.932   Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd1_lut<0>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (3.354ns logic, 3.691ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X12Y68.B1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA1   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.B2       net (fanout=2)        1.759   Inst_FBCtl/p3_rd_data<1>
    SLICE_X5Y51.B        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC81
    SLICE_X12Y68.B1      net (fanout=1)        2.049   FbRdData<1>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (3.300ns logic, 3.808ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.593 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA17  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y51.B3       net (fanout=2)        1.641   Inst_FBCtl/p3_rd_data<17>
    SLICE_X5Y51.B        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC81
    SLICE_X12Y68.B1      net (fanout=1)        2.049   FbRdData<1>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (3.300ns logic, 3.690ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.512ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.593 - 0.619)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AMUX     Tshcko                0.461   Inst_FBCtl/p3_rd_en
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X5Y51.B5       net (fanout=21)       1.402   Inst_FBCtl/rd_data_sel
    SLICE_X5Y51.B        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_FBCtl/Mmux_DOC81
    SLICE_X12Y68.B1      net (fanout=1)        2.049   FbRdData<1>
    SLICE_X12Y68.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor<2>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (1.061ns logic, 3.451ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_1 (SLICE_X1Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.710ns (0.952 - 0.242)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y63.AMUX     Tshcko                0.238   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X1Y63.BX       net (fanout=2)        0.884   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X1Y63.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.297ns logic, 0.884ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X27Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.CQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X27Y58.DX      net (fanout=1)        0.136   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X27Y58.CLK     Tckdi       (-Th)    -0.059   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X31Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X31Y63.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X31Y63.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X22Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.187ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp201.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.123ns logic, 1.825ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp204.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X31Y16.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Delay:     1.768ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 0.887   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp201.IMUX.1
    SLICE_X31Y16.A3      net (fanout=1)        1.792   CAMA_D_I_0_IBUF
    SLICE_X31Y16.CLK     Tas                   0.236   Inst_camctlA/D_O<0>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.123ns logic, 1.792ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp204.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X31Y16.CLK     net (fanout=33)       0.681   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.822ns logic, 0.946ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp201.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.059ns logic, 1.825ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp204.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.918ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp201.IMUX.27
    SLICE_X33Y9.AX       net (fanout=1)        2.055   Inst_InputSync_FVA/n0003<0>
    SLICE_X33Y9.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.174ns logic, 2.055ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp204.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y9.CLK      net (fanout=33)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp201.IMUX.8
    SLICE_X41Y6.C3       net (fanout=1)        2.025   CAMA_D_I_6_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.328ns logic, 2.025ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp204.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.355ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp201.IMUX.6
    SLICE_X41Y6.B4       net (fanout=1)        2.027   CAMA_D_I_5_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.328ns logic, 2.027ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp204.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=33)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.075ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp201.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.718   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlB/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.111ns logic, 1.718ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp204.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=32)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_10 (SLICE_X18Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<2> (PAD)
  Destination:          Inst_camctlB/D_O_10 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.812ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<2> to Inst_camctlB/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R8.I                 Tiopi                 0.887   CAMB_D_I<2>
                                                       CAMB_D_I<2>
                                                       CAMB_D_I_2_IBUF
                                                       ProtoComp201.IMUX.17
    SLICE_X18Y9.C5       net (fanout=1)        1.701   CAMB_D_I_2_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT21
                                                       Inst_camctlB/D_O_10
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.111ns logic, 1.701ns route)
                                                       (39.5% logic, 60.5% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp204.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=32)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.759ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp201.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.718   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.154   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (1.041ns logic, 1.718ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp204.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=32)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.989ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_7 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.298ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp201.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.058   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.114   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlB/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.240ns logic, 2.058ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp204.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Delay:     3.539ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp201.IMUX.28
    SLICE_X18Y15.AX      net (fanout=1)        2.168   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y15.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.176ns logic, 2.168ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp204.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y15.CLK     net (fanout=32)       1.277   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.519ns logic, 2.020ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_15 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.116ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_15 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp201.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.058   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.241   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlB/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.367ns logic, 2.058ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp204.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=32)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      9.309ns|      8.841ns|            0|            0|          360|        26039|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.186ns|            0|            0|            0|         7838|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.093ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.415ns|          N/A|            0|            0|         7755|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.686ns|          N/A|            0|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      8.492ns|          N/A|            0|            0|        11964|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.172(R)|      FAST  |   -0.320(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.046(R)|      FAST  |   -0.236(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.837(R)|      FAST  |    0.093(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.075(R)|      FAST  |   -0.103(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.965(R)|      FAST  |    0.018(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    1.058(R)|      FAST  |   -0.133(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    1.005(R)|      FAST  |   -0.049(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.760(R)|      FAST  |    0.261(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.684(R)|      FAST  |    0.220(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.876(R)|      FAST  |    0.038(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    7.534|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    6.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    9.309|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.111|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.519; Ideal Clock Offset To Actual Clock 2.928; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.172(R)|      FAST  |   -0.320(R)|      SLOW  |    0.078|    6.570|       -3.246|
CAMA_D_I<1>       |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |    0.313|    6.281|       -2.984|
CAMA_D_I<2>       |    1.046(R)|      FAST  |   -0.236(R)|      SLOW  |    0.204|    6.486|       -3.141|
CAMA_D_I<3>       |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |    0.150|    6.467|       -3.158|
CAMA_D_I<4>       |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |    0.063|    6.560|       -3.249|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |    0.607|    5.918|       -2.656|
CAMA_LV_I         |    0.837(R)|      FAST  |    0.093(R)|      SLOW  |    0.413|    6.157|       -2.872|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.187|         -  |       0.332|         -  |    0.063|    5.918|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.336; Ideal Clock Offset To Actual Clock 2.907; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.075(R)|      FAST  |   -0.103(R)|      SLOW  |    0.175|    6.353|       -3.089|
CAMB_D_I<1>       |    0.965(R)|      FAST  |    0.018(R)|      SLOW  |    0.285|    6.232|       -2.974|
CAMB_D_I<2>       |    1.058(R)|      FAST  |   -0.133(R)|      SLOW  |    0.192|    6.383|       -3.096|
CAMB_D_I<3>       |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |    0.331|    6.128|       -2.899|
CAMB_D_I<4>       |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |    0.375|    6.167|       -2.896|
CAMB_D_I<5>       |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |    0.398|    6.126|       -2.864|
CAMB_D_I<6>       |    1.005(R)|      FAST  |   -0.049(R)|      SLOW  |    0.245|    6.299|       -3.027|
CAMB_D_I<7>       |    0.760(R)|      FAST  |    0.261(R)|      SLOW  |    0.490|    5.989|       -2.750|
CAMB_FV_I         |    0.684(R)|      FAST  |    0.220(R)|      SLOW  |    0.566|    6.030|       -2.732|
CAMB_LV_I         |    0.876(R)|      FAST  |    0.038(R)|      SLOW  |    0.374|    6.212|       -2.919|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.075|         -  |       0.261|         -  |    0.175|    5.989|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39397 paths, 0 nets, and 8067 connections

Design statistics:
   Minimum period:  11.111ns{1}   (Maximum frequency:  90.001MHz)
   Minimum input required time before clock:   1.187ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 20 23:51:19 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 482 MB



