Generating HDL for page 16.50.02.1 MPLY CONTROLS-ACC at 10/6/2020 9:09:22 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_50_02_1_MPLY_CONTROLS_ACC_tb.vhdl, generating default test bench code.
Removed 2 outputs from Gate at 2D to ignored block(s) or identical signal names
Generating Statement for block at 4C with output pin(s) of OUT_4C_H, OUT_4C_H
	and inputs of PS_MPLY_OP_CODE,PS_B_CYCLE,PS_EXTENSION_LATCH
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_A, OUT_3C_A, OUT_3C_A, OUT_3C_A
	and inputs of OUT_4C_H
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_A
	and inputs of OUT_3C_A,PS_NOT_MPLY_DIV_LAST_LATCH
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_R
	and inputs of OUT_3C_A,PS_MPLY_DIV_LAST_LATCH
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_P
	and inputs of OUT_3C_A,PS_TRUE_LATCH
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_K
	and inputs of OUT_3C_A,PS_COMPLEMENT_LATCH
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1
	from gate output OUT_4C_H
Generating output sheet edge signal assignment to 
	signal MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL
	from gate output OUT_2D_A
Generating output sheet edge signal assignment to 
	signal MS_MPLY_DOT_X_DOT_B_DOT_MDL
	from gate output OUT_2E_R
Generating output sheet edge signal assignment to 
	signal MS_MPLY_DOT_X_DOT_B_DOT_T
	from gate output OUT_2F_P
Generating output sheet edge signal assignment to 
	signal MS_MPLY_DOT_X_DOT_B_DOT_S
	from gate output OUT_2G_K
