/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* pH */
#define pH__0__INTTYPE CYREG_PICU2_INTTYPE7
#define pH__0__MASK 0x80u
#define pH__0__PC CYREG_PRT2_PC7
#define pH__0__PORT 2u
#define pH__0__SHIFT 7u
#define pH__AG CYREG_PRT2_AG
#define pH__AMUX CYREG_PRT2_AMUX
#define pH__BIE CYREG_PRT2_BIE
#define pH__BIT_MASK CYREG_PRT2_BIT_MASK
#define pH__BYP CYREG_PRT2_BYP
#define pH__CTL CYREG_PRT2_CTL
#define pH__DM0 CYREG_PRT2_DM0
#define pH__DM1 CYREG_PRT2_DM1
#define pH__DM2 CYREG_PRT2_DM2
#define pH__DR CYREG_PRT2_DR
#define pH__INP_DIS CYREG_PRT2_INP_DIS
#define pH__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pH__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pH__LCD_EN CYREG_PRT2_LCD_EN
#define pH__MASK 0x80u
#define pH__PORT 2u
#define pH__PRT CYREG_PRT2_PRT
#define pH__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pH__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pH__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pH__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pH__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pH__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pH__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pH__PS CYREG_PRT2_PS
#define pH__SHIFT 7u
#define pH__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* pHADC */
#define pHADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define pHADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define pHADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define pHADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define pHADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define pHADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define pHADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define pHADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define pHADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define pHADC_ADC_SAR__PM_ACT_MSK 0x01u
#define pHADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define pHADC_ADC_SAR__PM_STBY_MSK 0x01u
#define pHADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define pHADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define pHADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define pHADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define pHADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define pHADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define pHADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define pHADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define pHADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define pHADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define pHADC_IRQ__INTC_MASK 0x80u
#define pHADC_IRQ__INTC_NUMBER 7u
#define pHADC_IRQ__INTC_PRIOR_NUM 7u
#define pHADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define pHADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define pHADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define pHADC_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define pHADC_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define pHADC_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define pHADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define pHADC_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define pHADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define pHADC_theACLK__INDEX 0x01u
#define pHADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define pHADC_theACLK__PM_ACT_MSK 0x02u
#define pHADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define pHADC_theACLK__PM_STBY_MSK 0x02u

/* isr_rx */
#define isr_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx__INTC_MASK 0x100u
#define isr_rx__INTC_NUMBER 8u
#define isr_rx__INTC_PRIOR_NUM 7u
#define isr_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x06u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x40u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x40u

/* NutsEcho */
#define NutsEcho__0__INTTYPE CYREG_PICU0_INTTYPE7
#define NutsEcho__0__MASK 0x80u
#define NutsEcho__0__PC CYREG_PRT0_PC7
#define NutsEcho__0__PORT 0u
#define NutsEcho__0__SHIFT 7u
#define NutsEcho__AG CYREG_PRT0_AG
#define NutsEcho__AMUX CYREG_PRT0_AMUX
#define NutsEcho__BIE CYREG_PRT0_BIE
#define NutsEcho__BIT_MASK CYREG_PRT0_BIT_MASK
#define NutsEcho__BYP CYREG_PRT0_BYP
#define NutsEcho__CTL CYREG_PRT0_CTL
#define NutsEcho__DM0 CYREG_PRT0_DM0
#define NutsEcho__DM1 CYREG_PRT0_DM1
#define NutsEcho__DM2 CYREG_PRT0_DM2
#define NutsEcho__DR CYREG_PRT0_DR
#define NutsEcho__INP_DIS CYREG_PRT0_INP_DIS
#define NutsEcho__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define NutsEcho__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define NutsEcho__LCD_EN CYREG_PRT0_LCD_EN
#define NutsEcho__MASK 0x80u
#define NutsEcho__PORT 0u
#define NutsEcho__PRT CYREG_PRT0_PRT
#define NutsEcho__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define NutsEcho__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define NutsEcho__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define NutsEcho__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define NutsEcho__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define NutsEcho__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define NutsEcho__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define NutsEcho__PS CYREG_PRT0_PS
#define NutsEcho__SHIFT 7u
#define NutsEcho__SLW CYREG_PRT0_SLW

/* NutsTrig */
#define NutsTrig__0__INTTYPE CYREG_PICU0_INTTYPE6
#define NutsTrig__0__MASK 0x40u
#define NutsTrig__0__PC CYREG_PRT0_PC6
#define NutsTrig__0__PORT 0u
#define NutsTrig__0__SHIFT 6u
#define NutsTrig__AG CYREG_PRT0_AG
#define NutsTrig__AMUX CYREG_PRT0_AMUX
#define NutsTrig__BIE CYREG_PRT0_BIE
#define NutsTrig__BIT_MASK CYREG_PRT0_BIT_MASK
#define NutsTrig__BYP CYREG_PRT0_BYP
#define NutsTrig__CTL CYREG_PRT0_CTL
#define NutsTrig__DM0 CYREG_PRT0_DM0
#define NutsTrig__DM1 CYREG_PRT0_DM1
#define NutsTrig__DM2 CYREG_PRT0_DM2
#define NutsTrig__DR CYREG_PRT0_DR
#define NutsTrig__INP_DIS CYREG_PRT0_INP_DIS
#define NutsTrig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define NutsTrig__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define NutsTrig__LCD_EN CYREG_PRT0_LCD_EN
#define NutsTrig__MASK 0x40u
#define NutsTrig__PORT 0u
#define NutsTrig__PRT CYREG_PRT0_PRT
#define NutsTrig__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define NutsTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define NutsTrig__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define NutsTrig__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define NutsTrig__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define NutsTrig__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define NutsTrig__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define NutsTrig__PS CYREG_PRT0_PS
#define NutsTrig__SHIFT 6u
#define NutsTrig__SLW CYREG_PRT0_SLW

/* pHUpEcho */
#define pHUpEcho__0__INTTYPE CYREG_PICU15_INTTYPE3
#define pHUpEcho__0__MASK 0x08u
#define pHUpEcho__0__PC CYREG_IO_PC_PRT15_PC3
#define pHUpEcho__0__PORT 15u
#define pHUpEcho__0__SHIFT 3u
#define pHUpEcho__AG CYREG_PRT15_AG
#define pHUpEcho__AMUX CYREG_PRT15_AMUX
#define pHUpEcho__BIE CYREG_PRT15_BIE
#define pHUpEcho__BIT_MASK CYREG_PRT15_BIT_MASK
#define pHUpEcho__BYP CYREG_PRT15_BYP
#define pHUpEcho__CTL CYREG_PRT15_CTL
#define pHUpEcho__DM0 CYREG_PRT15_DM0
#define pHUpEcho__DM1 CYREG_PRT15_DM1
#define pHUpEcho__DM2 CYREG_PRT15_DM2
#define pHUpEcho__DR CYREG_PRT15_DR
#define pHUpEcho__INP_DIS CYREG_PRT15_INP_DIS
#define pHUpEcho__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define pHUpEcho__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define pHUpEcho__LCD_EN CYREG_PRT15_LCD_EN
#define pHUpEcho__MASK 0x08u
#define pHUpEcho__PORT 15u
#define pHUpEcho__PRT CYREG_PRT15_PRT
#define pHUpEcho__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define pHUpEcho__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define pHUpEcho__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define pHUpEcho__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define pHUpEcho__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define pHUpEcho__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define pHUpEcho__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define pHUpEcho__PS CYREG_PRT15_PS
#define pHUpEcho__SHIFT 3u
#define pHUpEcho__SLW CYREG_PRT15_SLW

/* pHUpTrig */
#define pHUpTrig__0__INTTYPE CYREG_PICU15_INTTYPE2
#define pHUpTrig__0__MASK 0x04u
#define pHUpTrig__0__PC CYREG_IO_PC_PRT15_PC2
#define pHUpTrig__0__PORT 15u
#define pHUpTrig__0__SHIFT 2u
#define pHUpTrig__AG CYREG_PRT15_AG
#define pHUpTrig__AMUX CYREG_PRT15_AMUX
#define pHUpTrig__BIE CYREG_PRT15_BIE
#define pHUpTrig__BIT_MASK CYREG_PRT15_BIT_MASK
#define pHUpTrig__BYP CYREG_PRT15_BYP
#define pHUpTrig__CTL CYREG_PRT15_CTL
#define pHUpTrig__DM0 CYREG_PRT15_DM0
#define pHUpTrig__DM1 CYREG_PRT15_DM1
#define pHUpTrig__DM2 CYREG_PRT15_DM2
#define pHUpTrig__DR CYREG_PRT15_DR
#define pHUpTrig__INP_DIS CYREG_PRT15_INP_DIS
#define pHUpTrig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define pHUpTrig__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define pHUpTrig__LCD_EN CYREG_PRT15_LCD_EN
#define pHUpTrig__MASK 0x04u
#define pHUpTrig__PORT 15u
#define pHUpTrig__PRT CYREG_PRT15_PRT
#define pHUpTrig__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define pHUpTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define pHUpTrig__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define pHUpTrig__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define pHUpTrig__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define pHUpTrig__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define pHUpTrig__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define pHUpTrig__PS CYREG_PRT15_PS
#define pHUpTrig__SHIFT 2u
#define pHUpTrig__SLW CYREG_PRT15_SLW

/* ECControl */
#define ECControl__0__INTTYPE CYREG_PICU2_INTTYPE6
#define ECControl__0__MASK 0x40u
#define ECControl__0__PC CYREG_PRT2_PC6
#define ECControl__0__PORT 2u
#define ECControl__0__SHIFT 6u
#define ECControl__AG CYREG_PRT2_AG
#define ECControl__AMUX CYREG_PRT2_AMUX
#define ECControl__BIE CYREG_PRT2_BIE
#define ECControl__BIT_MASK CYREG_PRT2_BIT_MASK
#define ECControl__BYP CYREG_PRT2_BYP
#define ECControl__CTL CYREG_PRT2_CTL
#define ECControl__DM0 CYREG_PRT2_DM0
#define ECControl__DM1 CYREG_PRT2_DM1
#define ECControl__DM2 CYREG_PRT2_DM2
#define ECControl__DR CYREG_PRT2_DR
#define ECControl__INP_DIS CYREG_PRT2_INP_DIS
#define ECControl__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ECControl__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ECControl__LCD_EN CYREG_PRT2_LCD_EN
#define ECControl__MASK 0x40u
#define ECControl__PORT 2u
#define ECControl__PRT CYREG_PRT2_PRT
#define ECControl__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ECControl__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ECControl__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ECControl__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ECControl__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ECControl__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ECControl__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ECControl__PS CYREG_PRT2_PS
#define ECControl__SHIFT 6u
#define ECControl__SLW CYREG_PRT2_SLW

/* ECSenseRx */
#define ECSenseRx__0__INTTYPE CYREG_PICU12_INTTYPE2
#define ECSenseRx__0__MASK 0x04u
#define ECSenseRx__0__PC CYREG_PRT12_PC2
#define ECSenseRx__0__PORT 12u
#define ECSenseRx__0__SHIFT 2u
#define ECSenseRx__AG CYREG_PRT12_AG
#define ECSenseRx__BIE CYREG_PRT12_BIE
#define ECSenseRx__BIT_MASK CYREG_PRT12_BIT_MASK
#define ECSenseRx__BYP CYREG_PRT12_BYP
#define ECSenseRx__DM0 CYREG_PRT12_DM0
#define ECSenseRx__DM1 CYREG_PRT12_DM1
#define ECSenseRx__DM2 CYREG_PRT12_DM2
#define ECSenseRx__DR CYREG_PRT12_DR
#define ECSenseRx__INP_DIS CYREG_PRT12_INP_DIS
#define ECSenseRx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ECSenseRx__MASK 0x04u
#define ECSenseRx__PORT 12u
#define ECSenseRx__PRT CYREG_PRT12_PRT
#define ECSenseRx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ECSenseRx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ECSenseRx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ECSenseRx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ECSenseRx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ECSenseRx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ECSenseRx__PS CYREG_PRT12_PS
#define ECSenseRx__SHIFT 2u
#define ECSenseRx__SIO_CFG CYREG_PRT12_SIO_CFG
#define ECSenseRx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ECSenseRx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ECSenseRx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ECSenseRx__SLW CYREG_PRT12_SLW

/* WaterEcho */
#define WaterEcho__0__INTTYPE CYREG_PICU3_INTTYPE6
#define WaterEcho__0__MASK 0x40u
#define WaterEcho__0__PC CYREG_PRT3_PC6
#define WaterEcho__0__PORT 3u
#define WaterEcho__0__SHIFT 6u
#define WaterEcho__AG CYREG_PRT3_AG
#define WaterEcho__AMUX CYREG_PRT3_AMUX
#define WaterEcho__BIE CYREG_PRT3_BIE
#define WaterEcho__BIT_MASK CYREG_PRT3_BIT_MASK
#define WaterEcho__BYP CYREG_PRT3_BYP
#define WaterEcho__CTL CYREG_PRT3_CTL
#define WaterEcho__DM0 CYREG_PRT3_DM0
#define WaterEcho__DM1 CYREG_PRT3_DM1
#define WaterEcho__DM2 CYREG_PRT3_DM2
#define WaterEcho__DR CYREG_PRT3_DR
#define WaterEcho__INP_DIS CYREG_PRT3_INP_DIS
#define WaterEcho__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define WaterEcho__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define WaterEcho__LCD_EN CYREG_PRT3_LCD_EN
#define WaterEcho__MASK 0x40u
#define WaterEcho__PORT 3u
#define WaterEcho__PRT CYREG_PRT3_PRT
#define WaterEcho__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define WaterEcho__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define WaterEcho__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define WaterEcho__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define WaterEcho__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define WaterEcho__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define WaterEcho__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define WaterEcho__PS CYREG_PRT3_PS
#define WaterEcho__SHIFT 6u
#define WaterEcho__SLW CYREG_PRT3_SLW

/* WaterTrig */
#define WaterTrig__0__INTTYPE CYREG_PICU3_INTTYPE5
#define WaterTrig__0__MASK 0x20u
#define WaterTrig__0__PC CYREG_PRT3_PC5
#define WaterTrig__0__PORT 3u
#define WaterTrig__0__SHIFT 5u
#define WaterTrig__AG CYREG_PRT3_AG
#define WaterTrig__AMUX CYREG_PRT3_AMUX
#define WaterTrig__BIE CYREG_PRT3_BIE
#define WaterTrig__BIT_MASK CYREG_PRT3_BIT_MASK
#define WaterTrig__BYP CYREG_PRT3_BYP
#define WaterTrig__CTL CYREG_PRT3_CTL
#define WaterTrig__DM0 CYREG_PRT3_DM0
#define WaterTrig__DM1 CYREG_PRT3_DM1
#define WaterTrig__DM2 CYREG_PRT3_DM2
#define WaterTrig__DR CYREG_PRT3_DR
#define WaterTrig__INP_DIS CYREG_PRT3_INP_DIS
#define WaterTrig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define WaterTrig__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define WaterTrig__LCD_EN CYREG_PRT3_LCD_EN
#define WaterTrig__MASK 0x20u
#define WaterTrig__PORT 3u
#define WaterTrig__PRT CYREG_PRT3_PRT
#define WaterTrig__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define WaterTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define WaterTrig__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define WaterTrig__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define WaterTrig__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define WaterTrig__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define WaterTrig__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define WaterTrig__PS CYREG_PRT3_PS
#define WaterTrig__SHIFT 5u
#define WaterTrig__SLW CYREG_PRT3_SLW

/* pHDownEcho */
#define pHDownEcho__0__INTTYPE CYREG_PICU0_INTTYPE2
#define pHDownEcho__0__MASK 0x04u
#define pHDownEcho__0__PC CYREG_PRT0_PC2
#define pHDownEcho__0__PORT 0u
#define pHDownEcho__0__SHIFT 2u
#define pHDownEcho__AG CYREG_PRT0_AG
#define pHDownEcho__AMUX CYREG_PRT0_AMUX
#define pHDownEcho__BIE CYREG_PRT0_BIE
#define pHDownEcho__BIT_MASK CYREG_PRT0_BIT_MASK
#define pHDownEcho__BYP CYREG_PRT0_BYP
#define pHDownEcho__CTL CYREG_PRT0_CTL
#define pHDownEcho__DM0 CYREG_PRT0_DM0
#define pHDownEcho__DM1 CYREG_PRT0_DM1
#define pHDownEcho__DM2 CYREG_PRT0_DM2
#define pHDownEcho__DR CYREG_PRT0_DR
#define pHDownEcho__INP_DIS CYREG_PRT0_INP_DIS
#define pHDownEcho__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pHDownEcho__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pHDownEcho__LCD_EN CYREG_PRT0_LCD_EN
#define pHDownEcho__MASK 0x04u
#define pHDownEcho__PORT 0u
#define pHDownEcho__PRT CYREG_PRT0_PRT
#define pHDownEcho__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pHDownEcho__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pHDownEcho__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pHDownEcho__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pHDownEcho__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pHDownEcho__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pHDownEcho__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pHDownEcho__PS CYREG_PRT0_PS
#define pHDownEcho__SHIFT 2u
#define pHDownEcho__SLW CYREG_PRT0_SLW

/* pHDownTrig */
#define pHDownTrig__0__INTTYPE CYREG_PICU0_INTTYPE1
#define pHDownTrig__0__MASK 0x02u
#define pHDownTrig__0__PC CYREG_PRT0_PC1
#define pHDownTrig__0__PORT 0u
#define pHDownTrig__0__SHIFT 1u
#define pHDownTrig__AG CYREG_PRT0_AG
#define pHDownTrig__AMUX CYREG_PRT0_AMUX
#define pHDownTrig__BIE CYREG_PRT0_BIE
#define pHDownTrig__BIT_MASK CYREG_PRT0_BIT_MASK
#define pHDownTrig__BYP CYREG_PRT0_BYP
#define pHDownTrig__CTL CYREG_PRT0_CTL
#define pHDownTrig__DM0 CYREG_PRT0_DM0
#define pHDownTrig__DM1 CYREG_PRT0_DM1
#define pHDownTrig__DM2 CYREG_PRT0_DM2
#define pHDownTrig__DR CYREG_PRT0_DR
#define pHDownTrig__INP_DIS CYREG_PRT0_INP_DIS
#define pHDownTrig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pHDownTrig__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pHDownTrig__LCD_EN CYREG_PRT0_LCD_EN
#define pHDownTrig__MASK 0x02u
#define pHDownTrig__PORT 0u
#define pHDownTrig__PRT CYREG_PRT0_PRT
#define pHDownTrig__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pHDownTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pHDownTrig__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pHDownTrig__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pHDownTrig__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pHDownTrig__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pHDownTrig__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pHDownTrig__PS CYREG_PRT0_PS
#define pHDownTrig__SHIFT 1u
#define pHDownTrig__SLW CYREG_PRT0_SLW

/* ECSenseUART */
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ECSenseUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define ECSenseUART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define ECSenseUART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define ECSenseUART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define ECSenseUART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define ECSenseUART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define ECSenseUART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define ECSenseUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ECSenseUART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define ECSenseUART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define ECSenseUART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define ECSenseUART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ECSenseUART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define ECSenseUART_BUART_sRX_RxSts__3__MASK 0x08u
#define ECSenseUART_BUART_sRX_RxSts__3__POS 3
#define ECSenseUART_BUART_sRX_RxSts__4__MASK 0x10u
#define ECSenseUART_BUART_sRX_RxSts__4__POS 4
#define ECSenseUART_BUART_sRX_RxSts__5__MASK 0x20u
#define ECSenseUART_BUART_sRX_RxSts__5__POS 5
#define ECSenseUART_BUART_sRX_RxSts__MASK 0x38u
#define ECSenseUART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB04_MSK
#define ECSenseUART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ECSenseUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ECSenseUART_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define ECSenseUART_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define ECSenseUART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB04_ST
#define ECSenseUART_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define ECSenseUART_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define ECSenseUART_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define ECSenseUART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ECSenseUART_IntClock__INDEX 0x05u
#define ECSenseUART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ECSenseUART_IntClock__PM_ACT_MSK 0x20u
#define ECSenseUART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ECSenseUART_IntClock__PM_STBY_MSK 0x20u

/* LevelSelect */
#define LevelSelect_Sync_ctrl_reg__0__MASK 0x01u
#define LevelSelect_Sync_ctrl_reg__0__POS 0
#define LevelSelect_Sync_ctrl_reg__1__MASK 0x02u
#define LevelSelect_Sync_ctrl_reg__1__POS 1
#define LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define LevelSelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define LevelSelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define LevelSelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define LevelSelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define LevelSelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define LevelSelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define LevelSelect_Sync_ctrl_reg__2__MASK 0x04u
#define LevelSelect_Sync_ctrl_reg__2__POS 2
#define LevelSelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define LevelSelect_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define LevelSelect_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define LevelSelect_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define LevelSelect_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define LevelSelect_Sync_ctrl_reg__MASK 0x07u
#define LevelSelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define LevelSelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define LevelSelect_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* DataComTxInv */
#define DataComTxInv__0__INTTYPE CYREG_PICU0_INTTYPE4
#define DataComTxInv__0__MASK 0x10u
#define DataComTxInv__0__PC CYREG_PRT0_PC4
#define DataComTxInv__0__PORT 0u
#define DataComTxInv__0__SHIFT 4u
#define DataComTxInv__AG CYREG_PRT0_AG
#define DataComTxInv__AMUX CYREG_PRT0_AMUX
#define DataComTxInv__BIE CYREG_PRT0_BIE
#define DataComTxInv__BIT_MASK CYREG_PRT0_BIT_MASK
#define DataComTxInv__BYP CYREG_PRT0_BYP
#define DataComTxInv__CTL CYREG_PRT0_CTL
#define DataComTxInv__DM0 CYREG_PRT0_DM0
#define DataComTxInv__DM1 CYREG_PRT0_DM1
#define DataComTxInv__DM2 CYREG_PRT0_DM2
#define DataComTxInv__DR CYREG_PRT0_DR
#define DataComTxInv__INP_DIS CYREG_PRT0_INP_DIS
#define DataComTxInv__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DataComTxInv__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DataComTxInv__LCD_EN CYREG_PRT0_LCD_EN
#define DataComTxInv__MASK 0x10u
#define DataComTxInv__PORT 0u
#define DataComTxInv__PRT CYREG_PRT0_PRT
#define DataComTxInv__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DataComTxInv__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DataComTxInv__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DataComTxInv__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DataComTxInv__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DataComTxInv__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DataComTxInv__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DataComTxInv__PS CYREG_PRT0_PS
#define DataComTxInv__SHIFT 4u
#define DataComTxInv__SLW CYREG_PRT0_SLW

/* ECSenseRxInv */
#define ECSenseRxInv__0__INTTYPE CYREG_PICU1_INTTYPE7
#define ECSenseRxInv__0__MASK 0x80u
#define ECSenseRxInv__0__PC CYREG_PRT1_PC7
#define ECSenseRxInv__0__PORT 1u
#define ECSenseRxInv__0__SHIFT 7u
#define ECSenseRxInv__AG CYREG_PRT1_AG
#define ECSenseRxInv__AMUX CYREG_PRT1_AMUX
#define ECSenseRxInv__BIE CYREG_PRT1_BIE
#define ECSenseRxInv__BIT_MASK CYREG_PRT1_BIT_MASK
#define ECSenseRxInv__BYP CYREG_PRT1_BYP
#define ECSenseRxInv__CTL CYREG_PRT1_CTL
#define ECSenseRxInv__DM0 CYREG_PRT1_DM0
#define ECSenseRxInv__DM1 CYREG_PRT1_DM1
#define ECSenseRxInv__DM2 CYREG_PRT1_DM2
#define ECSenseRxInv__DR CYREG_PRT1_DR
#define ECSenseRxInv__INP_DIS CYREG_PRT1_INP_DIS
#define ECSenseRxInv__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ECSenseRxInv__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ECSenseRxInv__LCD_EN CYREG_PRT1_LCD_EN
#define ECSenseRxInv__MASK 0x80u
#define ECSenseRxInv__PORT 1u
#define ECSenseRxInv__PRT CYREG_PRT1_PRT
#define ECSenseRxInv__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ECSenseRxInv__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ECSenseRxInv__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ECSenseRxInv__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ECSenseRxInv__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ECSenseRxInv__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ECSenseRxInv__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ECSenseRxInv__PS CYREG_PRT1_PS
#define ECSenseRxInv__SHIFT 7u
#define ECSenseRxInv__SLW CYREG_PRT1_SLW

/* WaterResEcho */
#define WaterResEcho__0__INTTYPE CYREG_PICU3_INTTYPE1
#define WaterResEcho__0__MASK 0x02u
#define WaterResEcho__0__PC CYREG_PRT3_PC1
#define WaterResEcho__0__PORT 3u
#define WaterResEcho__0__SHIFT 1u
#define WaterResEcho__AG CYREG_PRT3_AG
#define WaterResEcho__AMUX CYREG_PRT3_AMUX
#define WaterResEcho__BIE CYREG_PRT3_BIE
#define WaterResEcho__BIT_MASK CYREG_PRT3_BIT_MASK
#define WaterResEcho__BYP CYREG_PRT3_BYP
#define WaterResEcho__CTL CYREG_PRT3_CTL
#define WaterResEcho__DM0 CYREG_PRT3_DM0
#define WaterResEcho__DM1 CYREG_PRT3_DM1
#define WaterResEcho__DM2 CYREG_PRT3_DM2
#define WaterResEcho__DR CYREG_PRT3_DR
#define WaterResEcho__INP_DIS CYREG_PRT3_INP_DIS
#define WaterResEcho__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define WaterResEcho__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define WaterResEcho__LCD_EN CYREG_PRT3_LCD_EN
#define WaterResEcho__MASK 0x02u
#define WaterResEcho__PORT 3u
#define WaterResEcho__PRT CYREG_PRT3_PRT
#define WaterResEcho__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define WaterResEcho__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define WaterResEcho__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define WaterResEcho__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define WaterResEcho__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define WaterResEcho__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define WaterResEcho__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define WaterResEcho__PS CYREG_PRT3_PS
#define WaterResEcho__SHIFT 1u
#define WaterResEcho__SLW CYREG_PRT3_SLW

/* WaterResTrig */
#define WaterResTrig__0__INTTYPE CYREG_PICU3_INTTYPE0
#define WaterResTrig__0__MASK 0x01u
#define WaterResTrig__0__PC CYREG_PRT3_PC0
#define WaterResTrig__0__PORT 3u
#define WaterResTrig__0__SHIFT 0u
#define WaterResTrig__AG CYREG_PRT3_AG
#define WaterResTrig__AMUX CYREG_PRT3_AMUX
#define WaterResTrig__BIE CYREG_PRT3_BIE
#define WaterResTrig__BIT_MASK CYREG_PRT3_BIT_MASK
#define WaterResTrig__BYP CYREG_PRT3_BYP
#define WaterResTrig__CTL CYREG_PRT3_CTL
#define WaterResTrig__DM0 CYREG_PRT3_DM0
#define WaterResTrig__DM1 CYREG_PRT3_DM1
#define WaterResTrig__DM2 CYREG_PRT3_DM2
#define WaterResTrig__DR CYREG_PRT3_DR
#define WaterResTrig__INP_DIS CYREG_PRT3_INP_DIS
#define WaterResTrig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define WaterResTrig__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define WaterResTrig__LCD_EN CYREG_PRT3_LCD_EN
#define WaterResTrig__MASK 0x01u
#define WaterResTrig__PORT 3u
#define WaterResTrig__PRT CYREG_PRT3_PRT
#define WaterResTrig__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define WaterResTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define WaterResTrig__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define WaterResTrig__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define WaterResTrig__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define WaterResTrig__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define WaterResTrig__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define WaterResTrig__PS CYREG_PRT3_PS
#define WaterResTrig__SHIFT 0u
#define WaterResTrig__SLW CYREG_PRT3_SLW

/* FlowSensorSig */
#define FlowSensorSig__0__INTTYPE CYREG_PICU2_INTTYPE2
#define FlowSensorSig__0__MASK 0x04u
#define FlowSensorSig__0__PC CYREG_PRT2_PC2
#define FlowSensorSig__0__PORT 2u
#define FlowSensorSig__0__SHIFT 2u
#define FlowSensorSig__AG CYREG_PRT2_AG
#define FlowSensorSig__AMUX CYREG_PRT2_AMUX
#define FlowSensorSig__BIE CYREG_PRT2_BIE
#define FlowSensorSig__BIT_MASK CYREG_PRT2_BIT_MASK
#define FlowSensorSig__BYP CYREG_PRT2_BYP
#define FlowSensorSig__CTL CYREG_PRT2_CTL
#define FlowSensorSig__DM0 CYREG_PRT2_DM0
#define FlowSensorSig__DM1 CYREG_PRT2_DM1
#define FlowSensorSig__DM2 CYREG_PRT2_DM2
#define FlowSensorSig__DR CYREG_PRT2_DR
#define FlowSensorSig__INP_DIS CYREG_PRT2_INP_DIS
#define FlowSensorSig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define FlowSensorSig__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define FlowSensorSig__LCD_EN CYREG_PRT2_LCD_EN
#define FlowSensorSig__MASK 0x04u
#define FlowSensorSig__PORT 2u
#define FlowSensorSig__PRT CYREG_PRT2_PRT
#define FlowSensorSig__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define FlowSensorSig__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define FlowSensorSig__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define FlowSensorSig__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define FlowSensorSig__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define FlowSensorSig__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define FlowSensorSig__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define FlowSensorSig__PS CYREG_PRT2_PS
#define FlowSensorSig__SHIFT 2u
#define FlowSensorSig__SLW CYREG_PRT2_SLW

/* pHSampleTimer */
#define pHSampleTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define pHSampleTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define pHSampleTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define pHSampleTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define pHSampleTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define pHSampleTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define pHSampleTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define pHSampleTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define pHSampleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define pHSampleTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB14_A0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB14_A1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB14_D0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB14_D1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB14_F0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB14_F1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define pHSampleTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB15_A0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB15_A1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB15_D0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB15_D1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB15_F0
#define pHSampleTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB15_F1

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x02u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x04u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x04u

/* SensorComTxUART */
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define SensorComTxUART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define SensorComTxUART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SensorComTxUART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define SensorComTxUART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define SensorComTxUART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define SensorComTxUART_BUART_sTX_TxSts__0__MASK 0x01u
#define SensorComTxUART_BUART_sTX_TxSts__0__POS 0
#define SensorComTxUART_BUART_sTX_TxSts__1__MASK 0x02u
#define SensorComTxUART_BUART_sTX_TxSts__1__POS 1
#define SensorComTxUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SensorComTxUART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SensorComTxUART_BUART_sTX_TxSts__2__MASK 0x04u
#define SensorComTxUART_BUART_sTX_TxSts__2__POS 2
#define SensorComTxUART_BUART_sTX_TxSts__3__MASK 0x08u
#define SensorComTxUART_BUART_sTX_TxSts__3__POS 3
#define SensorComTxUART_BUART_sTX_TxSts__MASK 0x0Fu
#define SensorComTxUART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define SensorComTxUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SensorComTxUART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define SensorComTxUART_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define SensorComTxUART_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define SensorComTxUART_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define SensorComTxUART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SensorComTxUART_IntClock__INDEX 0x04u
#define SensorComTxUART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SensorComTxUART_IntClock__PM_ACT_MSK 0x10u
#define SensorComTxUART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SensorComTxUART_IntClock__PM_STBY_MSK 0x10u

/* ECSenseDataRxISR */
#define ECSenseDataRxISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ECSenseDataRxISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ECSenseDataRxISR__INTC_MASK 0x01u
#define ECSenseDataRxISR__INTC_NUMBER 0u
#define ECSenseDataRxISR__INTC_PRIOR_NUM 1u
#define ECSenseDataRxISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ECSenseDataRxISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ECSenseDataRxISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* FreeRunningTimer */
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB02_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB02_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB02_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB02_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB02_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB02_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB03_A0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB03_A1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB03_D0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB03_D1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB03_F0
#define FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB03_F1

/* SenseSwitchTimer */
#define SenseSwitchTimer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define SenseSwitchTimer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define SenseSwitchTimer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define SenseSwitchTimer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define SenseSwitchTimer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define SenseSwitchTimer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define SenseSwitchTimer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define SenseSwitchTimer_TimerHW__PER0 CYREG_TMR1_PER0
#define SenseSwitchTimer_TimerHW__PER1 CYREG_TMR1_PER1
#define SenseSwitchTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define SenseSwitchTimer_TimerHW__PM_ACT_MSK 0x02u
#define SenseSwitchTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define SenseSwitchTimer_TimerHW__PM_STBY_MSK 0x02u
#define SenseSwitchTimer_TimerHW__RT0 CYREG_TMR1_RT0
#define SenseSwitchTimer_TimerHW__RT1 CYREG_TMR1_RT1
#define SenseSwitchTimer_TimerHW__SR0 CYREG_TMR1_SR0

/* SensorDataComISR */
#define SensorDataComISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SensorDataComISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SensorDataComISR__INTC_MASK 0x40u
#define SensorDataComISR__INTC_NUMBER 6u
#define SensorDataComISR__INTC_PRIOR_NUM 2u
#define SensorDataComISR__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define SensorDataComISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SensorDataComISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* pHSampleTimerISR */
#define pHSampleTimerISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define pHSampleTimerISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define pHSampleTimerISR__INTC_MASK 0x200u
#define pHSampleTimerISR__INTC_NUMBER 9u
#define pHSampleTimerISR__INTC_PRIOR_NUM 1u
#define pHSampleTimerISR__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define pHSampleTimerISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define pHSampleTimerISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ECSenseControlReg */
#define ECSenseControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define ECSenseControlReg_Sync_ctrl_reg__0__POS 0
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define ECSenseControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define ECSenseControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ECSenseControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define ECSenseControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define ECSenseControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define ECSenseControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define ECSenseControlReg_Sync_ctrl_reg__MASK 0x01u
#define ECSenseControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ECSenseControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ECSenseControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* PingSensorControl */
#define PingSensorControl_Sync_ctrl_reg__0__MASK 0x01u
#define PingSensorControl_Sync_ctrl_reg__0__POS 0
#define PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PingSensorControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PingSensorControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PingSensorControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PingSensorControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PingSensorControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PingSensorControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PingSensorControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PingSensorControl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PingSensorControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PingSensorControl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define PingSensorControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PingSensorControl_Sync_ctrl_reg__MASK 0x01u
#define PingSensorControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PingSensorControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PingSensorControl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* PingSensorEchoISR */
#define PingSensorEchoISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PingSensorEchoISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PingSensorEchoISR__INTC_MASK 0x08u
#define PingSensorEchoISR__INTC_NUMBER 3u
#define PingSensorEchoISR__INTC_PRIOR_NUM 7u
#define PingSensorEchoISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define PingSensorEchoISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PingSensorEchoISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PingSensorTrigISR */
#define PingSensorTrigISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PingSensorTrigISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PingSensorTrigISR__INTC_MASK 0x20u
#define PingSensorTrigISR__INTC_NUMBER 5u
#define PingSensorTrigISR__INTC_PRIOR_NUM 7u
#define PingSensorTrigISR__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define PingSensorTrigISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PingSensorTrigISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SensorDataComTimer */
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SensorDataComTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB07_A0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB07_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB07_D0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB07_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB07_F0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB07_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB08_A0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB08_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB08_D0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB08_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB08_F0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB08_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB09_A0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB09_A1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB09_D0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB09_D1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB09_F0
#define SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB09_F1

/* FlowSenseCaptureISR */
#define FlowSenseCaptureISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define FlowSenseCaptureISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define FlowSenseCaptureISR__INTC_MASK 0x02u
#define FlowSenseCaptureISR__INTC_NUMBER 1u
#define FlowSenseCaptureISR__INTC_PRIOR_NUM 1u
#define FlowSenseCaptureISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define FlowSenseCaptureISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define FlowSenseCaptureISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* FlowSenseTimeOutISR */
#define FlowSenseTimeOutISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define FlowSenseTimeOutISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define FlowSenseTimeOutISR__INTC_MASK 0x04u
#define FlowSenseTimeOutISR__INTC_NUMBER 2u
#define FlowSenseTimeOutISR__INTC_PRIOR_NUM 7u
#define FlowSenseTimeOutISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define FlowSenseTimeOutISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define FlowSenseTimeOutISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PingSensorEchoTimer */
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PingSensorEchoTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1

/* SenseSwitchTimerISR */
#define SenseSwitchTimerISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SenseSwitchTimerISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SenseSwitchTimerISR__INTC_MASK 0x40000u
#define SenseSwitchTimerISR__INTC_NUMBER 18u
#define SenseSwitchTimerISR__INTC_PRIOR_NUM 3u
#define SenseSwitchTimerISR__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define SenseSwitchTimerISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SenseSwitchTimerISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* FlowSenseTimeOutTimer */
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB10_F1

/* PingSensorSampleTimer */
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* PingSensorTrigControl */
#define PingSensorTrigControl_Sync_ctrl_reg__0__MASK 0x01u
#define PingSensorTrigControl_Sync_ctrl_reg__0__POS 0
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PingSensorTrigControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PingSensorTrigControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PingSensorTrigControl_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PingSensorTrigControl_Sync_ctrl_reg__MASK 0x01u
#define PingSensorTrigControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PingSensorTrigControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PingSensorTrigControl_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* PingSensorTrigCounter */
#define PingSensorTrigCounter_CounterHW__CAP0 CYREG_TMR0_CAP0
#define PingSensorTrigCounter_CounterHW__CAP1 CYREG_TMR0_CAP1
#define PingSensorTrigCounter_CounterHW__CFG0 CYREG_TMR0_CFG0
#define PingSensorTrigCounter_CounterHW__CFG1 CYREG_TMR0_CFG1
#define PingSensorTrigCounter_CounterHW__CFG2 CYREG_TMR0_CFG2
#define PingSensorTrigCounter_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PingSensorTrigCounter_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PingSensorTrigCounter_CounterHW__PER0 CYREG_TMR0_PER0
#define PingSensorTrigCounter_CounterHW__PER1 CYREG_TMR0_PER1
#define PingSensorTrigCounter_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PingSensorTrigCounter_CounterHW__PM_ACT_MSK 0x01u
#define PingSensorTrigCounter_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PingSensorTrigCounter_CounterHW__PM_STBY_MSK 0x01u
#define PingSensorTrigCounter_CounterHW__RT0 CYREG_TMR0_RT0
#define PingSensorTrigCounter_CounterHW__RT1 CYREG_TMR0_RT1
#define PingSensorTrigCounter_CounterHW__SR0 CYREG_TMR0_SR0

/* PingSensorSampleTimerISR */
#define PingSensorSampleTimerISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PingSensorSampleTimerISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PingSensorSampleTimerISR__INTC_MASK 0x10u
#define PingSensorSampleTimerISR__INTC_NUMBER 4u
#define PingSensorSampleTimerISR__INTC_PRIOR_NUM 7u
#define PingSensorSampleTimerISR__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define PingSensorSampleTimerISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PingSensorSampleTimerISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "HydroponicAutomationSensorPerf"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x300
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000003DFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
