ARM GAS  /tmp/ccyrefAw.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB65:
  25              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccyrefAw.s 			page 2


  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 65 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              	.LBB2:
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 0
  36 0002 0E4B     		ldr	r3, .L3
  37 0004 9A69     		ldr	r2, [r3, #24]
  38 0006 42F00102 		orr	r2, r2, #1
  39 000a 9A61     		str	r2, [r3, #24]
  40 000c 9A69     		ldr	r2, [r3, #24]
  41 000e 02F00102 		and	r2, r2, #1
  42 0012 0092     		str	r2, [sp]
  43 0014 009A     		ldr	r2, [sp]
  44              	.LBE2:
  45              	.LBB3:
ARM GAS  /tmp/ccyrefAw.s 			page 3


  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  46              		.loc 1 71 0
  47 0016 DA69     		ldr	r2, [r3, #28]
  48 0018 42F08052 		orr	r2, r2, #268435456
  49 001c DA61     		str	r2, [r3, #28]
  50 001e DB69     		ldr	r3, [r3, #28]
  51 0020 03F08053 		and	r3, r3, #268435456
  52 0024 0193     		str	r3, [sp, #4]
  53 0026 019B     		ldr	r3, [sp, #4]
  54              	.LBE3:
  55              	.LBB4:
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  56              		.loc 1 77 0
  57 0028 054A     		ldr	r2, .L3+4
  58 002a 5368     		ldr	r3, [r2, #4]
  59              	.LVL0:
  60 002c 23F0E063 		bic	r3, r3, #117440512
  61              	.LVL1:
  62 0030 43F08063 		orr	r3, r3, #67108864
  63              	.LVL2:
  64 0034 5360     		str	r3, [r2, #4]
  65              	.LBE4:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 82 0
  67 0036 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 0038 7047     		bx	lr
  72              	.L4:
  73 003a 00BF     		.align	2
  74              	.L3:
  75 003c 00100240 		.word	1073876992
  76 0040 00000140 		.word	1073807360
  77              		.cfi_endproc
  78              	.LFE65:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_ADC_MspInit:
  89              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
ARM GAS  /tmp/ccyrefAw.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 91 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 32
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              	.LVL3:
  95 0000 00B5     		push	{lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 14, -4
  99 0002 89B0     		sub	sp, sp, #36
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 40
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 92 0
 103 0004 0023     		movs	r3, #0
 104 0006 0493     		str	r3, [sp, #16]
 105 0008 0593     		str	r3, [sp, #20]
 106 000a 0693     		str	r3, [sp, #24]
 107 000c 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 108              		.loc 1 93 0
 109 000e 0368     		ldr	r3, [r0]
 110 0010 204A     		ldr	r2, .L11
 111 0012 9342     		cmp	r3, r2
 112 0014 05D0     		beq	.L9
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 105:Core/Src/stm32f1xx_hal_msp.c ****     */
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c ****   }
 114:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 113              		.loc 1 114 0
 114 0016 204A     		ldr	r2, .L11+4
 115 0018 9342     		cmp	r3, r2
 116 001a 1ED0     		beq	.L10
 117              	.LVL4:
ARM GAS  /tmp/ccyrefAw.s 			page 5


 118              	.L5:
 115:Core/Src/stm32f1xx_hal_msp.c ****   {
 116:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 123:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 124:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC2_IN2
 125:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC2_IN3
 126:Core/Src/stm32f1xx_hal_msp.c ****     */
 127:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 128:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 129:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 134:Core/Src/stm32f1xx_hal_msp.c ****   }
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c **** }
 119              		.loc 1 136 0
 120 001c 09B0     		add	sp, sp, #36
 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 4
 124              		@ sp needed
 125 001e 5DF804FB 		ldr	pc, [sp], #4
 126              	.LVL5:
 127              	.L9:
 128              	.LCFI5:
 129              		.cfi_restore_state
 130              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 131              		.loc 1 99 0
 132 0022 1E4B     		ldr	r3, .L11+8
 133 0024 9A69     		ldr	r2, [r3, #24]
 134 0026 42F40072 		orr	r2, r2, #512
 135 002a 9A61     		str	r2, [r3, #24]
 136 002c 9A69     		ldr	r2, [r3, #24]
 137 002e 02F40072 		and	r2, r2, #512
 138 0032 0092     		str	r2, [sp]
 139 0034 009A     		ldr	r2, [sp]
 140              	.LBE5:
 141              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 142              		.loc 1 101 0
 143 0036 9A69     		ldr	r2, [r3, #24]
 144 0038 42F00402 		orr	r2, r2, #4
 145 003c 9A61     		str	r2, [r3, #24]
 146 003e 9B69     		ldr	r3, [r3, #24]
 147 0040 03F00403 		and	r3, r3, #4
 148 0044 0193     		str	r3, [sp, #4]
 149 0046 019B     		ldr	r3, [sp, #4]
 150              	.LBE6:
ARM GAS  /tmp/ccyrefAw.s 			page 6


 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 151              		.loc 1 106 0
 152 0048 1223     		movs	r3, #18
 153 004a 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154              		.loc 1 107 0
 155 004c 0323     		movs	r3, #3
 156 004e 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 108 0
 158 0050 04A9     		add	r1, sp, #16
 159 0052 1348     		ldr	r0, .L11+12
 160              	.LVL6:
 161 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL7:
 163 0058 E0E7     		b	.L5
 164              	.LVL8:
 165              	.L10:
 166              	.LBB7:
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 167              		.loc 1 120 0
 168 005a 104B     		ldr	r3, .L11+8
 169 005c 9A69     		ldr	r2, [r3, #24]
 170 005e 42F48062 		orr	r2, r2, #1024
 171 0062 9A61     		str	r2, [r3, #24]
 172 0064 9A69     		ldr	r2, [r3, #24]
 173 0066 02F48062 		and	r2, r2, #1024
 174 006a 0292     		str	r2, [sp, #8]
 175 006c 029A     		ldr	r2, [sp, #8]
 176              	.LBE7:
 177              	.LBB8:
 122:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 178              		.loc 1 122 0
 179 006e 9A69     		ldr	r2, [r3, #24]
 180 0070 42F00402 		orr	r2, r2, #4
 181 0074 9A61     		str	r2, [r3, #24]
 182 0076 9B69     		ldr	r3, [r3, #24]
 183 0078 03F00403 		and	r3, r3, #4
 184 007c 0393     		str	r3, [sp, #12]
 185 007e 039B     		ldr	r3, [sp, #12]
 186              	.LBE8:
 127:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 187              		.loc 1 127 0
 188 0080 0C23     		movs	r3, #12
 189 0082 0493     		str	r3, [sp, #16]
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 128 0
 191 0084 0323     		movs	r3, #3
 192 0086 0593     		str	r3, [sp, #20]
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 193              		.loc 1 129 0
 194 0088 04A9     		add	r1, sp, #16
 195 008a 0548     		ldr	r0, .L11+12
 196              	.LVL9:
 197 008c FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL10:
 199              		.loc 1 136 0
ARM GAS  /tmp/ccyrefAw.s 			page 7


 200 0090 C4E7     		b	.L5
 201              	.L12:
 202 0092 00BF     		.align	2
 203              	.L11:
 204 0094 00240140 		.word	1073816576
 205 0098 00280140 		.word	1073817600
 206 009c 00100240 		.word	1073876992
 207 00a0 00080140 		.word	1073809408
 208              		.cfi_endproc
 209              	.LFE66:
 211              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 212              		.align	1
 213              		.global	HAL_ADC_MspDeInit
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu softvfp
 219              	HAL_ADC_MspDeInit:
 220              	.LFB67:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** /**
 139:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 140:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 141:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 142:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 143:Core/Src/stm32f1xx_hal_msp.c **** */
 144:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 145:Core/Src/stm32f1xx_hal_msp.c **** {
 221              		.loc 1 145 0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              	.LVL11:
 226 0000 08B5     		push	{r3, lr}
 227              	.LCFI6:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 3, -8
 230              		.cfi_offset 14, -4
 146:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 231              		.loc 1 146 0
 232 0002 0368     		ldr	r3, [r0]
 233 0004 0E4A     		ldr	r2, .L19
 234 0006 9342     		cmp	r3, r2
 235 0008 03D0     		beq	.L17
 147:Core/Src/stm32f1xx_hal_msp.c ****   {
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 152:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 156:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 157:Core/Src/stm32f1xx_hal_msp.c ****     */
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_4);
 159:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccyrefAw.s 			page 8


 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 163:Core/Src/stm32f1xx_hal_msp.c ****   }
 164:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 236              		.loc 1 164 0
 237 000a 0E4A     		ldr	r2, .L19+4
 238 000c 9342     		cmp	r3, r2
 239 000e 0BD0     		beq	.L18
 240              	.LVL12:
 241              	.L13:
 165:Core/Src/stm32f1xx_hal_msp.c ****   {
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 169:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 170:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 173:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC2_IN2
 174:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC2_IN3
 175:Core/Src/stm32f1xx_hal_msp.c ****     */
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c ****   }
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** }
 242              		.loc 1 183 0
 243 0010 08BD     		pop	{r3, pc}
 244              	.LVL13:
 245              	.L17:
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 152 0
 247 0012 02F56C42 		add	r2, r2, #60416
 248 0016 9369     		ldr	r3, [r2, #24]
 249 0018 23F40073 		bic	r3, r3, #512
 250 001c 9361     		str	r3, [r2, #24]
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 251              		.loc 1 158 0
 252 001e 1221     		movs	r1, #18
 253 0020 0948     		ldr	r0, .L19+8
 254              	.LVL14:
 255 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 256              	.LVL15:
 257 0026 F3E7     		b	.L13
 258              	.LVL16:
 259              	.L18:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 260              		.loc 1 170 0
 261 0028 02F56842 		add	r2, r2, #59392
 262 002c 9369     		ldr	r3, [r2, #24]
 263 002e 23F48063 		bic	r3, r3, #1024
 264 0032 9361     		str	r3, [r2, #24]
 176:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccyrefAw.s 			page 9


 265              		.loc 1 176 0
 266 0034 0C21     		movs	r1, #12
 267 0036 0448     		ldr	r0, .L19+8
 268              	.LVL17:
 269 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 270              	.LVL18:
 271              		.loc 1 183 0
 272 003c E8E7     		b	.L13
 273              	.L20:
 274 003e 00BF     		.align	2
 275              	.L19:
 276 0040 00240140 		.word	1073816576
 277 0044 00280140 		.word	1073817600
 278 0048 00080140 		.word	1073809408
 279              		.cfi_endproc
 280              	.LFE67:
 282              		.text
 283              	.Letext0:
 284              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 285              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 286              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 287              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 288              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 289              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 290              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 291              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 292              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 293              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 294              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccyrefAw.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccyrefAw.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccyrefAw.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccyrefAw.s:75     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccyrefAw.s:81     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccyrefAw.s:88     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccyrefAw.s:204    .text.HAL_ADC_MspInit:0000000000000094 $d
     /tmp/ccyrefAw.s:212    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccyrefAw.s:219    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccyrefAw.s:276    .text.HAL_ADC_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
